ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f103xx_CMSIS.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f103xx_CMSIS.c"
  18              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	__NVIC_EnableIRQ:
  25              	.LFB46:
  26              		.file 2 "Drivers/CMSIS/core_cm3.h"
   1:Drivers/CMSIS/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/core_cm3.h **** /*
   8:Drivers/CMSIS/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/core_cm3.h ****  *
  10:Drivers/CMSIS/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/core_cm3.h ****  *
  12:Drivers/CMSIS/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/core_cm3.h ****  *
  16:Drivers/CMSIS/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/core_cm3.h ****  *
  18:Drivers/CMSIS/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/core_cm3.h ****  */
  24:Drivers/CMSIS/core_cm3.h **** 
  25:Drivers/CMSIS/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/core_cm3.h **** #endif
  30:Drivers/CMSIS/core_cm3.h **** 
  31:Drivers/CMSIS/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Drivers/CMSIS/core_cm3.h **** #define __CORE_CM3_H_GENERIC
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 2


  33:Drivers/CMSIS/core_cm3.h **** 
  34:Drivers/CMSIS/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/core_cm3.h **** 
  36:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/core_cm3.h **** #endif
  39:Drivers/CMSIS/core_cm3.h **** 
  40:Drivers/CMSIS/core_cm3.h **** /**
  41:Drivers/CMSIS/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/core_cm3.h **** 
  44:Drivers/CMSIS/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/core_cm3.h **** 
  47:Drivers/CMSIS/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/core_cm3.h **** 
  50:Drivers/CMSIS/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/core_cm3.h ****  */
  53:Drivers/CMSIS/core_cm3.h **** 
  54:Drivers/CMSIS/core_cm3.h **** 
  55:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/core_cm3.h **** /**
  59:Drivers/CMSIS/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/core_cm3.h ****   @{
  61:Drivers/CMSIS/core_cm3.h ****  */
  62:Drivers/CMSIS/core_cm3.h **** 
  63:Drivers/CMSIS/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/core_cm3.h **** 
  65:Drivers/CMSIS/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/core_cm3.h **** 
  71:Drivers/CMSIS/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/core_cm3.h **** 
  73:Drivers/CMSIS/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/core_cm3.h **** */
  76:Drivers/CMSIS/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/core_cm3.h **** 
  78:Drivers/CMSIS/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/core_cm3.h ****   #endif
  82:Drivers/CMSIS/core_cm3.h **** 
  83:Drivers/CMSIS/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/core_cm3.h ****   #endif
  87:Drivers/CMSIS/core_cm3.h **** 
  88:Drivers/CMSIS/core_cm3.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 3


  90:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/core_cm3.h ****   #endif
  92:Drivers/CMSIS/core_cm3.h **** 
  93:Drivers/CMSIS/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/core_cm3.h ****   #endif
  97:Drivers/CMSIS/core_cm3.h **** 
  98:Drivers/CMSIS/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/core_cm3.h ****   #endif
 102:Drivers/CMSIS/core_cm3.h **** 
 103:Drivers/CMSIS/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/core_cm3.h ****   #endif
 107:Drivers/CMSIS/core_cm3.h **** 
 108:Drivers/CMSIS/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/core_cm3.h ****   #endif
 112:Drivers/CMSIS/core_cm3.h **** 
 113:Drivers/CMSIS/core_cm3.h **** #endif
 114:Drivers/CMSIS/core_cm3.h **** 
 115:Drivers/CMSIS/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/core_cm3.h **** 
 117:Drivers/CMSIS/core_cm3.h **** 
 118:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/core_cm3.h **** }
 120:Drivers/CMSIS/core_cm3.h **** #endif
 121:Drivers/CMSIS/core_cm3.h **** 
 122:Drivers/CMSIS/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/core_cm3.h **** 
 124:Drivers/CMSIS/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/core_cm3.h **** 
 126:Drivers/CMSIS/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/core_cm3.h **** 
 129:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/core_cm3.h **** #endif
 132:Drivers/CMSIS/core_cm3.h **** 
 133:Drivers/CMSIS/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/core_cm3.h ****   #endif
 139:Drivers/CMSIS/core_cm3.h **** 
 140:Drivers/CMSIS/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/core_cm3.h ****   #endif
 144:Drivers/CMSIS/core_cm3.h **** 
 145:Drivers/CMSIS/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 146:Drivers/CMSIS/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 4


 147:Drivers/CMSIS/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/core_cm3.h ****   #endif
 149:Drivers/CMSIS/core_cm3.h **** 
 150:Drivers/CMSIS/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/core_cm3.h ****   #endif
 154:Drivers/CMSIS/core_cm3.h **** #endif
 155:Drivers/CMSIS/core_cm3.h **** 
 156:Drivers/CMSIS/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/core_cm3.h **** /**
 158:Drivers/CMSIS/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/core_cm3.h **** 
 160:Drivers/CMSIS/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/core_cm3.h **** */
 164:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/core_cm3.h **** #else
 167:Drivers/CMSIS/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/core_cm3.h **** #endif
 169:Drivers/CMSIS/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/core_cm3.h **** 
 172:Drivers/CMSIS/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/core_cm3.h **** 
 177:Drivers/CMSIS/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/core_cm3.h **** 
 179:Drivers/CMSIS/core_cm3.h **** 
 180:Drivers/CMSIS/core_cm3.h **** 
 181:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/core_cm3.h **** /**
 192:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/core_cm3.h **** */
 195:Drivers/CMSIS/core_cm3.h **** 
 196:Drivers/CMSIS/core_cm3.h **** /**
 197:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/core_cm3.h ****   @{
 201:Drivers/CMSIS/core_cm3.h ****  */
 202:Drivers/CMSIS/core_cm3.h **** 
 203:Drivers/CMSIS/core_cm3.h **** /**
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 5


 204:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/core_cm3.h ****  */
 206:Drivers/CMSIS/core_cm3.h **** typedef union
 207:Drivers/CMSIS/core_cm3.h **** {
 208:Drivers/CMSIS/core_cm3.h ****   struct
 209:Drivers/CMSIS/core_cm3.h ****   {
 210:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/core_cm3.h **** 
 220:Drivers/CMSIS/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/core_cm3.h **** 
 224:Drivers/CMSIS/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/core_cm3.h **** 
 227:Drivers/CMSIS/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/core_cm3.h **** 
 230:Drivers/CMSIS/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/core_cm3.h **** 
 233:Drivers/CMSIS/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/core_cm3.h **** 
 236:Drivers/CMSIS/core_cm3.h **** 
 237:Drivers/CMSIS/core_cm3.h **** /**
 238:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/core_cm3.h ****  */
 240:Drivers/CMSIS/core_cm3.h **** typedef union
 241:Drivers/CMSIS/core_cm3.h **** {
 242:Drivers/CMSIS/core_cm3.h ****   struct
 243:Drivers/CMSIS/core_cm3.h ****   {
 244:Drivers/CMSIS/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/core_cm3.h **** 
 250:Drivers/CMSIS/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/core_cm3.h **** 
 254:Drivers/CMSIS/core_cm3.h **** 
 255:Drivers/CMSIS/core_cm3.h **** /**
 256:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/core_cm3.h ****  */
 258:Drivers/CMSIS/core_cm3.h **** typedef union
 259:Drivers/CMSIS/core_cm3.h **** {
 260:Drivers/CMSIS/core_cm3.h ****   struct
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 6


 261:Drivers/CMSIS/core_cm3.h ****   {
 262:Drivers/CMSIS/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/core_cm3.h **** 
 277:Drivers/CMSIS/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/core_cm3.h **** 
 281:Drivers/CMSIS/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/core_cm3.h **** 
 284:Drivers/CMSIS/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/core_cm3.h **** 
 287:Drivers/CMSIS/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/core_cm3.h **** 
 290:Drivers/CMSIS/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/core_cm3.h **** 
 293:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/core_cm3.h **** 
 296:Drivers/CMSIS/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/core_cm3.h **** 
 299:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/core_cm3.h **** 
 302:Drivers/CMSIS/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/core_cm3.h **** 
 305:Drivers/CMSIS/core_cm3.h **** 
 306:Drivers/CMSIS/core_cm3.h **** /**
 307:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/core_cm3.h ****  */
 309:Drivers/CMSIS/core_cm3.h **** typedef union
 310:Drivers/CMSIS/core_cm3.h **** {
 311:Drivers/CMSIS/core_cm3.h ****   struct
 312:Drivers/CMSIS/core_cm3.h ****   {
 313:Drivers/CMSIS/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 317:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 7


 318:Drivers/CMSIS/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/core_cm3.h **** 
 320:Drivers/CMSIS/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/core_cm3.h **** 
 324:Drivers/CMSIS/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/core_cm3.h **** 
 327:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/core_cm3.h **** 
 329:Drivers/CMSIS/core_cm3.h **** 
 330:Drivers/CMSIS/core_cm3.h **** /**
 331:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/core_cm3.h ****   @{
 335:Drivers/CMSIS/core_cm3.h ****  */
 336:Drivers/CMSIS/core_cm3.h **** 
 337:Drivers/CMSIS/core_cm3.h **** /**
 338:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/core_cm3.h ****  */
 340:Drivers/CMSIS/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/core_cm3.h **** {
 342:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/core_cm3.h **** 
 357:Drivers/CMSIS/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/core_cm3.h **** 
 361:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/core_cm3.h **** 
 363:Drivers/CMSIS/core_cm3.h **** 
 364:Drivers/CMSIS/core_cm3.h **** /**
 365:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/core_cm3.h ****   @{
 369:Drivers/CMSIS/core_cm3.h ****  */
 370:Drivers/CMSIS/core_cm3.h **** 
 371:Drivers/CMSIS/core_cm3.h **** /**
 372:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/core_cm3.h ****  */
 374:Drivers/CMSIS/core_cm3.h **** typedef struct
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 8


 375:Drivers/CMSIS/core_cm3.h **** {
 376:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/core_cm3.h **** 
 399:Drivers/CMSIS/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/core_cm3.h **** 
 403:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/core_cm3.h **** 
 406:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/core_cm3.h **** 
 409:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/core_cm3.h **** 
 412:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/core_cm3.h **** 
 415:Drivers/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/core_cm3.h **** 
 419:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/core_cm3.h **** 
 422:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/core_cm3.h **** 
 425:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/core_cm3.h **** 
 428:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/core_cm3.h **** 
 431:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 9


 432:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/core_cm3.h **** 
 434:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/core_cm3.h **** 
 437:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/core_cm3.h **** 
 440:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/core_cm3.h **** 
 443:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/core_cm3.h **** 
 446:Drivers/CMSIS/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/core_cm3.h **** 
 451:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/core_cm3.h **** #else
 454:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/core_cm3.h **** #endif
 457:Drivers/CMSIS/core_cm3.h **** 
 458:Drivers/CMSIS/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/core_cm3.h **** 
 462:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/core_cm3.h **** 
 465:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/core_cm3.h **** 
 468:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/core_cm3.h **** 
 471:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/core_cm3.h **** 
 474:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/core_cm3.h **** 
 477:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/core_cm3.h **** 
 480:Drivers/CMSIS/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/core_cm3.h **** 
 484:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/core_cm3.h **** 
 487:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 488:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 10


 489:Drivers/CMSIS/core_cm3.h **** 
 490:Drivers/CMSIS/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/core_cm3.h **** 
 494:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/core_cm3.h **** 
 497:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/core_cm3.h **** 
 500:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/core_cm3.h **** 
 503:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/core_cm3.h **** 
 506:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/core_cm3.h **** 
 509:Drivers/CMSIS/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/core_cm3.h **** 
 513:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/core_cm3.h **** 
 516:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/core_cm3.h **** 
 519:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/core_cm3.h **** 
 522:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/core_cm3.h **** 
 525:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/core_cm3.h **** 
 528:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/core_cm3.h **** 
 531:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/core_cm3.h **** 
 534:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/core_cm3.h **** 
 537:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/core_cm3.h **** 
 540:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/core_cm3.h **** 
 543:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 545:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 11


 546:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/core_cm3.h **** 
 549:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/core_cm3.h **** 
 552:Drivers/CMSIS/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/core_cm3.h **** 
 556:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/core_cm3.h **** 
 559:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/core_cm3.h **** 
 562:Drivers/CMSIS/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/core_cm3.h **** 
 566:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/core_cm3.h **** 
 569:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/core_cm3.h **** 
 572:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/core_cm3.h **** 
 575:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/core_cm3.h **** 
 578:Drivers/CMSIS/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/core_cm3.h **** 
 582:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/core_cm3.h **** 
 585:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/core_cm3.h **** 
 588:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/core_cm3.h **** 
 591:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/core_cm3.h **** 
 594:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/core_cm3.h **** 
 597:Drivers/CMSIS/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/core_cm3.h **** 
 601:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 602:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 12


 603:Drivers/CMSIS/core_cm3.h **** 
 604:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/core_cm3.h **** 
 607:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/core_cm3.h **** 
 610:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/core_cm3.h **** 
 613:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/core_cm3.h **** 
 616:Drivers/CMSIS/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/core_cm3.h **** 
 620:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/core_cm3.h **** 
 623:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/core_cm3.h **** 
 626:Drivers/CMSIS/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/core_cm3.h **** 
 630:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/core_cm3.h **** 
 633:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/core_cm3.h **** 
 636:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/core_cm3.h **** 
 639:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/core_cm3.h **** 
 642:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/core_cm3.h **** 
 644:Drivers/CMSIS/core_cm3.h **** 
 645:Drivers/CMSIS/core_cm3.h **** /**
 646:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/core_cm3.h ****   @{
 650:Drivers/CMSIS/core_cm3.h ****  */
 651:Drivers/CMSIS/core_cm3.h **** 
 652:Drivers/CMSIS/core_cm3.h **** /**
 653:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/core_cm3.h ****  */
 655:Drivers/CMSIS/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/core_cm3.h **** {
 657:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 659:Drivers/CMSIS/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 13


 660:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/core_cm3.h **** #else
 662:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/core_cm3.h **** #endif
 664:Drivers/CMSIS/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/core_cm3.h **** 
 666:Drivers/CMSIS/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/core_cm3.h **** 
 670:Drivers/CMSIS/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/core_cm3.h **** 
 672:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/core_cm3.h **** 
 675:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/core_cm3.h **** 
 678:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/core_cm3.h **** 
 681:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/core_cm3.h **** 
 683:Drivers/CMSIS/core_cm3.h **** 
 684:Drivers/CMSIS/core_cm3.h **** /**
 685:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/core_cm3.h ****   @{
 689:Drivers/CMSIS/core_cm3.h ****  */
 690:Drivers/CMSIS/core_cm3.h **** 
 691:Drivers/CMSIS/core_cm3.h **** /**
 692:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/core_cm3.h ****  */
 694:Drivers/CMSIS/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/core_cm3.h **** {
 696:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/core_cm3.h **** 
 702:Drivers/CMSIS/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/core_cm3.h **** 
 706:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/core_cm3.h **** 
 709:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/core_cm3.h **** 
 712:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/core_cm3.h **** 
 715:Drivers/CMSIS/core_cm3.h **** /* SysTick Reload Register Definitions */
 716:Drivers/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 14


 717:Drivers/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/core_cm3.h **** 
 719:Drivers/CMSIS/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/core_cm3.h **** 
 723:Drivers/CMSIS/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/core_cm3.h **** 
 727:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/core_cm3.h **** 
 730:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/core_cm3.h **** 
 733:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/core_cm3.h **** 
 735:Drivers/CMSIS/core_cm3.h **** 
 736:Drivers/CMSIS/core_cm3.h **** /**
 737:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/core_cm3.h ****   @{
 741:Drivers/CMSIS/core_cm3.h ****  */
 742:Drivers/CMSIS/core_cm3.h **** 
 743:Drivers/CMSIS/core_cm3.h **** /**
 744:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/core_cm3.h ****  */
 746:Drivers/CMSIS/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/core_cm3.h **** {
 748:Drivers/CMSIS/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/core_cm3.h ****   {
 750:Drivers/CMSIS/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 773:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 15


 774:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/core_cm3.h **** 
 782:Drivers/CMSIS/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/core_cm3.h **** 
 786:Drivers/CMSIS/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/core_cm3.h **** 
 790:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/core_cm3.h **** 
 793:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/core_cm3.h **** 
 796:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/core_cm3.h **** 
 799:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/core_cm3.h **** 
 802:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/core_cm3.h **** 
 805:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/core_cm3.h **** 
 808:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/core_cm3.h **** 
 811:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/core_cm3.h **** 
 814:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/core_cm3.h **** 
 818:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/core_cm3.h **** 
 822:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/core_cm3.h **** 
 826:Drivers/CMSIS/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/core_cm3.h **** 
 830:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 16


 831:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/core_cm3.h **** 
 833:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/core_cm3.h **** 
 836:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/core_cm3.h **** 
 838:Drivers/CMSIS/core_cm3.h **** 
 839:Drivers/CMSIS/core_cm3.h **** /**
 840:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/core_cm3.h ****   @{
 844:Drivers/CMSIS/core_cm3.h ****  */
 845:Drivers/CMSIS/core_cm3.h **** 
 846:Drivers/CMSIS/core_cm3.h **** /**
 847:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/core_cm3.h ****  */
 849:Drivers/CMSIS/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/core_cm3.h **** {
 851:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/core_cm3.h **** 
 876:Drivers/CMSIS/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/core_cm3.h **** 
 880:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/core_cm3.h **** 
 883:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/core_cm3.h **** 
 886:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 887:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 17


 888:Drivers/CMSIS/core_cm3.h **** 
 889:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/core_cm3.h **** 
 892:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/core_cm3.h **** 
 895:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/core_cm3.h **** 
 898:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/core_cm3.h **** 
 901:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/core_cm3.h **** 
 904:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/core_cm3.h **** 
 907:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/core_cm3.h **** 
 910:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/core_cm3.h **** 
 913:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/core_cm3.h **** 
 916:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/core_cm3.h **** 
 919:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/core_cm3.h **** 
 922:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/core_cm3.h **** 
 925:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/core_cm3.h **** 
 928:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/core_cm3.h **** 
 931:Drivers/CMSIS/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/core_cm3.h **** 
 935:Drivers/CMSIS/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/core_cm3.h **** 
 939:Drivers/CMSIS/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/core_cm3.h **** 
 943:Drivers/CMSIS/core_cm3.h **** /* DWT LSU Count Register Definitions */
 944:Drivers/CMSIS/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 18


 945:Drivers/CMSIS/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/core_cm3.h **** 
 947:Drivers/CMSIS/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/core_cm3.h **** 
 951:Drivers/CMSIS/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/core_cm3.h **** 
 955:Drivers/CMSIS/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/core_cm3.h **** 
 959:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/core_cm3.h **** 
 962:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/core_cm3.h **** 
 965:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/core_cm3.h **** 
 968:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/core_cm3.h **** 
 971:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/core_cm3.h **** 
 974:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/core_cm3.h **** 
 977:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/core_cm3.h **** 
 980:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/core_cm3.h **** 
 983:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/core_cm3.h **** 
 985:Drivers/CMSIS/core_cm3.h **** 
 986:Drivers/CMSIS/core_cm3.h **** /**
 987:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/core_cm3.h ****   @{
 991:Drivers/CMSIS/core_cm3.h ****  */
 992:Drivers/CMSIS/core_cm3.h **** 
 993:Drivers/CMSIS/core_cm3.h **** /**
 994:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/core_cm3.h ****  */
 996:Drivers/CMSIS/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/core_cm3.h **** {
 998:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[2U];
1001:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 19


1002:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/core_cm3.h **** 
1024:Drivers/CMSIS/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/core_cm3.h **** 
1028:Drivers/CMSIS/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/core_cm3.h **** 
1032:Drivers/CMSIS/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/core_cm3.h **** 
1036:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/core_cm3.h **** 
1039:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/core_cm3.h **** 
1042:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/core_cm3.h **** 
1045:Drivers/CMSIS/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/core_cm3.h **** 
1049:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/core_cm3.h **** 
1052:Drivers/CMSIS/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/core_cm3.h **** 
1056:Drivers/CMSIS/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1058:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 20


1059:Drivers/CMSIS/core_cm3.h **** 
1060:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/core_cm3.h **** 
1063:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/core_cm3.h **** 
1066:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/core_cm3.h **** 
1069:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/core_cm3.h **** 
1072:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/core_cm3.h **** 
1075:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/core_cm3.h **** 
1078:Drivers/CMSIS/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/core_cm3.h **** 
1082:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/core_cm3.h **** 
1085:Drivers/CMSIS/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/core_cm3.h **** 
1089:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/core_cm3.h **** 
1092:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/core_cm3.h **** 
1095:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/core_cm3.h **** 
1098:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/core_cm3.h **** 
1101:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/core_cm3.h **** 
1104:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/core_cm3.h **** 
1107:Drivers/CMSIS/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/core_cm3.h **** 
1111:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/core_cm3.h **** 
1114:Drivers/CMSIS/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1115:Drivers/CMSIS/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 21


1116:Drivers/CMSIS/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/core_cm3.h **** 
1118:Drivers/CMSIS/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/core_cm3.h **** 
1122:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/core_cm3.h **** 
1125:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/core_cm3.h **** 
1128:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/core_cm3.h **** 
1131:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/core_cm3.h **** 
1134:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/core_cm3.h **** 
1137:Drivers/CMSIS/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/core_cm3.h **** 
1141:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/core_cm3.h **** 
1144:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/core_cm3.h **** 
1146:Drivers/CMSIS/core_cm3.h **** 
1147:Drivers/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/core_cm3.h **** /**
1149:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/core_cm3.h ****   @{
1153:Drivers/CMSIS/core_cm3.h ****  */
1154:Drivers/CMSIS/core_cm3.h **** 
1155:Drivers/CMSIS/core_cm3.h **** /**
1156:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/core_cm3.h ****  */
1158:Drivers/CMSIS/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/core_cm3.h **** {
1160:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/core_cm3.h **** } MPU_Type;
1172:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 22


1173:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/core_cm3.h **** 
1175:Drivers/CMSIS/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/core_cm3.h **** 
1179:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/core_cm3.h **** 
1182:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/core_cm3.h **** 
1185:Drivers/CMSIS/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/core_cm3.h **** 
1189:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/core_cm3.h **** 
1192:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/core_cm3.h **** 
1195:Drivers/CMSIS/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/core_cm3.h **** 
1199:Drivers/CMSIS/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/core_cm3.h **** 
1203:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/core_cm3.h **** 
1206:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/core_cm3.h **** 
1209:Drivers/CMSIS/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/core_cm3.h **** 
1213:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/core_cm3.h **** 
1216:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/core_cm3.h **** 
1219:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/core_cm3.h **** 
1222:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/core_cm3.h **** 
1225:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/core_cm3.h **** 
1228:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1229:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 23


1230:Drivers/CMSIS/core_cm3.h **** 
1231:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/core_cm3.h **** 
1234:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/core_cm3.h **** 
1237:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/core_cm3.h **** 
1240:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/core_cm3.h **** #endif
1242:Drivers/CMSIS/core_cm3.h **** 
1243:Drivers/CMSIS/core_cm3.h **** 
1244:Drivers/CMSIS/core_cm3.h **** /**
1245:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/core_cm3.h ****   @{
1249:Drivers/CMSIS/core_cm3.h ****  */
1250:Drivers/CMSIS/core_cm3.h **** 
1251:Drivers/CMSIS/core_cm3.h **** /**
1252:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/core_cm3.h ****  */
1254:Drivers/CMSIS/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/core_cm3.h **** {
1256:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/core_cm3.h **** 
1262:Drivers/CMSIS/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/core_cm3.h **** 
1266:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/core_cm3.h **** 
1269:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/core_cm3.h **** 
1272:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/core_cm3.h **** 
1275:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/core_cm3.h **** 
1278:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/core_cm3.h **** 
1281:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/core_cm3.h **** 
1284:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1286:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 24


1287:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/core_cm3.h **** 
1290:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/core_cm3.h **** 
1293:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/core_cm3.h **** 
1296:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/core_cm3.h **** 
1299:Drivers/CMSIS/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/core_cm3.h **** 
1303:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/core_cm3.h **** 
1306:Drivers/CMSIS/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/core_cm3.h **** 
1310:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/core_cm3.h **** 
1313:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/core_cm3.h **** 
1316:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/core_cm3.h **** 
1319:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/core_cm3.h **** 
1322:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/core_cm3.h **** 
1325:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/core_cm3.h **** 
1328:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/core_cm3.h **** 
1331:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/core_cm3.h **** 
1334:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/core_cm3.h **** 
1337:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/core_cm3.h **** 
1340:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/core_cm3.h **** 
1343:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 25


1344:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/core_cm3.h **** 
1346:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/core_cm3.h **** 
1348:Drivers/CMSIS/core_cm3.h **** 
1349:Drivers/CMSIS/core_cm3.h **** /**
1350:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/core_cm3.h ****   @{
1354:Drivers/CMSIS/core_cm3.h ****  */
1355:Drivers/CMSIS/core_cm3.h **** 
1356:Drivers/CMSIS/core_cm3.h **** /**
1357:Drivers/CMSIS/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/core_cm3.h **** */
1362:Drivers/CMSIS/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/core_cm3.h **** 
1364:Drivers/CMSIS/core_cm3.h **** /**
1365:Drivers/CMSIS/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/core_cm3.h **** */
1370:Drivers/CMSIS/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/core_cm3.h **** 
1372:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/core_cm3.h **** 
1374:Drivers/CMSIS/core_cm3.h **** 
1375:Drivers/CMSIS/core_cm3.h **** /**
1376:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/core_cm3.h ****   @{
1380:Drivers/CMSIS/core_cm3.h ****  */
1381:Drivers/CMSIS/core_cm3.h **** 
1382:Drivers/CMSIS/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/core_cm3.h **** 
1392:Drivers/CMSIS/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1400:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 26


1401:Drivers/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/core_cm3.h **** #endif
1405:Drivers/CMSIS/core_cm3.h **** 
1406:Drivers/CMSIS/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/core_cm3.h **** 
1408:Drivers/CMSIS/core_cm3.h **** 
1409:Drivers/CMSIS/core_cm3.h **** 
1410:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/core_cm3.h **** /**
1419:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/core_cm3.h **** */
1421:Drivers/CMSIS/core_cm3.h **** 
1422:Drivers/CMSIS/core_cm3.h **** 
1423:Drivers/CMSIS/core_cm3.h **** 
1424:Drivers/CMSIS/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/core_cm3.h **** /**
1426:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/core_cm3.h ****   @{
1430:Drivers/CMSIS/core_cm3.h ****  */
1431:Drivers/CMSIS/core_cm3.h **** 
1432:Drivers/CMSIS/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/core_cm3.h ****   #endif
1436:Drivers/CMSIS/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/core_cm3.h **** #else
1438:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/core_cm3.h **** 
1452:Drivers/CMSIS/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/core_cm3.h ****   #endif
1456:Drivers/CMSIS/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1457:Drivers/CMSIS/core_cm3.h **** #else
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 27


1458:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/core_cm3.h **** 
1462:Drivers/CMSIS/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/core_cm3.h **** 
1464:Drivers/CMSIS/core_cm3.h **** 
1465:Drivers/CMSIS/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/core_cm3.h **** 
1470:Drivers/CMSIS/core_cm3.h **** 
1471:Drivers/CMSIS/core_cm3.h **** /**
1472:Drivers/CMSIS/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/core_cm3.h ****  */
1480:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/core_cm3.h **** {
1482:Drivers/CMSIS/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/core_cm3.h **** 
1485:Drivers/CMSIS/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/core_cm3.h **** }
1492:Drivers/CMSIS/core_cm3.h **** 
1493:Drivers/CMSIS/core_cm3.h **** 
1494:Drivers/CMSIS/core_cm3.h **** /**
1495:Drivers/CMSIS/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/core_cm3.h ****  */
1499:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/core_cm3.h **** {
1501:Drivers/CMSIS/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/core_cm3.h **** }
1503:Drivers/CMSIS/core_cm3.h **** 
1504:Drivers/CMSIS/core_cm3.h **** 
1505:Drivers/CMSIS/core_cm3.h **** /**
1506:Drivers/CMSIS/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/core_cm3.h ****  */
1511:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/core_cm3.h **** {
  27              		.loc 2 1512 1
  28              		.cfi_startproc
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 28


  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 0346     		mov	r3, r0
  40 0008 FB71     		strb	r3, [r7, #7]
1513:Drivers/CMSIS/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
  41              		.loc 2 1513 6
  42 000a 97F90730 		ldrsb	r3, [r7, #7]
  43 000e 002B     		cmp	r3, #0
  44 0010 0BDB     		blt	.L3
1514:Drivers/CMSIS/core_cm3.h ****   {
1515:Drivers/CMSIS/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  45              		.loc 2 1515 81
  46 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  47 0014 03F01F02 		and	r2, r3, #31
  48              		.loc 2 1515 9
  49 0018 0649     		ldr	r1, .L4
  50              		.loc 2 1515 18
  51 001a 97F90730 		ldrsb	r3, [r7, #7]
  52              		.loc 2 1515 34
  53 001e 5B09     		lsrs	r3, r3, #5
  54              		.loc 2 1515 45
  55 0020 0120     		movs	r0, #1
  56 0022 00FA02F2 		lsl	r2, r0, r2
  57              		.loc 2 1515 43
  58 0026 41F82320 		str	r2, [r1, r3, lsl #2]
  59              	.L3:
1516:Drivers/CMSIS/core_cm3.h ****   }
1517:Drivers/CMSIS/core_cm3.h **** }
  60              		.loc 2 1517 1
  61 002a 00BF     		nop
  62 002c 0C37     		adds	r7, r7, #12
  63              		.cfi_def_cfa_offset 4
  64 002e BD46     		mov	sp, r7
  65              		.cfi_def_cfa_register 13
  66              		@ sp needed
  67 0030 80BC     		pop	{r7}
  68              		.cfi_restore 7
  69              		.cfi_def_cfa_offset 0
  70 0032 7047     		bx	lr
  71              	.L5:
  72              		.align	2
  73              	.L4:
  74 0034 00E100E0 		.word	-536813312
  75              		.cfi_endproc
  76              	.LFE46:
  78              		.section	.text.CMSIS_Debug_init,"ax",%progbits
  79              		.align	1
  80              		.global	CMSIS_Debug_init
  81              		.syntax unified
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 29


  82              		.thumb
  83              		.thumb_func
  85              	CMSIS_Debug_init:
  86              	.LFB68:
   1:Core/Src/stm32f103xx_CMSIS.c **** /**
   2:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
   3:Core/Src/stm32f103xx_CMSIS.c ****  *  @file stm32f103xx_CMSIS.c
   4:Core/Src/stm32f103xx_CMSIS.c ****  *  @brief CMSIS    STM32F103C8T6
   5:Core/Src/stm32f103xx_CMSIS.c ****  *  @author  
   6:Core/Src/stm32f103xx_CMSIS.c ****  *  @date 17.07.2022
   7:Core/Src/stm32f103xx_CMSIS.c ****  *
   8:Core/Src/stm32f103xx_CMSIS.c ****   ******************************************************************************
   9:Core/Src/stm32f103xx_CMSIS.c ****  * @attention
  10:Core/Src/stm32f103xx_CMSIS.c ****  *
  11:Core/Src/stm32f103xx_CMSIS.c ****  *       CMSIS 
  12:Core/Src/stm32f103xx_CMSIS.c ****  *   STM32F103C8T6
  13:Core/Src/stm32f103xx_CMSIS.c ****  *
  14:Core/Src/stm32f103xx_CMSIS.c ****  *  YouTube: https://www.youtube.com/channel/UCzZKTNVpcMSALU57G1THoVw
  15:Core/Src/stm32f103xx_CMSIS.c ****  *  GitHub: https://github.com/Solderingironspb/Lessons-Stm32/blob/master/README.md
  16:Core/Src/stm32f103xx_CMSIS.c ****  *   : https://vk.com/solderingiron.stm32
  17:Core/Src/stm32f103xx_CMSIS.c ****  *    Reference Manual: https://www.st.com/resource/en/reference_manual/cd0017119
  18:Core/Src/stm32f103xx_CMSIS.c ****  *
  19:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
  20:Core/Src/stm32f103xx_CMSIS.c ****  */
  21:Core/Src/stm32f103xx_CMSIS.c **** 
  22:Core/Src/stm32f103xx_CMSIS.c **** #include "stm32f103xx_CMSIS.h"
  23:Core/Src/stm32f103xx_CMSIS.c **** 
  24:Core/Src/stm32f103xx_CMSIS.c **** #if defined FreeRTOS_USE
  25:Core/Src/stm32f103xx_CMSIS.c **** #include "FreeRTOS.h"
  26:Core/Src/stm32f103xx_CMSIS.c **** #endif
  27:Core/Src/stm32f103xx_CMSIS.c **** 
  28:Core/Src/stm32f103xx_CMSIS.c ****  /*=================================  DEBUG =====================================
  29:Core/Src/stm32f103xx_CMSIS.c **** 
  30:Core/Src/stm32f103xx_CMSIS.c ****  /**
  31:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
  32:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif Debug port mapping
  33:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.3.5 JTAG/SWD alternate function remapping (. 177)
  34:Core/Src/stm32f103xx_CMSIS.c ****  *        ,  
  35:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
  36:Core/Src/stm32f103xx_CMSIS.c ****  */
  37:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_Debug_init(void) {
  87              		.loc 1 37 29
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 0
  90              		@ frame_needed = 1, uses_anonymous_args = 0
  91              		@ link register save eliminated.
  92 0000 80B4     		push	{r7}
  93              		.cfi_def_cfa_offset 4
  94              		.cfi_offset 7, -4
  95 0002 00AF     		add	r7, sp, #0
  96              		.cfi_def_cfa_register 7
  38:Core/Src/stm32f103xx_CMSIS.c **** 	/**
  39:Core/Src/stm32f103xx_CMSIS.c **** 	*  Alternate function GPIO port
  40:Core/Src/stm32f103xx_CMSIS.c **** 	*  JTMS / SWDIO PA13
  41:Core/Src/stm32f103xx_CMSIS.c **** 	*  JTCK / SWCLK PA14
  42:Core/Src/stm32f103xx_CMSIS.c **** 	*  JTDI PA15
  43:Core/Src/stm32f103xx_CMSIS.c **** 	*  JTDO / TRACESWO PB3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 30


  44:Core/Src/stm32f103xx_CMSIS.c **** 	*  NJTRST PB4
  45:Core/Src/stm32f103xx_CMSIS.c **** 	*/
  46:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   A
  97              		.loc 1 46 2
  98 0004 124B     		ldr	r3, .L7
  99 0006 9B69     		ldr	r3, [r3, #24]
 100 0008 114A     		ldr	r2, .L7
 101 000a 43F00403 		orr	r3, r3, #4
 102 000e 9361     		str	r3, [r2, #24]
  47:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 103              		.loc 1 47 2
 104 0010 0F4B     		ldr	r3, .L7
 105 0012 9B69     		ldr	r3, [r3, #24]
 106 0014 0E4A     		ldr	r2, .L7
 107 0016 43F00103 		orr	r3, r3, #1
 108 001a 9361     		str	r3, [r2, #24]
  48:Core/Src/stm32f103xx_CMSIS.c **** 
  49:Core/Src/stm32f103xx_CMSIS.c **** 	/**
  50:Core/Src/stm32f103xx_CMSIS.c **** 	 *     . 9.4.2 AF remap and debug I/O configuration re
  51:Core/Src/stm32f103xx_CMSIS.c **** 	 */
  52:Core/Src/stm32f103xx_CMSIS.c **** 
  53:Core/Src/stm32f103xx_CMSIS.c **** 	 /**
  54:Core/Src/stm32f103xx_CMSIS.c **** 	 *  Bits 26:24 SWJ_CFG[2:0]: Serial wire JTAG configuration
  55:Core/Src/stm32f103xx_CMSIS.c **** 	 *  These bits are write-only (when read, the value is undefined). They are used to configure the
  56:Core/Src/stm32f103xx_CMSIS.c **** 	 *  SWJ and trace alternate function I/Os. The SWJ (Serial Wire JTAG) supports JTAG or SWD
  57:Core/Src/stm32f103xx_CMSIS.c **** 	 *  access to the Cortex debug port. The default state after reset is SWJ ON without trace.
  58:Core/Src/stm32f103xx_CMSIS.c **** 	 *  This allows JTAG or SW mode to be enabled by sending a specific sequence on the JTMS / JTCK pi
  59:Core/Src/stm32f103xx_CMSIS.c **** 	 *  000: Full SWJ (JTAG-DP + SW-DP): Reset State          (JTAG 5 pins ) -
  60:Core/Src/stm32f103xx_CMSIS.c **** 	 *  001: Full SWJ (JTAG-DP + SW-DP) but without NJTRST    (JTAG 4 pins)
  61:Core/Src/stm32f103xx_CMSIS.c **** 	 *  010: JTAG-DP Disabled and SW-DP Enabled               (Serial wire)
  62:Core/Src/stm32f103xx_CMSIS.c **** 	 *  100: JTAG-DP Disabled and SW-DP Disabled              (No Debug)
  63:Core/Src/stm32f103xx_CMSIS.c **** 	 *  Other combinations: no effect
  64:Core/Src/stm32f103xx_CMSIS.c **** 	 */
  65:Core/Src/stm32f103xx_CMSIS.c **** 
  66:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(AFIO->MAPR, AFIO_MAPR_SWJ_CFG, 0b010 << AFIO_MAPR_SWJ_CFG_Pos); //Serial wire
 109              		.loc 1 66 2
 110 001c 0D4B     		ldr	r3, .L7+4
 111 001e 5B68     		ldr	r3, [r3, #4]
 112 0020 23F0E063 		bic	r3, r3, #117440512
 113 0024 0B4A     		ldr	r2, .L7+4
 114 0026 43F00073 		orr	r3, r3, #33554432
 115 002a 5360     		str	r3, [r2, #4]
  67:Core/Src/stm32f103xx_CMSIS.c **** 
  68:Core/Src/stm32f103xx_CMSIS.c **** 	/**
  69:Core/Src/stm32f103xx_CMSIS.c **** 	*    Serial wire:
  70:Core/Src/stm32f103xx_CMSIS.c **** 	*  PA13 /JTMS/SWDIO
  71:Core/Src/stm32f103xx_CMSIS.c **** 	*  PA14 /JTCK/SWCLK.
  72:Core/Src/stm32f103xx_CMSIS.c **** 	*  PA15, PB3  PB4 
  73:Core/Src/stm32f103xx_CMSIS.c **** 	*/
  74:Core/Src/stm32f103xx_CMSIS.c **** 	/*    
  75:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOA->LCKR = GPIO_LCKR_LCKK | GPIO_LCKR_LCK13 | GPIO_LCKR_LCK14;
 116              		.loc 1 75 7
 117 002c 0A4B     		ldr	r3, .L7+8
 118              		.loc 1 75 14
 119 002e 4FF4B032 		mov	r2, #90112
 120 0032 9A61     		str	r2, [r3, #24]
  76:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOA->LCKR = GPIO_LCKR_LCK13 | GPIO_LCKR_LCK14;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 31


 121              		.loc 1 76 7
 122 0034 084B     		ldr	r3, .L7+8
 123              		.loc 1 76 14
 124 0036 4FF4C042 		mov	r2, #24576
 125 003a 9A61     		str	r2, [r3, #24]
  77:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOA->LCKR = GPIO_LCKR_LCKK | GPIO_LCKR_LCK13 | GPIO_LCKR_LCK14;
 126              		.loc 1 77 7
 127 003c 064B     		ldr	r3, .L7+8
 128              		.loc 1 77 14
 129 003e 4FF4B032 		mov	r2, #90112
 130 0042 9A61     		str	r2, [r3, #24]
  78:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOA->LCKR;
 131              		.loc 1 78 7
 132 0044 044B     		ldr	r3, .L7+8
 133 0046 9B69     		ldr	r3, [r3, #24]
  79:Core/Src/stm32f103xx_CMSIS.c **** }
 134              		.loc 1 79 1
 135 0048 00BF     		nop
 136 004a BD46     		mov	sp, r7
 137              		.cfi_def_cfa_register 13
 138              		@ sp needed
 139 004c 80BC     		pop	{r7}
 140              		.cfi_restore 7
 141              		.cfi_def_cfa_offset 0
 142 004e 7047     		bx	lr
 143              	.L8:
 144              		.align	2
 145              	.L7:
 146 0050 00100240 		.word	1073876992
 147 0054 00000140 		.word	1073807360
 148 0058 00080140 		.word	1073809408
 149              		.cfi_endproc
 150              	.LFE68:
 152              		.section	.text.CMSIS_RCC_SystemClock_72MHz,"ax",%progbits
 153              		.align	1
 154              		.global	CMSIS_RCC_SystemClock_72MHz
 155              		.syntax unified
 156              		.thumb
 157              		.thumb_func
 159              	CMSIS_RCC_SystemClock_72MHz:
 160              	.LFB69:
  80:Core/Src/stm32f103xx_CMSIS.c **** 
  81:Core/Src/stm32f103xx_CMSIS.c **** 
  82:Core/Src/stm32f103xx_CMSIS.c **** /*==============================  RCC =======================================*/
  83:Core/Src/stm32f103xx_CMSIS.c **** /**
  84:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
  85:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif   STM32F103C8T6   72MHz   
  86:Core/Src/stm32f103xx_CMSIS.c ****  *      8 MHz
  87:Core/Src/stm32f103xx_CMSIS.c ****  *  ADC   12MHz
  88:Core/Src/stm32f103xx_CMSIS.c ****  *  USB   48MHz
  89:Core/Src/stm32f103xx_CMSIS.c ****  *  MCO   PLL    36MHz
  90:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .7.3 RCC registers (. 99)
  91:Core/Src/stm32f103xx_CMSIS.c ****  *       FLASH  
  92:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .3.2 Memory organization (. 49)
  93:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
  94:Core/Src/stm32f103xx_CMSIS.c ****  */
  95:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_RCC_SystemClock_72MHz(void) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 32


 161              		.loc 1 95 40
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 1, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 166 0000 80B4     		push	{r7}
 167              		.cfi_def_cfa_offset 4
 168              		.cfi_offset 7, -4
 169 0002 00AF     		add	r7, sp, #0
 170              		.cfi_def_cfa_register 7
  96:Core/Src/stm32f103xx_CMSIS.c **** 
  97:Core/Src/stm32f103xx_CMSIS.c **** 	/*   . 7.3.1 Clock control register (RCC_CR)*/
  98:Core/Src/stm32f103xx_CMSIS.c **** 
  99:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 100:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 0 HSION : Internal high - speed clock enable
 101:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software.
 102:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set by hardware to force the internal 8 MHz RC oscillator ON when leaving Stop or Standby
 103:Core/Src/stm32f103xx_CMSIS.c **** 	*  mode or in case of failure of the external 4 - 16 MHz oscillator used directly or indirectly as
 104:Core/Src/stm32f103xx_CMSIS.c **** 	*  system clock.This bit cannot be reset if the internal 8 MHz RC is used directly or indirectly
 105:Core/Src/stm32f103xx_CMSIS.c **** 	*  as system clock or is selected to become the system clock.
 106:Core/Src/stm32f103xx_CMSIS.c **** 	*  0 : internal 8 MHz RC oscillator OFF
 107:Core/Src/stm32f103xx_CMSIS.c **** 	*  1 : internal 8 MHz RC oscillator ON
 108:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 109:Core/Src/stm32f103xx_CMSIS.c **** 
 110:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->CR, RCC_CR_HSION); //  RC  
 171              		.loc 1 110 2
 172 0004 474B     		ldr	r3, .L13
 173 0006 1B68     		ldr	r3, [r3]
 174 0008 464A     		ldr	r2, .L13
 175 000a 43F00103 		orr	r3, r3, #1
 176 000e 1360     		str	r3, [r2]
 111:Core/Src/stm32f103xx_CMSIS.c **** 
 112:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 113:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 1 HSIRDY : Internal high - speed clock ready flag
 114:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set by hardware to indicate that internal 8 MHz RC oscillator is stable.After the HSION bit is
 115:Core/Src/stm32f103xx_CMSIS.c **** 	*  cleared, HSIRDY goes low after 6 internal 8 MHz RC oscillator clock cycles.
 116:Core/Src/stm32f103xx_CMSIS.c **** 	*  0 : internal 8 MHz RC oscillator not ready
 117:Core/Src/stm32f103xx_CMSIS.c **** 	*  1 : internal 8 MHz RC oscillator ready
 118:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 119:Core/Src/stm32f103xx_CMSIS.c **** 
 120:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0) ; //    
 177              		.loc 1 120 8
 178 0010 00BF     		nop
 179              	.L10:
 180              		.loc 1 120 9 discriminator 1
 181 0012 444B     		ldr	r3, .L13
 182 0014 1B68     		ldr	r3, [r3]
 183 0016 03F00203 		and	r3, r3, #2
 184              		.loc 1 120 42 discriminator 1
 185 001a 002B     		cmp	r3, #0
 186 001c F9D0     		beq	.L10
 121:Core/Src/stm32f103xx_CMSIS.c **** 
 122:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 123:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 2 Reserved, must be kept at reset value.
 124:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 125:Core/Src/stm32f103xx_CMSIS.c **** 
 126:Core/Src/stm32f103xx_CMSIS.c **** 	/**
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 33


 127:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 7:3 HSITRIM[4:0]: Internal high-speed clock trimming
 128:Core/Src/stm32f103xx_CMSIS.c **** 	*  These bits provide an additional user-programmable trimming value that is added to the
 129:Core/Src/stm32f103xx_CMSIS.c **** 	*  HSICAL[7:0] bits. It can be programmed to adjust to variations in voltage and temperature
 130:Core/Src/stm32f103xx_CMSIS.c **** 	*  that influence the frequency of the internal HSI RC.
 131:Core/Src/stm32f103xx_CMSIS.c **** 	*  The default value is 16, which, when added to the HSICAL value, should trim the HSI to 8
 132:Core/Src/stm32f103xx_CMSIS.c **** 	*  MHz  1%. The trimming step (Fhsitrim) is around 40 kHz between two consecutive HSICAL steps.
 133:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 134:Core/Src/stm32f103xx_CMSIS.c **** 	//  -
 135:Core/Src/stm32f103xx_CMSIS.c **** 
 136:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 137:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 15:8 HSICAL[7:0]: Internal high-speed clock calibration
 138:Core/Src/stm32f103xx_CMSIS.c **** 	*  These bits are initialized automatically at startup.
 139:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 140:Core/Src/stm32f103xx_CMSIS.c **** 	//     -
 141:Core/Src/stm32f103xx_CMSIS.c **** 
 142:Core/Src/stm32f103xx_CMSIS.c **** 	// -    , 
 143:Core/Src/stm32f103xx_CMSIS.c **** 
 144:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 145:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 18 HSEBYP: External high-speed clock bypass
 146:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to bypass the oscillator with an external clock. The external
 147:Core/Src/stm32f103xx_CMSIS.c **** 	*  clock must be enabled with the HSEON bit set, to be used by the device. The HSEBYP bit
 148:Core/Src/stm32f103xx_CMSIS.c **** 	*  can be written only if the HSE oscillator is disabled.
 149:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: external 4-16 MHz oscillator not bypassed
 150:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: external 4-16 MHz oscillator bypassed with external clock
 151:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 152:Core/Src/stm32f103xx_CMSIS.c **** 
 153:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); //     0( 
 187              		.loc 1 153 2
 188 001e 414B     		ldr	r3, .L13
 189 0020 1B68     		ldr	r3, [r3]
 190 0022 404A     		ldr	r2, .L13
 191 0024 23F48023 		bic	r3, r3, #262144
 192 0028 1360     		str	r3, [r2]
 154:Core/Src/stm32f103xx_CMSIS.c **** 
 155:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 156:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 16 HSEON: HSE clock enable
 157:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software.
 158:Core/Src/stm32f103xx_CMSIS.c **** 	*  Cleared by hardware to stop the HSE oscillator when entering Stop or Standby mode. This
 159:Core/Src/stm32f103xx_CMSIS.c **** 	*  bit cannot be reset if the HSE oscillator is used directly or indirectly as the system clock.
 160:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: HSE oscillator OFF
 161:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: HSE oscillator ON
 162:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 163:Core/Src/stm32f103xx_CMSIS.c **** 
 164:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->CR, RCC_CR_HSEON); //   
 193              		.loc 1 164 2
 194 002a 3E4B     		ldr	r3, .L13
 195 002c 1B68     		ldr	r3, [r3]
 196 002e 3D4A     		ldr	r2, .L13
 197 0030 43F48033 		orr	r3, r3, #65536
 198 0034 1360     		str	r3, [r2]
 165:Core/Src/stm32f103xx_CMSIS.c **** 
 166:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 167:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 17 HSERDY: External high-speed clock ready flag
 168:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set by hardware to indicate that the HSE oscillator is stable. This bit needs 6 cycles of the
 169:Core/Src/stm32f103xx_CMSIS.c **** 	*  HSE oscillator clock to fall down after HSEON reset.
 170:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: HSE oscillator not ready
 171:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: HSE oscillator ready
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 34


 172:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 173:Core/Src/stm32f103xx_CMSIS.c **** 
 174:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0) ; //    
 199              		.loc 1 174 8
 200 0036 00BF     		nop
 201              	.L11:
 202              		.loc 1 174 9 discriminator 1
 203 0038 3A4B     		ldr	r3, .L13
 204 003a 1B68     		ldr	r3, [r3]
 205 003c 03F40033 		and	r3, r3, #131072
 206              		.loc 1 174 42 discriminator 1
 207 0040 002B     		cmp	r3, #0
 208 0042 F9D0     		beq	.L11
 175:Core/Src/stm32f103xx_CMSIS.c **** 
 176:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 177:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 19 CSSON: Clock security system enable
 178:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to enable the clock security system. When CSSON is set, the
 179:Core/Src/stm32f103xx_CMSIS.c **** 	*  clock detector is enabled by hardware when the HSE oscillator is ready, and disabled by
 180:Core/Src/stm32f103xx_CMSIS.c **** 	*  hardware if a HSE clock failure is detected.
 181:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Clock detector OFF
 182:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Clock detector ON (Clock detector ON if the HSE oscillator is ready , OFF if not).
 183:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 184:Core/Src/stm32f103xx_CMSIS.c **** 
 185:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->CR, RCC_CR_CSSON); // CSS
 209              		.loc 1 185 2
 210 0044 374B     		ldr	r3, .L13
 211 0046 1B68     		ldr	r3, [r3]
 212 0048 364A     		ldr	r2, .L13
 213 004a 43F40023 		orr	r3, r3, #524288
 214 004e 1360     		str	r3, [r2]
 186:Core/Src/stm32f103xx_CMSIS.c **** 
 187:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 188:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 23 : 20 Reserved, must be kept at reset value.
 189:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 190:Core/Src/stm32f103xx_CMSIS.c **** 
 191:Core/Src/stm32f103xx_CMSIS.c **** 
 192:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 193:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 24 PLLON: PLL enable
 194:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to enable PLL.
 195:Core/Src/stm32f103xx_CMSIS.c **** 	*  Cleared by hardware when entering Stop or Standby mode. This bit can not be reset if the
 196:Core/Src/stm32f103xx_CMSIS.c **** 	*  PLL clock is used as system clock or is selected to become the system clock.
 197:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: PLL OFF
 198:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: PLL ON
 199:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 200:Core/Src/stm32f103xx_CMSIS.c **** 
 201:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(RCC->CR, RCC_CR_PLLON); // PLL,   , .. 
 202:Core/Src/stm32f103xx_CMSIS.c **** 
 203:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 204:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 25 PLLRDY: PLL clock ready flag
 205:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set by hardware to indicate that the PLL is locked.
 206:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: PLL unlocked
 207:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: PLL locked
 208:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 209:Core/Src/stm32f103xx_CMSIS.c **** 
 210:Core/Src/stm32f103xx_CMSIS.c **** 	//while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0) ; //    
 211:Core/Src/stm32f103xx_CMSIS.c **** 
 212:Core/Src/stm32f103xx_CMSIS.c **** 	/**
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 35


 213:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:26 Reserved, must be kept at reset value.
 214:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 215:Core/Src/stm32f103xx_CMSIS.c **** 
 216:Core/Src/stm32f103xx_CMSIS.c **** 	//     7.3.2 Clock configuration register (RCC
 217:Core/Src/stm32f103xx_CMSIS.c **** 	// ,  PPL    ,   
 218:Core/Src/stm32f103xx_CMSIS.c **** 
 219:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 220:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 1:0 SW: System clock switch
 221:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to select SYSCLK source.
 222:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set by hardware to force HSI selection when leaving Stop and Standby mode or in case of
 223:Core/Src/stm32f103xx_CMSIS.c **** 	*  failure of the HSE oscillator used directly or indirectly as system clock (if the Clock Securit
 224:Core/Src/stm32f103xx_CMSIS.c **** 	*  00: HSI selected as system clock
 225:Core/Src/stm32f103xx_CMSIS.c **** 	*  01: HSE selected as system clock
 226:Core/Src/stm32f103xx_CMSIS.c **** 	*  10: PLL selected as system clock
 227:Core/Src/stm32f103xx_CMSIS.c **** 	*  11: not allowed
 228:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 229:Core/Src/stm32f103xx_CMSIS.c **** 
 230:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_HSE); // HSE   Syst
 215              		.loc 1 230 2
 216 0050 344B     		ldr	r3, .L13
 217 0052 5B68     		ldr	r3, [r3, #4]
 218 0054 23F00303 		bic	r3, r3, #3
 219 0058 324A     		ldr	r2, .L13
 220 005a 43F00103 		orr	r3, r3, #1
 221 005e 5360     		str	r3, [r2, #4]
 231:Core/Src/stm32f103xx_CMSIS.c **** 	//p.s.  KARMA Electronics  .
 232:Core/Src/stm32f103xx_CMSIS.c **** 
 233:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 234:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 3:2 SWS: System clock switch status
 235:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by hardware to indicate which clock source is used as system clock.
 236:Core/Src/stm32f103xx_CMSIS.c **** 	*  00: HSI oscillator used as system clock
 237:Core/Src/stm32f103xx_CMSIS.c **** 	*  01: HSE oscillator used as system clock
 238:Core/Src/stm32f103xx_CMSIS.c **** 	*  10: PLL used as system clock
 239:Core/Src/stm32f103xx_CMSIS.c **** 	*  11: not applicable
 240:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 241:Core/Src/stm32f103xx_CMSIS.c **** 
 242:Core/Src/stm32f103xx_CMSIS.c **** 	// 
 243:Core/Src/stm32f103xx_CMSIS.c **** 
 244:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 245:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 7:4 HPRE: AHB prescaler
 246:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to control the division factor of the AHB clock.
 247:Core/Src/stm32f103xx_CMSIS.c **** 	*  0xxx: SYSCLK not divided
 248:Core/Src/stm32f103xx_CMSIS.c **** 	*  1000: SYSCLK divided by 2
 249:Core/Src/stm32f103xx_CMSIS.c **** 	*  1001: SYSCLK divided by 4
 250:Core/Src/stm32f103xx_CMSIS.c **** 	*  1010: SYSCLK divided by 8
 251:Core/Src/stm32f103xx_CMSIS.c **** 	*  1011: SYSCLK divided by 16
 252:Core/Src/stm32f103xx_CMSIS.c **** 	*  1100: SYSCLK divided by 64
 253:Core/Src/stm32f103xx_CMSIS.c **** 	*  1101: SYSCLK divided by 128
 254:Core/Src/stm32f103xx_CMSIS.c **** 	*  1110: SYSCLK divided by 256
 255:Core/Src/stm32f103xx_CMSIS.c **** 	*  1111: SYSCLK divided by 512
 256:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: The prefetch buffer must be kept on when using a prescaler different from 1 on the
 257:Core/Src/stm32f103xx_CMSIS.c **** 	*  AHB clock. Refer to Reading the Flash memory section for more details.
 258:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 259:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_CFGR_HPRE_DIV1); //APB Prescaler /1
 222              		.loc 1 259 2
 223 0060 304B     		ldr	r3, .L13
 224 0062 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 36


 225 0064 2F4A     		ldr	r2, .L13
 226 0066 23F0F003 		bic	r3, r3, #240
 227 006a 5360     		str	r3, [r2, #4]
 260:Core/Src/stm32f103xx_CMSIS.c **** 	//   Note    Flash(. . 58)
 261:Core/Src/stm32f103xx_CMSIS.c **** 
 262:Core/Src/stm32f103xx_CMSIS.c **** 	//    Flash (Flash access control register (FLAS
 263:Core/Src/stm32f103xx_CMSIS.c **** 
 264:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 265:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 2:0 LATENCY: Latency
 266:Core/Src/stm32f103xx_CMSIS.c **** 	*  These bits represent the ratio of the SYSCLK (system clock) period to the Flash access time.
 267:Core/Src/stm32f103xx_CMSIS.c **** 	*  000 Zero wait state, if 0 < SYSCLK <= 24 MHz
 268:Core/Src/stm32f103xx_CMSIS.c **** 	*  001 One wait state, if 24 MHz < SYSCLK <= 48 MHz
 269:Core/Src/stm32f103xx_CMSIS.c **** 	*  010 Two wait states, if 48 MHz < SYSCLK <= 72 MHz
 270:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 271:Core/Src/stm32f103xx_CMSIS.c **** 
 272:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, 0b010 << FLASH_ACR_LATENCY_Pos); //010 Two wait states, 
 228              		.loc 1 272 2
 229 006c 2E4B     		ldr	r3, .L13+4
 230 006e 1B68     		ldr	r3, [r3]
 231 0070 23F00703 		bic	r3, r3, #7
 232 0074 2C4A     		ldr	r2, .L13+4
 233 0076 43F00203 		orr	r3, r3, #2
 234 007a 1360     		str	r3, [r2]
 273:Core/Src/stm32f103xx_CMSIS.c **** 
 274:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 275:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 3 HLFCYA: Flash half cycle access enable
 276:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Half cycle is disabled
 277:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Half cycle is enabled
 278:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 279:Core/Src/stm32f103xx_CMSIS.c **** 	//    ,   
 280:Core/Src/stm32f103xx_CMSIS.c **** 
 281:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 282:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 4 PRFTBE: Prefetch buffer enable
 283:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Prefetch is disabled
 284:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Prefetch is enabled
 285:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 286:Core/Src/stm32f103xx_CMSIS.c **** 
 287:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(FLASH->ACR, FLASH_ACR_PRFTBE); //Prefetch is enabled
 235              		.loc 1 287 2
 236 007c 2A4B     		ldr	r3, .L13+4
 237 007e 1B68     		ldr	r3, [r3]
 238 0080 294A     		ldr	r2, .L13+4
 239 0082 43F01003 		orr	r3, r3, #16
 240 0086 1360     		str	r3, [r2]
 288:Core/Src/stm32f103xx_CMSIS.c **** 
 289:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 290:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 5 PRFTBS: Prefetch buffer status
 291:Core/Src/stm32f103xx_CMSIS.c **** 	*  This bit provides the status of the prefetch buffer.
 292:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Prefetch buffer is disabled
 293:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Prefetch buffer is enabled
 294:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 295:Core/Src/stm32f103xx_CMSIS.c **** 
 296:Core/Src/stm32f103xx_CMSIS.c **** 
 297:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 298:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:6 Reserved, must be kept at reset value
 299:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 300:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 37


 301:Core/Src/stm32f103xx_CMSIS.c **** 	//        7.3.2 Clock co
 302:Core/Src/stm32f103xx_CMSIS.c **** 
 303:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 304:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 10:8 PPRE1: APB low-speed prescaler (APB1)
 305:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to control the division factor of the APB low-speed clock (PCLK1).
 306:Core/Src/stm32f103xx_CMSIS.c **** 	*  Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain.
 307:Core/Src/stm32f103xx_CMSIS.c **** 	*  0xx: HCLK not divided
 308:Core/Src/stm32f103xx_CMSIS.c **** 	*  100: HCLK divided by 2
 309:Core/Src/stm32f103xx_CMSIS.c **** 	*  101: HCLK divided by 4
 310:Core/Src/stm32f103xx_CMSIS.c **** 	*  110: HCLK divided by 8
 311:Core/Src/stm32f103xx_CMSIS.c **** 	*  111: HCLK divided by 16
 312:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 313:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_CFGR_PPRE1_DIV2); //APB1 Prescaler /2, .. PCLK1 max 
 241              		.loc 1 313 2
 242 0088 264B     		ldr	r3, .L13
 243 008a 5B68     		ldr	r3, [r3, #4]
 244 008c 23F4E063 		bic	r3, r3, #1792
 245 0090 244A     		ldr	r2, .L13
 246 0092 43F48063 		orr	r3, r3, #1024
 247 0096 5360     		str	r3, [r2, #4]
 314:Core/Src/stm32f103xx_CMSIS.c **** 
 315:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 316:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 13:11 PPRE2: APB high-speed prescaler (APB2)
 317:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to control the division factor of the APB high-speed clock (PCLK2).
 318:Core/Src/stm32f103xx_CMSIS.c **** 	*  0xx: HCLK not divided
 319:Core/Src/stm32f103xx_CMSIS.c **** 	*  100: HCLK divided by 2
 320:Core/Src/stm32f103xx_CMSIS.c **** 	*  101: HCLK divided by 4
 321:Core/Src/stm32f103xx_CMSIS.c **** 	*  110: HCLK divided by 8
 322:Core/Src/stm32f103xx_CMSIS.c **** 	*  111: HCLK divided by 16
 323:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 324:Core/Src/stm32f103xx_CMSIS.c **** 
 325:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_CFGR_PPRE2_DIV1); //APB2 Prescaler /1.   
 248              		.loc 1 325 2
 249 0098 224B     		ldr	r3, .L13
 250 009a 5B68     		ldr	r3, [r3, #4]
 251 009c 214A     		ldr	r2, .L13
 252 009e 23F46053 		bic	r3, r3, #14336
 253 00a2 5360     		str	r3, [r2, #4]
 326:Core/Src/stm32f103xx_CMSIS.c **** 
 327:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 328:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 15:14 ADCPRE: ADC prescaler
 329:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to select the frequency of the clock to the ADCs.
 330:Core/Src/stm32f103xx_CMSIS.c **** 	*  00: PCLK2 divided by 2
 331:Core/Src/stm32f103xx_CMSIS.c **** 	*  01: PCLK2 divided by 4
 332:Core/Src/stm32f103xx_CMSIS.c **** 	*  10: PCLK2 divided by 6
 333:Core/Src/stm32f103xx_CMSIS.c **** 	*  11: PCLK2 divided by 8
 334:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 335:Core/Src/stm32f103xx_CMSIS.c **** 
 336:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, RCC_CFGR_ADCPRE_DIV6); //ADC Prescaler /6,  
 254              		.loc 1 336 2
 255 00a4 1F4B     		ldr	r3, .L13
 256 00a6 5B68     		ldr	r3, [r3, #4]
 257 00a8 23F44043 		bic	r3, r3, #49152
 258 00ac 1D4A     		ldr	r2, .L13
 259 00ae 43F40043 		orr	r3, r3, #32768
 260 00b2 5360     		str	r3, [r2, #4]
 337:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 38


 338:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 339:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 16 PLLSRC: PLL entry clock source
 340:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to select PLL clock source. This bit can be written only when PLL i
 341:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: HSI oscillator clock / 2 selected as PLL input clock
 342:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: HSE oscillator clock selected as PLL input clock
 343:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 344:Core/Src/stm32f103xx_CMSIS.c **** 
 345:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->CFGR, RCC_CFGR_PLLSRC); //     
 261              		.loc 1 345 2
 262 00b4 1B4B     		ldr	r3, .L13
 263 00b6 5B68     		ldr	r3, [r3, #4]
 264 00b8 1A4A     		ldr	r2, .L13
 265 00ba 43F48033 		orr	r3, r3, #65536
 266 00be 5360     		str	r3, [r2, #4]
 346:Core/Src/stm32f103xx_CMSIS.c **** 
 347:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 348:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 17 PLLXTPRE: HSE divider for PLL entry
 349:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to divide HSE before PLL entry. This bit can be written only when P
 350:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: HSE clock not divided
 351:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: HSE clock divided by 2
 352:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 353:Core/Src/stm32f103xx_CMSIS.c **** 
 354:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE_HSE); //   PL
 267              		.loc 1 354 2
 268 00c0 184B     		ldr	r3, .L13
 269 00c2 184A     		ldr	r2, .L13
 270 00c4 5B68     		ldr	r3, [r3, #4]
 271 00c6 5360     		str	r3, [r2, #4]
 355:Core/Src/stm32f103xx_CMSIS.c **** 
 356:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 357:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 21:18 PLLMUL: PLL multiplication factor
 358:Core/Src/stm32f103xx_CMSIS.c **** 	*  These bits are written by software to define the PLL multiplication factor. These bits can be
 359:Core/Src/stm32f103xx_CMSIS.c **** 	*  written only when PLL is disabled.
 360:Core/Src/stm32f103xx_CMSIS.c **** 	*  Caution: The PLL output frequency must not exceed 72 MHz.
 361:Core/Src/stm32f103xx_CMSIS.c **** 	*  0000: PLL input clock x 2
 362:Core/Src/stm32f103xx_CMSIS.c **** 	*  0001: PLL input clock x 3
 363:Core/Src/stm32f103xx_CMSIS.c **** 	*  0010: PLL input clock x 4
 364:Core/Src/stm32f103xx_CMSIS.c **** 	*  0011: PLL input clock x 5
 365:Core/Src/stm32f103xx_CMSIS.c **** 	*  0100: PLL input clock x 6
 366:Core/Src/stm32f103xx_CMSIS.c **** 	*  0101: PLL input clock x 7
 367:Core/Src/stm32f103xx_CMSIS.c **** 	*  0110: PLL input clock x 8
 368:Core/Src/stm32f103xx_CMSIS.c **** 	*  0111: PLL input clock x 9
 369:Core/Src/stm32f103xx_CMSIS.c **** 	*  1000: PLL input clock x 10
 370:Core/Src/stm32f103xx_CMSIS.c **** 	*  1001: PLL input clock x 11
 371:Core/Src/stm32f103xx_CMSIS.c **** 	*  1010: PLL input clock x 12
 372:Core/Src/stm32f103xx_CMSIS.c **** 	*  1011: PLL input clock x 13
 373:Core/Src/stm32f103xx_CMSIS.c **** 	*  1100: PLL input clock x 14
 374:Core/Src/stm32f103xx_CMSIS.c **** 	*  1101: PLL input clock x 15
 375:Core/Src/stm32f103xx_CMSIS.c **** 	*  1110: PLL input clock x 16
 376:Core/Src/stm32f103xx_CMSIS.c **** 	*  1111: PLL input clock x 16
 377:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 378:Core/Src/stm32f103xx_CMSIS.c **** 
 379:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLMULL, RCC_CFGR_PLLMULL9); //..    8Mhz, 
 272              		.loc 1 379 2
 273 00c8 164B     		ldr	r3, .L13
 274 00ca 5B68     		ldr	r3, [r3, #4]
 275 00cc 23F47013 		bic	r3, r3, #3932160
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 39


 276 00d0 144A     		ldr	r2, .L13
 277 00d2 43F4E013 		orr	r3, r3, #1835008
 278 00d6 5360     		str	r3, [r2, #4]
 380:Core/Src/stm32f103xx_CMSIS.c **** 
 381:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 382:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 22 USBPRE: USB prescaler
 383:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to generate 48 MHz USB clock. This bit must be valid before
 384:Core/Src/stm32f103xx_CMSIS.c **** 	*  enabling the USB clock in the RCC_APB1ENR register. This bit cant be reset if the USB clock 
 385:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: PLL clock is divided by 1.5
 386:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: PLL clock is not divided
 387:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 388:Core/Src/stm32f103xx_CMSIS.c **** 
 389:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(RCC->CFGR, RCC_CFGR_USBPRE); // USB 72MHz/1.5 = 48MHz
 279              		.loc 1 389 2
 280 00d8 124B     		ldr	r3, .L13
 281 00da 5B68     		ldr	r3, [r3, #4]
 282 00dc 114A     		ldr	r2, .L13
 283 00de 23F48003 		bic	r3, r3, #4194304
 284 00e2 5360     		str	r3, [r2, #4]
 390:Core/Src/stm32f103xx_CMSIS.c **** 
 391:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 392:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 26:24 MCO: Microcontroller clock output
 393:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software.
 394:Core/Src/stm32f103xx_CMSIS.c **** 	*  0xx: No clock
 395:Core/Src/stm32f103xx_CMSIS.c **** 	*  100: System clock (SYSCLK) selected
 396:Core/Src/stm32f103xx_CMSIS.c **** 	*  101: HSI clock selected
 397:Core/Src/stm32f103xx_CMSIS.c **** 	*  110: HSE clock selected
 398:Core/Src/stm32f103xx_CMSIS.c **** 	*  111: PLL clock divided by 2 selected
 399:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: This clock output may have some truncated cycles at startup or during MCO clock source sw
 400:Core/Src/stm32f103xx_CMSIS.c **** 	*  When the System Clock is selected to output to the MCO pin, make sure that this clock does not 
 401:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 402:Core/Src/stm32f103xx_CMSIS.c **** 
 403:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO, 0 << RCC_CFGR_MCO_Pos); // MCO
 285              		.loc 1 403 2
 286 00e4 0F4B     		ldr	r3, .L13
 287 00e6 5B68     		ldr	r3, [r3, #4]
 288 00e8 0E4A     		ldr	r2, .L13
 289 00ea 23F0E063 		bic	r3, r3, #117440512
 290 00ee 5360     		str	r3, [r2, #4]
 404:Core/Src/stm32f103xx_CMSIS.c **** 	//   MCO,   
 405:Core/Src/stm32f103xx_CMSIS.c **** 
 406:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 407:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:27 Reserved, must be kept at reset value.
 408:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 409:Core/Src/stm32f103xx_CMSIS.c **** 
 410:Core/Src/stm32f103xx_CMSIS.c **** 	// ,   ,    PLL
 411:Core/Src/stm32f103xx_CMSIS.c **** 
 412:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 413:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 24 PLLON: PLL enable
 414:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to enable PLL.
 415:Core/Src/stm32f103xx_CMSIS.c **** 	*  Cleared by hardware when entering Stop or Standby mode. This bit can not be reset if the
 416:Core/Src/stm32f103xx_CMSIS.c **** 	*  PLL clock is used as system clock or is selected to become the system clock.
 417:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: PLL OFF
 418:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: PLL ON
 419:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 420:Core/Src/stm32f103xx_CMSIS.c **** 
 421:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->CR, RCC_CR_PLLON); // PLL
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 40


 291              		.loc 1 421 2
 292 00f0 0C4B     		ldr	r3, .L13
 293 00f2 1B68     		ldr	r3, [r3]
 294 00f4 0B4A     		ldr	r2, .L13
 295 00f6 43F08073 		orr	r3, r3, #16777216
 296 00fa 1360     		str	r3, [r2]
 422:Core/Src/stm32f103xx_CMSIS.c **** 
 423:Core/Src/stm32f103xx_CMSIS.c **** 	//.. PLL  ,     System Clock:
 424:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL); // PLL   Syst
 297              		.loc 1 424 2
 298 00fc 094B     		ldr	r3, .L13
 299 00fe 5B68     		ldr	r3, [r3, #4]
 300 0100 23F00303 		bic	r3, r3, #3
 301 0104 074A     		ldr	r2, .L13
 302 0106 43F00203 		orr	r3, r3, #2
 303 010a 5360     		str	r3, [r2, #4]
 425:Core/Src/stm32f103xx_CMSIS.c **** 
 426:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 427:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 25 PLLRDY: PLL clock ready flag
 428:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set by hardware to indicate that the PLL is locked.
 429:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: PLL unlocked
 430:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: PLL locked
 431:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 432:Core/Src/stm32f103xx_CMSIS.c **** 
 433:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0) ; //   
 304              		.loc 1 433 8
 305 010c 00BF     		nop
 306              	.L12:
 307              		.loc 1 433 9 discriminator 1
 308 010e 054B     		ldr	r3, .L13
 309 0110 1B68     		ldr	r3, [r3]
 310 0112 03F00073 		and	r3, r3, #33554432
 311              		.loc 1 433 42 discriminator 1
 312 0116 002B     		cmp	r3, #0
 313 0118 F9D0     		beq	.L12
 434:Core/Src/stm32f103xx_CMSIS.c **** 
 435:Core/Src/stm32f103xx_CMSIS.c **** 	//   :
 436:Core/Src/stm32f103xx_CMSIS.c **** 	//RCC->CR == 0x030B5A83
 437:Core/Src/stm32f103xx_CMSIS.c **** 	//RCC->CFGR == 0x071D840A
 438:Core/Src/stm32f103xx_CMSIS.c **** 	// ,       
 439:Core/Src/stm32f103xx_CMSIS.c **** }
 314              		.loc 1 439 1
 315 011a 00BF     		nop
 316 011c 00BF     		nop
 317 011e BD46     		mov	sp, r7
 318              		.cfi_def_cfa_register 13
 319              		@ sp needed
 320 0120 80BC     		pop	{r7}
 321              		.cfi_restore 7
 322              		.cfi_def_cfa_offset 0
 323 0122 7047     		bx	lr
 324              	.L14:
 325              		.align	2
 326              	.L13:
 327 0124 00100240 		.word	1073876992
 328 0128 00200240 		.word	1073881088
 329              		.cfi_endproc
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 41


 330              	.LFE69:
 332              		.section	.text.CMSIS_SysTick_Timer_init,"ax",%progbits
 333              		.align	1
 334              		.global	CMSIS_SysTick_Timer_init
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 339              	CMSIS_SysTick_Timer_init:
 340              	.LFB70:
 440:Core/Src/stm32f103xx_CMSIS.c **** /*=========================    ================
 441:Core/Src/stm32f103xx_CMSIS.c **** 
 442:Core/Src/stm32f103xx_CMSIS.c **** /**
 443:Core/Src/stm32f103xx_CMSIS.c **** *  P.S.        , 
 444:Core/Src/stm32f103xx_CMSIS.c **** *       (PM0056 STM32F10xxx/20xxx/21xxx/L1xxx
 445:Core/Src/stm32f103xx_CMSIS.c **** *  : https://www.st.com/resource/en/programming_manual/pm0056-stm32f10xxx20xxx21xxxl1xx
 446:Core/Src/stm32f103xx_CMSIS.c **** *   . 4.5 SysTick timer (STK) (. 150),     
 447:Core/Src/stm32f103xx_CMSIS.c **** */
 448:Core/Src/stm32f103xx_CMSIS.c **** 
 449:Core/Src/stm32f103xx_CMSIS.c **** /*The processor has a 24 - bit system timer, SysTick, that counts down from the reload value to
 450:Core/Src/stm32f103xx_CMSIS.c **** zero, reloads(wraps to) the value in the LOAD register on the next clock edge, then counts
 451:Core/Src/stm32f103xx_CMSIS.c **** down on subsequent clocks.
 452:Core/Src/stm32f103xx_CMSIS.c **** When the processor is halted for debugging the counter does not decrement.*/
 453:Core/Src/stm32f103xx_CMSIS.c **** 
 454:Core/Src/stm32f103xx_CMSIS.c **** 
 455:Core/Src/stm32f103xx_CMSIS.c **** /**
 456:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 457:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  SysTick  
 458:Core/Src/stm32f103xx_CMSIS.c ****  *       Delay   HAL_GetTick()
 459:Core/Src/stm32f103xx_CMSIS.c ****  *  PM0056 STM32F10xxx/20xxx/21xxx/L1xxxx Cortex-M3 programming manual/
 460:Core/Src/stm32f103xx_CMSIS.c ****  *  . .4.5 SysTick timer (STK) (. 150)
 461:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 462:Core/Src/stm32f103xx_CMSIS.c ****  **/
 463:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_SysTick_Timer_init(void) {
 341              		.loc 1 463 37
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 0
 344              		@ frame_needed = 1, uses_anonymous_args = 0
 345              		@ link register save eliminated.
 346 0000 80B4     		push	{r7}
 347              		.cfi_def_cfa_offset 4
 348              		.cfi_offset 7, -4
 349 0002 00AF     		add	r7, sp, #0
 350              		.cfi_def_cfa_register 7
 464:Core/Src/stm32f103xx_CMSIS.c **** 	/* . 4.5.1 SysTick control and status register (STK_CTRL) (. 151)*/
 465:Core/Src/stm32f103xx_CMSIS.c **** 
 466:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 467:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 0 ENABLE : Counter enable
 468:Core/Src/stm32f103xx_CMSIS.c **** 	*  Enables the counter.When ENABLE is set to 1, the counter loads the RELOAD value from the
 469:Core/Src/stm32f103xx_CMSIS.c **** 	*  LOAD register and then counts down.On reaching 0, it sets the COUNTFLAG to 1 and
 470:Core/Src/stm32f103xx_CMSIS.c **** 	*  optionally asserts the SysTick depending on the value of TICKINT.It then loads the RELOAD
 471:Core/Src/stm32f103xx_CMSIS.c **** 	*  value again, and begins counting.
 472:Core/Src/stm32f103xx_CMSIS.c **** 	*  0 : Counter disabled
 473:Core/Src/stm32f103xx_CMSIS.c **** 	*  1 : Counter enabled
 474:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 475:Core/Src/stm32f103xx_CMSIS.c **** 
 476:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk); //   
 351              		.loc 1 476 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 42


 352 0004 154B     		ldr	r3, .L16
 353 0006 1B68     		ldr	r3, [r3]
 354 0008 144A     		ldr	r2, .L16
 355 000a 23F00103 		bic	r3, r3, #1
 356 000e 1360     		str	r3, [r2]
 477:Core/Src/stm32f103xx_CMSIS.c **** 
 478:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 479:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 1 TICKINT: SysTick exception request enable
 480:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Counting down to zero does not assert the SysTick exception request
 481:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Counting down to zero to asserts the SysTick exception request.
 482:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: Software can use COUNTFLAG to determine if SysTick has ever counted to zero.
 483:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 484:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk); //   
 357              		.loc 1 484 2
 358 0010 124B     		ldr	r3, .L16
 359 0012 1B68     		ldr	r3, [r3]
 360 0014 114A     		ldr	r2, .L16
 361 0016 43F00203 		orr	r3, r3, #2
 362 001a 1360     		str	r3, [r2]
 485:Core/Src/stm32f103xx_CMSIS.c **** 	//    ,  
 486:Core/Src/stm32f103xx_CMSIS.c **** 
 487:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 488:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 2 CLKSOURCE : Clock source selection
 489:Core/Src/stm32f103xx_CMSIS.c **** 	*  Selects the clock source.
 490:Core/Src/stm32f103xx_CMSIS.c **** 	*  0 : AHB / 8
 491:Core/Src/stm32f103xx_CMSIS.c **** 	*  1 : Processor clock(AHB)
 492:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 493:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk); //  . 
 363              		.loc 1 493 2
 364 001c 0F4B     		ldr	r3, .L16
 365 001e 1B68     		ldr	r3, [r3]
 366 0020 0E4A     		ldr	r2, .L16
 367 0022 43F00403 		orr	r3, r3, #4
 368 0026 1360     		str	r3, [r2]
 494:Core/Src/stm32f103xx_CMSIS.c **** 
 495:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 496:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 16 COUNTFLAG:
 497:Core/Src/stm32f103xx_CMSIS.c **** 	*  Returns 1 if timer counted to 0 since last time this was read.
 498:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 499:Core/Src/stm32f103xx_CMSIS.c **** 
 500:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 501:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 15:3 Reserved, must be kept cleared.
 502:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 503:Core/Src/stm32f103xx_CMSIS.c **** 
 504:Core/Src/stm32f103xx_CMSIS.c **** 	/* . 4.5.2 SysTick reload value register (STK_LOAD) ( 152)*/
 505:Core/Src/stm32f103xx_CMSIS.c **** 		//,       .
 506:Core/Src/stm32f103xx_CMSIS.c **** 
 507:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 508:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 23 : 0 RELOAD[23 : 0] : RELOAD value
 509:Core/Src/stm32f103xx_CMSIS.c **** 	*  The LOAD register specifies the start value to load into the VAL register when the counter is
 510:Core/Src/stm32f103xx_CMSIS.c **** 	*  enabled and when it reaches 0.
 511:Core/Src/stm32f103xx_CMSIS.c **** 	*  Calculating the RELOAD value
 512:Core/Src/stm32f103xx_CMSIS.c **** 	*  The RELOAD value can be any value in the range 0x00000001 - 0x00FFFFFF. A start value of
 513:Core/Src/stm32f103xx_CMSIS.c **** 	*  0 is possible, but has no effect because the SysTick exception request and COUNTFLAG are
 514:Core/Src/stm32f103xx_CMSIS.c **** 	*  activated when counting from 1 to 0.
 515:Core/Src/stm32f103xx_CMSIS.c **** 	*  The RELOAD value is calculated according to its use :
 516:Core/Src/stm32f103xx_CMSIS.c **** 	*  l To generate a multi - shot timer with a period of N processor clock cycles, use a RELOAD
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 43


 517:Core/Src/stm32f103xx_CMSIS.c **** 	*  value of N - 1. For example, if the SysTick interrupt is required every 100 clock pulses, set
 518:Core/Src/stm32f103xx_CMSIS.c **** 	*  RELOAD to 99.
 519:Core/Src/stm32f103xx_CMSIS.c **** 	*  l To deliver a single SysTick interrupt after a delay of N processor clock cycles, use a
 520:Core/Src/stm32f103xx_CMSIS.c **** 	*  RELOAD of value N.For example, if a SysTick interrupt is required after 400 clock
 521:Core/Src/stm32f103xx_CMSIS.c **** 	*  pulses, set RELOAD to 400.
 522:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 523:Core/Src/stm32f103xx_CMSIS.c **** 
 524:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(SysTick->LOAD, SysTick_LOAD_RELOAD_Msk, 71999 << SysTick_LOAD_RELOAD_Pos); //
 369              		.loc 1 524 2
 370 0028 0C4B     		ldr	r3, .L16
 371 002a 5B68     		ldr	r3, [r3, #4]
 372 002c 03F07F42 		and	r2, r3, #-16777216
 373 0030 0A49     		ldr	r1, .L16
 374 0032 0B4B     		ldr	r3, .L16+4
 375 0034 1343     		orrs	r3, r3, r2
 376 0036 4B60     		str	r3, [r1, #4]
 525:Core/Src/stm32f103xx_CMSIS.c **** 
 526:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 527:Core/Src/stm32f103xx_CMSIS.c **** 	Bits 31:24 Reserved, must be kept cleared.
 528:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 529:Core/Src/stm32f103xx_CMSIS.c **** 
 530:Core/Src/stm32f103xx_CMSIS.c **** 	/* . 4.5.3 SysTick current value register (STK_VAL) (. 153)*/
 531:Core/Src/stm32f103xx_CMSIS.c **** 
 532:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 533:Core/Src/stm32f103xx_CMSIS.c **** 	*  CURRENT[23:0]: Current counter value
 534:Core/Src/stm32f103xx_CMSIS.c **** 	*  The VAL register contains the current value of the SysTick counter.
 535:Core/Src/stm32f103xx_CMSIS.c **** 	*  Reads return the current value of the SysTick counter.
 536:Core/Src/stm32f103xx_CMSIS.c **** 	*  A write of any value clears the field to 0, and also clears the COUNTFLAG bit in the
 537:Core/Src/stm32f103xx_CMSIS.c **** 	*  STK_CTRL register to 0
 538:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 539:Core/Src/stm32f103xx_CMSIS.c **** 
 540:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(SysTick->VAL, SysTick_VAL_CURRENT_Msk, 71999 << SysTick_VAL_CURRENT_Pos); //
 377              		.loc 1 540 2
 378 0038 084B     		ldr	r3, .L16
 379 003a 9B68     		ldr	r3, [r3, #8]
 380 003c 03F07F42 		and	r2, r3, #-16777216
 381 0040 0649     		ldr	r1, .L16
 382 0042 074B     		ldr	r3, .L16+4
 383 0044 1343     		orrs	r3, r3, r2
 384 0046 8B60     		str	r3, [r1, #8]
 541:Core/Src/stm32f103xx_CMSIS.c **** 
 542:Core/Src/stm32f103xx_CMSIS.c **** 	/*    ,      
 543:Core/Src/stm32f103xx_CMSIS.c **** 
 544:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk); // 
 385              		.loc 1 544 2
 386 0048 044B     		ldr	r3, .L16
 387 004a 1B68     		ldr	r3, [r3]
 388 004c 034A     		ldr	r2, .L16
 389 004e 43F00103 		orr	r3, r3, #1
 390 0052 1360     		str	r3, [r2]
 545:Core/Src/stm32f103xx_CMSIS.c **** 
 546:Core/Src/stm32f103xx_CMSIS.c **** }
 391              		.loc 1 546 1
 392 0054 00BF     		nop
 393 0056 BD46     		mov	sp, r7
 394              		.cfi_def_cfa_register 13
 395              		@ sp needed
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 44


 396 0058 80BC     		pop	{r7}
 397              		.cfi_restore 7
 398              		.cfi_def_cfa_offset 0
 399 005a 7047     		bx	lr
 400              	.L17:
 401              		.align	2
 402              	.L16:
 403 005c 10E000E0 		.word	-536813552
 404 0060 3F190100 		.word	71999
 405              		.cfi_endproc
 406              	.LFE70:
 408              		.global	SysTimer_ms
 409              		.section	.bss.SysTimer_ms,"aw",%nobits
 410              		.align	2
 413              	SysTimer_ms:
 414 0000 00000000 		.space	4
 415              		.global	Delay_counter_ms
 416              		.section	.bss.Delay_counter_ms,"aw",%nobits
 417              		.align	2
 420              	Delay_counter_ms:
 421 0000 00000000 		.space	4
 422              		.global	Timeout_counter_ms
 423              		.section	.bss.Timeout_counter_ms,"aw",%nobits
 424              		.align	2
 427              	Timeout_counter_ms:
 428 0000 00000000 		.space	4
 429              		.section	.text.Delay_ms,"ax",%progbits
 430              		.align	1
 431              		.global	Delay_ms
 432              		.syntax unified
 433              		.thumb
 434              		.thumb_func
 436              	Delay_ms:
 437              	.LFB71:
 547:Core/Src/stm32f103xx_CMSIS.c **** 
 548:Core/Src/stm32f103xx_CMSIS.c **** /**
 549:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 550:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  Delay   HAL_GetTick()
 551:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 552:Core/Src/stm32f103xx_CMSIS.c ****  */
 553:Core/Src/stm32f103xx_CMSIS.c **** 
 554:Core/Src/stm32f103xx_CMSIS.c **** volatile uint32_t SysTimer_ms = 0; //,  HAL_GetTick()
 555:Core/Src/stm32f103xx_CMSIS.c **** volatile uint32_t Delay_counter_ms = 0; //   Delay_ms
 556:Core/Src/stm32f103xx_CMSIS.c **** volatile uint32_t Timeout_counter_ms = 0; //   
 557:Core/Src/stm32f103xx_CMSIS.c **** 
 558:Core/Src/stm32f103xx_CMSIS.c **** /**
 559:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 560:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif Delay_ms
 561:Core/Src/stm32f103xx_CMSIS.c ****  *  @param   uint32_t Milliseconds -    
 562:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 563:Core/Src/stm32f103xx_CMSIS.c ****  **/
 564:Core/Src/stm32f103xx_CMSIS.c **** void Delay_ms(uint32_t Milliseconds) {
 438              		.loc 1 564 38
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 8
 441              		@ frame_needed = 1, uses_anonymous_args = 0
 442              		@ link register save eliminated.
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 45


 443 0000 80B4     		push	{r7}
 444              		.cfi_def_cfa_offset 4
 445              		.cfi_offset 7, -4
 446 0002 83B0     		sub	sp, sp, #12
 447              		.cfi_def_cfa_offset 16
 448 0004 00AF     		add	r7, sp, #0
 449              		.cfi_def_cfa_register 7
 450 0006 7860     		str	r0, [r7, #4]
 565:Core/Src/stm32f103xx_CMSIS.c **** 	Delay_counter_ms = Milliseconds;
 451              		.loc 1 565 19
 452 0008 064A     		ldr	r2, .L20
 453 000a 7B68     		ldr	r3, [r7, #4]
 454 000c 1360     		str	r3, [r2]
 566:Core/Src/stm32f103xx_CMSIS.c **** 	while (Delay_counter_ms != 0) ;
 455              		.loc 1 566 8
 456 000e 00BF     		nop
 457              	.L19:
 458              		.loc 1 566 26 discriminator 1
 459 0010 044B     		ldr	r3, .L20
 460 0012 1B68     		ldr	r3, [r3]
 461 0014 002B     		cmp	r3, #0
 462 0016 FBD1     		bne	.L19
 567:Core/Src/stm32f103xx_CMSIS.c **** }
 463              		.loc 1 567 1
 464 0018 00BF     		nop
 465 001a 00BF     		nop
 466 001c 0C37     		adds	r7, r7, #12
 467              		.cfi_def_cfa_offset 4
 468 001e BD46     		mov	sp, r7
 469              		.cfi_def_cfa_register 13
 470              		@ sp needed
 471 0020 80BC     		pop	{r7}
 472              		.cfi_restore 7
 473              		.cfi_def_cfa_offset 0
 474 0022 7047     		bx	lr
 475              	.L21:
 476              		.align	2
 477              	.L20:
 478 0024 00000000 		.word	Delay_counter_ms
 479              		.cfi_endproc
 480              	.LFE71:
 482              		.section	.text.SysTick_Handler,"ax",%progbits
 483              		.align	1
 484              		.weak	SysTick_Handler
 485              		.syntax unified
 486              		.thumb
 487              		.thumb_func
 489              	SysTick_Handler:
 490              	.LFB72:
 568:Core/Src/stm32f103xx_CMSIS.c **** 
 569:Core/Src/stm32f103xx_CMSIS.c **** /**
 570:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 571:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    COUNTFLAG (. . 4.5.1 SysTick control and stat
 572:Core/Src/stm32f103xx_CMSIS.c ****  *   ()     startup
 573:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 574:Core/Src/stm32f103xx_CMSIS.c ****  */
 575:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void SysTick_Handler(void) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 46


 491              		.loc 1 575 35
 492              		.cfi_startproc
 493              		@ args = 0, pretend = 0, frame = 0
 494              		@ frame_needed = 1, uses_anonymous_args = 0
 495              		@ link register save eliminated.
 496 0000 80B4     		push	{r7}
 497              		.cfi_def_cfa_offset 4
 498              		.cfi_offset 7, -4
 499 0002 00AF     		add	r7, sp, #0
 500              		.cfi_def_cfa_register 7
 576:Core/Src/stm32f103xx_CMSIS.c **** 
 577:Core/Src/stm32f103xx_CMSIS.c **** 	SysTimer_ms++;
 501              		.loc 1 577 13
 502 0004 0D4B     		ldr	r3, .L26
 503 0006 1B68     		ldr	r3, [r3]
 504 0008 0133     		adds	r3, r3, #1
 505 000a 0C4A     		ldr	r2, .L26
 506 000c 1360     		str	r3, [r2]
 578:Core/Src/stm32f103xx_CMSIS.c **** 
 579:Core/Src/stm32f103xx_CMSIS.c **** 	if (Delay_counter_ms) {
 507              		.loc 1 579 6
 508 000e 0C4B     		ldr	r3, .L26+4
 509 0010 1B68     		ldr	r3, [r3]
 510              		.loc 1 579 5
 511 0012 002B     		cmp	r3, #0
 512 0014 04D0     		beq	.L23
 580:Core/Src/stm32f103xx_CMSIS.c **** 		Delay_counter_ms--;
 513              		.loc 1 580 19
 514 0016 0A4B     		ldr	r3, .L26+4
 515 0018 1B68     		ldr	r3, [r3]
 516 001a 013B     		subs	r3, r3, #1
 517 001c 084A     		ldr	r2, .L26+4
 518 001e 1360     		str	r3, [r2]
 519              	.L23:
 581:Core/Src/stm32f103xx_CMSIS.c **** 	}
 582:Core/Src/stm32f103xx_CMSIS.c **** 	if (Timeout_counter_ms) {
 520              		.loc 1 582 6
 521 0020 084B     		ldr	r3, .L26+8
 522 0022 1B68     		ldr	r3, [r3]
 523              		.loc 1 582 5
 524 0024 002B     		cmp	r3, #0
 525 0026 04D0     		beq	.L25
 583:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms--;
 526              		.loc 1 583 21
 527 0028 064B     		ldr	r3, .L26+8
 528 002a 1B68     		ldr	r3, [r3]
 529 002c 013B     		subs	r3, r3, #1
 530 002e 054A     		ldr	r2, .L26+8
 531 0030 1360     		str	r3, [r2]
 532              	.L25:
 584:Core/Src/stm32f103xx_CMSIS.c **** 	}
 585:Core/Src/stm32f103xx_CMSIS.c **** #if defined FreeRTOS_USE
 586:Core/Src/stm32f103xx_CMSIS.c **** 	xPortSysTickHandler();
 587:Core/Src/stm32f103xx_CMSIS.c **** #endif
 588:Core/Src/stm32f103xx_CMSIS.c **** }
 533              		.loc 1 588 1
 534 0032 00BF     		nop
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 47


 535 0034 BD46     		mov	sp, r7
 536              		.cfi_def_cfa_register 13
 537              		@ sp needed
 538 0036 80BC     		pop	{r7}
 539              		.cfi_restore 7
 540              		.cfi_def_cfa_offset 0
 541 0038 7047     		bx	lr
 542              	.L27:
 543 003a 00BF     		.align	2
 544              	.L26:
 545 003c 00000000 		.word	SysTimer_ms
 546 0040 00000000 		.word	Delay_counter_ms
 547 0044 00000000 		.word	Timeout_counter_ms
 548              		.cfi_endproc
 549              	.LFE72:
 551              		.section	.text.CMSIS_PC13_OUTPUT_Push_Pull_init,"ax",%progbits
 552              		.align	1
 553              		.global	CMSIS_PC13_OUTPUT_Push_Pull_init
 554              		.syntax unified
 555              		.thumb
 556              		.thumb_func
 558              	CMSIS_PC13_OUTPUT_Push_Pull_init:
 559              	.LFB73:
 589:Core/Src/stm32f103xx_CMSIS.c **** 
 590:Core/Src/stm32f103xx_CMSIS.c **** 
 591:Core/Src/stm32f103xx_CMSIS.c **** 
 592:Core/Src/stm32f103xx_CMSIS.c **** /*==============================  GPIO =======================================*/
 593:Core/Src/stm32f103xx_CMSIS.c **** /**
 594:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 595:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  GPIO
 596:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.2 GPIO registers (. 171)
 597:Core/Src/stm32f103xx_CMSIS.c ****  *    (GPIOs and AFIOs)   
 598:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 599:Core/Src/stm32f103xx_CMSIS.c ****  */
 600:Core/Src/stm32f103xx_CMSIS.c **** 
 601:Core/Src/stm32f103xx_CMSIS.c ****  /*  */
 602:Core/Src/stm32f103xx_CMSIS.c **** 
 603:Core/Src/stm32f103xx_CMSIS.c ****  /*    */
 604:Core/Src/stm32f103xx_CMSIS.c ****  // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPAEN); //  
 605:Core/Src/stm32f103xx_CMSIS.c ****  //CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPAEN); // 
 606:Core/Src/stm32f103xx_CMSIS.c **** 
 607:Core/Src/stm32f103xx_CMSIS.c ****  // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPBEN); //  
 608:Core/Src/stm32f103xx_CMSIS.c ****  //CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPBEN); // 
 609:Core/Src/stm32f103xx_CMSIS.c **** 
 610:Core/Src/stm32f103xx_CMSIS.c ****  // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPCEN); //  
 611:Core/Src/stm32f103xx_CMSIS.c ****  //CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPCEN); // 
 612:Core/Src/stm32f103xx_CMSIS.c **** 
 613:Core/Src/stm32f103xx_CMSIS.c ****  // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPDEN); //  
 614:Core/Src/stm32f103xx_CMSIS.c ****  //CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPDEN); // 
 615:Core/Src/stm32f103xx_CMSIS.c **** 
 616:Core/Src/stm32f103xx_CMSIS.c ****  /**
 617:Core/Src/stm32f103xx_CMSIS.c ****  *     2 :
 618:Core/Src/stm32f103xx_CMSIS.c ****  *  CRL  CRH (.  9.2.1 Port configuration register low (GPIOx_CRL) (x=A..G) (. 171)
 619:Core/Src/stm32f103xx_CMSIS.c ****  *   . 9.2.2 Port configuration register high (GPIOx_CRH) (x=A..G) (. 172))
 620:Core/Src/stm32f103xx_CMSIS.c ****  *  CRL     0  7
 621:Core/Src/stm32f103xx_CMSIS.c ****  *  CRH     8  15
 622:Core/Src/stm32f103xx_CMSIS.c ****  */
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 48


 623:Core/Src/stm32f103xx_CMSIS.c **** 
 624:Core/Src/stm32f103xx_CMSIS.c ****  /**
 625:Core/Src/stm32f103xx_CMSIS.c ****  *  Bits 29 : 28, 25 : 24,
 626:Core/Src/stm32f103xx_CMSIS.c ****  *  21 : 20, 17 : 16, 13 : 12,
 627:Core/Src/stm32f103xx_CMSIS.c ****  *  9 : 8, 5 : 4, 1 : 0
 628:Core/Src/stm32f103xx_CMSIS.c ****  *  MODEy[1 : 0] : Port x mode bits(y = 0 .. 7)
 629:Core/Src/stm32f103xx_CMSIS.c ****  *  These bits are written by software to configure the corresponding I / O port.
 630:Core/Src/stm32f103xx_CMSIS.c ****  *  Refer to Table 20 : Port bit configuration table.
 631:Core/Src/stm32f103xx_CMSIS.c ****  *  00 : Input mode(reset state)
 632:Core/Src/stm32f103xx_CMSIS.c ****  *  01 : Output mode, max speed 10 MHz.
 633:Core/Src/stm32f103xx_CMSIS.c ****  *  10 : Output mode, max speed 2 MHz.
 634:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : Output mode, max speed 50 MHz
 635:Core/Src/stm32f103xx_CMSIS.c ****  */
 636:Core/Src/stm32f103xx_CMSIS.c **** 
 637:Core/Src/stm32f103xx_CMSIS.c ****  //MODIFY_REG(GPIOC->CRH, GPIO_CRH_MODE13, 0b11 << GPIO_CRH_MODE13_Pos); // GPIOC
 638:Core/Src/stm32f103xx_CMSIS.c **** 
 639:Core/Src/stm32f103xx_CMSIS.c ****  /**
 640:Core/Src/stm32f103xx_CMSIS.c ****  *  Bits 31 : 30, 27 : 26,
 641:Core/Src/stm32f103xx_CMSIS.c ****  *  23 : 22, 19 : 18, 15 : 14,
 642:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : 10, 7 : 6, 3 : 2
 643:Core/Src/stm32f103xx_CMSIS.c ****  *  CNFy[1 : 0] : Port x configuration bits(y = 0 .. 7)
 644:Core/Src/stm32f103xx_CMSIS.c ****  *  These bits are written by software to configure the corresponding I / O port.
 645:Core/Src/stm32f103xx_CMSIS.c ****  *  Refer to Table 20 : Port bit configuration table.
 646:Core/Src/stm32f103xx_CMSIS.c ****  *  In input mode(MODE[1 : 0] = 00) :
 647:Core/Src/stm32f103xx_CMSIS.c ****  *  00 : Analog mode
 648:Core/Src/stm32f103xx_CMSIS.c ****  *  01 : Floating input(reset state)
 649:Core/Src/stm32f103xx_CMSIS.c ****  *  10 : Input with pull - up / pull - down
 650:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : Reserved
 651:Core/Src/stm32f103xx_CMSIS.c ****  *  In output mode(MODE[1 : 0] > 00) :
 652:Core/Src/stm32f103xx_CMSIS.c ****  *  00 : General purpose output push - pull
 653:Core/Src/stm32f103xx_CMSIS.c ****  *  01 : General purpose output Open - drain
 654:Core/Src/stm32f103xx_CMSIS.c ****  *  10 : Alternate function output Push - pull
 655:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : Alternate function output Open - drain
 656:Core/Src/stm32f103xx_CMSIS.c ****  */
 657:Core/Src/stm32f103xx_CMSIS.c **** 
 658:Core/Src/stm32f103xx_CMSIS.c ****  //..     Output,    :
 659:Core/Src/stm32f103xx_CMSIS.c ****  //  In output mode(MODE[1 : 0] > 00) :
 660:Core/Src/stm32f103xx_CMSIS.c ****  //  00 : General purpose output push - pull
 661:Core/Src/stm32f103xx_CMSIS.c ****  //  01 : General purpose output Open - drain
 662:Core/Src/stm32f103xx_CMSIS.c ****  //  10 : Alternate function output Push - pull
 663:Core/Src/stm32f103xx_CMSIS.c ****  //  11 : Alternate function output Open - drain
 664:Core/Src/stm32f103xx_CMSIS.c **** 
 665:Core/Src/stm32f103xx_CMSIS.c ****  //MODIFY_REG(GPIOC->CRH, GPIO_CRH_CNF13, 0b00 << GPIO_CRH_CNF13_Pos); // GPIOC 
 666:Core/Src/stm32f103xx_CMSIS.c **** 
 667:Core/Src/stm32f103xx_CMSIS.c ****  /*   */
 668:Core/Src/stm32f103xx_CMSIS.c **** 
 669:Core/Src/stm32f103xx_CMSIS.c ****  /**
 670:Core/Src/stm32f103xx_CMSIS.c ****   ***************************************************************************************
 671:Core/Src/stm32f103xx_CMSIS.c ****   *  @breif  PIN PC13     Push-Pull  
 672:Core/Src/stm32f103xx_CMSIS.c ****   *  Reference Manual/. .9.2 GPIO registers (. 171)
 673:Core/Src/stm32f103xx_CMSIS.c ****   *    (GPIOs and AFIOs)   
 674:Core/Src/stm32f103xx_CMSIS.c ****   ***************************************************************************************
 675:Core/Src/stm32f103xx_CMSIS.c ****   */
 676:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_PC13_OUTPUT_Push_Pull_init(void) {
 560              		.loc 1 676 45
 561              		.cfi_startproc
 562              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 49


 563              		@ frame_needed = 1, uses_anonymous_args = 0
 564              		@ link register save eliminated.
 565 0000 80B4     		push	{r7}
 566              		.cfi_def_cfa_offset 4
 567              		.cfi_offset 7, -4
 568 0002 00AF     		add	r7, sp, #0
 569              		.cfi_def_cfa_register 7
 677:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN); //   C
 570              		.loc 1 677 2
 571 0004 0B4B     		ldr	r3, .L29
 572 0006 9B69     		ldr	r3, [r3, #24]
 573 0008 0A4A     		ldr	r2, .L29
 574 000a 43F01003 		orr	r3, r3, #16
 575 000e 9361     		str	r3, [r2, #24]
 678:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOC->CRH, GPIO_CRH_MODE13, 0b10 << GPIO_CRH_MODE13_Pos); // GPIOC 
 576              		.loc 1 678 2
 577 0010 094B     		ldr	r3, .L29+4
 578 0012 5B68     		ldr	r3, [r3, #4]
 579 0014 23F44013 		bic	r3, r3, #3145728
 580 0018 074A     		ldr	r2, .L29+4
 581 001a 43F40013 		orr	r3, r3, #2097152
 582 001e 5360     		str	r3, [r2, #4]
 679:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOC->CRH, GPIO_CRH_CNF13, 0b00 << GPIO_CRH_CNF13_Pos); // GPIOC 
 583              		.loc 1 679 2
 584 0020 054B     		ldr	r3, .L29+4
 585 0022 5B68     		ldr	r3, [r3, #4]
 586 0024 044A     		ldr	r2, .L29+4
 587 0026 23F44003 		bic	r3, r3, #12582912
 588 002a 5360     		str	r3, [r2, #4]
 680:Core/Src/stm32f103xx_CMSIS.c **** }
 589              		.loc 1 680 1
 590 002c 00BF     		nop
 591 002e BD46     		mov	sp, r7
 592              		.cfi_def_cfa_register 13
 593              		@ sp needed
 594 0030 80BC     		pop	{r7}
 595              		.cfi_restore 7
 596              		.cfi_def_cfa_offset 0
 597 0032 7047     		bx	lr
 598              	.L30:
 599              		.align	2
 600              	.L29:
 601 0034 00100240 		.word	1073876992
 602 0038 00100140 		.word	1073811456
 603              		.cfi_endproc
 604              	.LFE73:
 606              		.section	.text.CMSIS_GPIO_MODE_Set,"ax",%progbits
 607              		.align	1
 608              		.syntax unified
 609              		.thumb
 610              		.thumb_func
 612              	CMSIS_GPIO_MODE_Set:
 613              	.LFB74:
 681:Core/Src/stm32f103xx_CMSIS.c **** 
 682:Core/Src/stm32f103xx_CMSIS.c **** // 
 683:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_MODE_Set(GPIO_TypeDef *GPIO, uint8_t GPIO_Pin, uint8_t Reg, uint8_t Data) {
 614              		.loc 1 683 98
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 50


 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 16
 617              		@ frame_needed = 1, uses_anonymous_args = 0
 618              		@ link register save eliminated.
 619 0000 80B4     		push	{r7}
 620              		.cfi_def_cfa_offset 4
 621              		.cfi_offset 7, -4
 622 0002 85B0     		sub	sp, sp, #20
 623              		.cfi_def_cfa_offset 24
 624 0004 00AF     		add	r7, sp, #0
 625              		.cfi_def_cfa_register 7
 626 0006 7860     		str	r0, [r7, #4]
 627 0008 0846     		mov	r0, r1
 628 000a 1146     		mov	r1, r2
 629 000c 1A46     		mov	r2, r3
 630 000e 0346     		mov	r3, r0
 631 0010 FB70     		strb	r3, [r7, #3]
 632 0012 0B46     		mov	r3, r1
 633 0014 BB70     		strb	r3, [r7, #2]
 634 0016 1346     		mov	r3, r2
 635 0018 7B70     		strb	r3, [r7, #1]
 684:Core/Src/stm32f103xx_CMSIS.c **** 	uint8_t Mode = 0;
 636              		.loc 1 684 10
 637 001a 0023     		movs	r3, #0
 638 001c FB73     		strb	r3, [r7, #15]
 685:Core/Src/stm32f103xx_CMSIS.c **** 	switch (Reg) {
 639              		.loc 1 685 2
 640 001e BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 641 0020 002B     		cmp	r3, #0
 642 0022 02D0     		beq	.L32
 643 0024 012B     		cmp	r3, #1
 644 0026 13D0     		beq	.L33
 686:Core/Src/stm32f103xx_CMSIS.c **** 	case(0):
 687:Core/Src/stm32f103xx_CMSIS.c **** 		Mode = GPIO_Pin * 4;
 688:Core/Src/stm32f103xx_CMSIS.c **** 		MODIFY_REG(GPIO->CRL, (0x3UL << Mode), Data << Mode); 	
 689:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 690:Core/Src/stm32f103xx_CMSIS.c **** 	case(1):
 691:Core/Src/stm32f103xx_CMSIS.c **** 		GPIO_Pin = GPIO_Pin - 8;
 692:Core/Src/stm32f103xx_CMSIS.c **** 		Mode = GPIO_Pin * 4;
 693:Core/Src/stm32f103xx_CMSIS.c **** 		MODIFY_REG(GPIO->CRH, (0x3UL << Mode), Data << Mode); 	
 694:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 695:Core/Src/stm32f103xx_CMSIS.c **** 	}
 696:Core/Src/stm32f103xx_CMSIS.c **** }
 645              		.loc 1 696 1
 646 0028 28E0     		b	.L35
 647              	.L32:
 687:Core/Src/stm32f103xx_CMSIS.c **** 		MODIFY_REG(GPIO->CRL, (0x3UL << Mode), Data << Mode); 	
 648              		.loc 1 687 8
 649 002a FB78     		ldrb	r3, [r7, #3]
 650 002c 9B00     		lsls	r3, r3, #2
 651 002e FB73     		strb	r3, [r7, #15]
 688:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 652              		.loc 1 688 3
 653 0030 7B68     		ldr	r3, [r7, #4]
 654 0032 1A68     		ldr	r2, [r3]
 655 0034 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 656 0036 0321     		movs	r1, #3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 51


 657 0038 01FA03F3 		lsl	r3, r1, r3
 658 003c DB43     		mvns	r3, r3
 659 003e 1340     		ands	r3, r3, r2
 660 0040 7978     		ldrb	r1, [r7, #1]	@ zero_extendqisi2
 661 0042 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 662 0044 01FA02F2 		lsl	r2, r1, r2
 663 0048 1A43     		orrs	r2, r2, r3
 664 004a 7B68     		ldr	r3, [r7, #4]
 665 004c 1A60     		str	r2, [r3]
 689:Core/Src/stm32f103xx_CMSIS.c **** 	case(1):
 666              		.loc 1 689 3
 667 004e 15E0     		b	.L34
 668              	.L33:
 691:Core/Src/stm32f103xx_CMSIS.c **** 		Mode = GPIO_Pin * 4;
 669              		.loc 1 691 12
 670 0050 FB78     		ldrb	r3, [r7, #3]
 671 0052 083B     		subs	r3, r3, #8
 672 0054 FB70     		strb	r3, [r7, #3]
 692:Core/Src/stm32f103xx_CMSIS.c **** 		MODIFY_REG(GPIO->CRH, (0x3UL << Mode), Data << Mode); 	
 673              		.loc 1 692 8
 674 0056 FB78     		ldrb	r3, [r7, #3]
 675 0058 9B00     		lsls	r3, r3, #2
 676 005a FB73     		strb	r3, [r7, #15]
 693:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 677              		.loc 1 693 3
 678 005c 7B68     		ldr	r3, [r7, #4]
 679 005e 5A68     		ldr	r2, [r3, #4]
 680 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 681 0062 0321     		movs	r1, #3
 682 0064 01FA03F3 		lsl	r3, r1, r3
 683 0068 DB43     		mvns	r3, r3
 684 006a 1340     		ands	r3, r3, r2
 685 006c 7978     		ldrb	r1, [r7, #1]	@ zero_extendqisi2
 686 006e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 687 0070 01FA02F2 		lsl	r2, r1, r2
 688 0074 1A43     		orrs	r2, r2, r3
 689 0076 7B68     		ldr	r3, [r7, #4]
 690 0078 5A60     		str	r2, [r3, #4]
 694:Core/Src/stm32f103xx_CMSIS.c **** 	}
 691              		.loc 1 694 3
 692 007a 00BF     		nop
 693              	.L34:
 694              	.L35:
 695              		.loc 1 696 1
 696 007c 00BF     		nop
 697 007e 1437     		adds	r7, r7, #20
 698              		.cfi_def_cfa_offset 4
 699 0080 BD46     		mov	sp, r7
 700              		.cfi_def_cfa_register 13
 701              		@ sp needed
 702 0082 80BC     		pop	{r7}
 703              		.cfi_restore 7
 704              		.cfi_def_cfa_offset 0
 705 0084 7047     		bx	lr
 706              		.cfi_endproc
 707              	.LFE74:
 709              		.section	.text.CMSIS_GPIO_SPEED_Set,"ax",%progbits
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 52


 710              		.align	1
 711              		.syntax unified
 712              		.thumb
 713              		.thumb_func
 715              	CMSIS_GPIO_SPEED_Set:
 716              	.LFB75:
 697:Core/Src/stm32f103xx_CMSIS.c **** 
 698:Core/Src/stm32f103xx_CMSIS.c **** // 
 699:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_SPEED_Set(GPIO_TypeDef *GPIO, uint8_t GPIO_Pin, uint8_t Speed) {
 717              		.loc 1 699 87
 718              		.cfi_startproc
 719              		@ args = 0, pretend = 0, frame = 16
 720              		@ frame_needed = 1, uses_anonymous_args = 0
 721 0000 80B5     		push	{r7, lr}
 722              		.cfi_def_cfa_offset 8
 723              		.cfi_offset 7, -8
 724              		.cfi_offset 14, -4
 725 0002 84B0     		sub	sp, sp, #16
 726              		.cfi_def_cfa_offset 24
 727 0004 00AF     		add	r7, sp, #0
 728              		.cfi_def_cfa_register 7
 729 0006 7860     		str	r0, [r7, #4]
 730 0008 0B46     		mov	r3, r1
 731 000a FB70     		strb	r3, [r7, #3]
 732 000c 1346     		mov	r3, r2
 733 000e BB70     		strb	r3, [r7, #2]
 700:Core/Src/stm32f103xx_CMSIS.c **** 	uint8_t Reg = 0;
 734              		.loc 1 700 10
 735 0010 0023     		movs	r3, #0
 736 0012 FB73     		strb	r3, [r7, #15]
 701:Core/Src/stm32f103xx_CMSIS.c **** 	if (GPIO_Pin < 8) {
 737              		.loc 1 701 5
 738 0014 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 739 0016 072B     		cmp	r3, #7
 740 0018 02D8     		bhi	.L37
 702:Core/Src/stm32f103xx_CMSIS.c **** 		Reg = 0;
 741              		.loc 1 702 7
 742 001a 0023     		movs	r3, #0
 743 001c FB73     		strb	r3, [r7, #15]
 744 001e 01E0     		b	.L38
 745              	.L37:
 703:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
 704:Core/Src/stm32f103xx_CMSIS.c **** 		Reg = 1;
 746              		.loc 1 704 7
 747 0020 0123     		movs	r3, #1
 748 0022 FB73     		strb	r3, [r7, #15]
 749              	.L38:
 705:Core/Src/stm32f103xx_CMSIS.c **** 	}
 706:Core/Src/stm32f103xx_CMSIS.c **** 	//MODE
 707:Core/Src/stm32f103xx_CMSIS.c **** 	if (Speed == GPIO_SPEED_RESERVED) {
 750              		.loc 1 707 5
 751 0024 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 752 0026 002B     		cmp	r3, #0
 753 0028 06D1     		bne	.L39
 708:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b00);
 754              		.loc 1 708 3
 755 002a FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 53


 756 002c F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 757 002e 0023     		movs	r3, #0
 758 0030 7868     		ldr	r0, [r7, #4]
 759 0032 FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
 709:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (Speed == GPIO_SPEED_10_MHZ) {
 710:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b01);
 711:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (Speed == GPIO_SPEED_2_MHZ) {
 712:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b10);
 713:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (Speed == GPIO_SPEED_50_MHZ) {
 714:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b11);
 715:Core/Src/stm32f103xx_CMSIS.c **** 	}
 716:Core/Src/stm32f103xx_CMSIS.c **** }
 760              		.loc 1 716 1
 761 0036 1CE0     		b	.L43
 762              	.L39:
 709:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (Speed == GPIO_SPEED_10_MHZ) {
 763              		.loc 1 709 12
 764 0038 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 765 003a 012B     		cmp	r3, #1
 766 003c 06D1     		bne	.L41
 710:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (Speed == GPIO_SPEED_2_MHZ) {
 767              		.loc 1 710 3
 768 003e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 769 0040 F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 770 0042 0123     		movs	r3, #1
 771 0044 7868     		ldr	r0, [r7, #4]
 772 0046 FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
 773              		.loc 1 716 1
 774 004a 12E0     		b	.L43
 775              	.L41:
 711:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b10);
 776              		.loc 1 711 12
 777 004c BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 778 004e 022B     		cmp	r3, #2
 779 0050 06D1     		bne	.L42
 712:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (Speed == GPIO_SPEED_50_MHZ) {
 780              		.loc 1 712 3
 781 0052 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 782 0054 F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 783 0056 0223     		movs	r3, #2
 784 0058 7868     		ldr	r0, [r7, #4]
 785 005a FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
 786              		.loc 1 716 1
 787 005e 08E0     		b	.L43
 788              	.L42:
 713:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b11);
 789              		.loc 1 713 12
 790 0060 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 791 0062 032B     		cmp	r3, #3
 792 0064 05D1     		bne	.L43
 714:Core/Src/stm32f103xx_CMSIS.c **** 	}
 793              		.loc 1 714 3
 794 0066 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 795 0068 F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 796 006a 0323     		movs	r3, #3
 797 006c 7868     		ldr	r0, [r7, #4]
 798 006e FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 54


 799              	.L43:
 800              		.loc 1 716 1
 801 0072 00BF     		nop
 802 0074 1037     		adds	r7, r7, #16
 803              		.cfi_def_cfa_offset 8
 804 0076 BD46     		mov	sp, r7
 805              		.cfi_def_cfa_register 13
 806              		@ sp needed
 807 0078 80BD     		pop	{r7, pc}
 808              		.cfi_endproc
 809              	.LFE75:
 811              		.section	.text.CMSIS_GPIO_CNF_Set,"ax",%progbits
 812              		.align	1
 813              		.syntax unified
 814              		.thumb
 815              		.thumb_func
 817              	CMSIS_GPIO_CNF_Set:
 818              	.LFB76:
 717:Core/Src/stm32f103xx_CMSIS.c **** 
 718:Core/Src/stm32f103xx_CMSIS.c **** // 
 719:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_CNF_Set(GPIO_TypeDef *GPIO, uint8_t Reg, uint8_t Mode, uint8_t* CNF_Pos) {
 819              		.loc 1 719 97
 820              		.cfi_startproc
 821              		@ args = 0, pretend = 0, frame = 16
 822              		@ frame_needed = 1, uses_anonymous_args = 0
 823              		@ link register save eliminated.
 824 0000 80B4     		push	{r7}
 825              		.cfi_def_cfa_offset 4
 826              		.cfi_offset 7, -4
 827 0002 85B0     		sub	sp, sp, #20
 828              		.cfi_def_cfa_offset 24
 829 0004 00AF     		add	r7, sp, #0
 830              		.cfi_def_cfa_register 7
 831 0006 F860     		str	r0, [r7, #12]
 832 0008 7B60     		str	r3, [r7, #4]
 833 000a 0B46     		mov	r3, r1
 834 000c FB72     		strb	r3, [r7, #11]
 835 000e 1346     		mov	r3, r2
 836 0010 BB72     		strb	r3, [r7, #10]
 720:Core/Src/stm32f103xx_CMSIS.c **** 	switch (Reg) {
 837              		.loc 1 720 2
 838 0012 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 839 0014 002B     		cmp	r3, #0
 840 0016 02D0     		beq	.L45
 841 0018 012B     		cmp	r3, #1
 842 001a 12D0     		beq	.L46
 721:Core/Src/stm32f103xx_CMSIS.c **** 	case (0):
 722:Core/Src/stm32f103xx_CMSIS.c **** 		MODIFY_REG(GPIO->CRL, (0x3UL << *CNF_Pos), Mode << *CNF_Pos); 
 723:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 724:Core/Src/stm32f103xx_CMSIS.c **** 	case(1):
 725:Core/Src/stm32f103xx_CMSIS.c **** 		MODIFY_REG(GPIO->CRH, (0x3UL << *CNF_Pos), Mode << *CNF_Pos); 
 726:Core/Src/stm32f103xx_CMSIS.c **** 	}
 727:Core/Src/stm32f103xx_CMSIS.c **** }
 843              		.loc 1 727 1
 844 001c 21E0     		b	.L48
 845              	.L45:
 722:Core/Src/stm32f103xx_CMSIS.c **** 		break;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 55


 846              		.loc 1 722 3
 847 001e FB68     		ldr	r3, [r7, #12]
 848 0020 1A68     		ldr	r2, [r3]
 849 0022 7B68     		ldr	r3, [r7, #4]
 850 0024 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 851 0026 1946     		mov	r1, r3
 852 0028 0323     		movs	r3, #3
 853 002a 8B40     		lsls	r3, r3, r1
 854 002c DB43     		mvns	r3, r3
 855 002e 1340     		ands	r3, r3, r2
 856 0030 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 857 0032 7968     		ldr	r1, [r7, #4]
 858 0034 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 859 0036 8A40     		lsls	r2, r2, r1
 860 0038 1A43     		orrs	r2, r2, r3
 861 003a FB68     		ldr	r3, [r7, #12]
 862 003c 1A60     		str	r2, [r3]
 723:Core/Src/stm32f103xx_CMSIS.c **** 	case(1):
 863              		.loc 1 723 3
 864 003e 00BF     		nop
 865              		.loc 1 727 1
 866 0040 0FE0     		b	.L48
 867              	.L46:
 725:Core/Src/stm32f103xx_CMSIS.c **** 	}
 868              		.loc 1 725 3
 869 0042 FB68     		ldr	r3, [r7, #12]
 870 0044 5A68     		ldr	r2, [r3, #4]
 871 0046 7B68     		ldr	r3, [r7, #4]
 872 0048 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 873 004a 1946     		mov	r1, r3
 874 004c 0323     		movs	r3, #3
 875 004e 8B40     		lsls	r3, r3, r1
 876 0050 DB43     		mvns	r3, r3
 877 0052 1340     		ands	r3, r3, r2
 878 0054 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 879 0056 7968     		ldr	r1, [r7, #4]
 880 0058 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 881 005a 8A40     		lsls	r2, r2, r1
 882 005c 1A43     		orrs	r2, r2, r3
 883 005e FB68     		ldr	r3, [r7, #12]
 884 0060 5A60     		str	r2, [r3, #4]
 885              	.L48:
 886              		.loc 1 727 1
 887 0062 00BF     		nop
 888 0064 1437     		adds	r7, r7, #20
 889              		.cfi_def_cfa_offset 4
 890 0066 BD46     		mov	sp, r7
 891              		.cfi_def_cfa_register 13
 892              		@ sp needed
 893 0068 80BC     		pop	{r7}
 894              		.cfi_restore 7
 895              		.cfi_def_cfa_offset 0
 896 006a 7047     		bx	lr
 897              		.cfi_endproc
 898              	.LFE76:
 900              		.section	.text.CMSIS_GPIO_Reg_Set,"ax",%progbits
 901              		.align	1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 56


 902              		.syntax unified
 903              		.thumb
 904              		.thumb_func
 906              	CMSIS_GPIO_Reg_Set:
 907              	.LFB77:
 728:Core/Src/stm32f103xx_CMSIS.c **** 
 729:Core/Src/stm32f103xx_CMSIS.c **** // 
 730:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_Reg_Set(GPIO_TypeDef *GPIO, uint8_t* GPIO_Pin, uint8_t Configuration_mode, u
 908              		.loc 1 730 144
 909              		.cfi_startproc
 910              		@ args = 8, pretend = 0, frame = 16
 911              		@ frame_needed = 1, uses_anonymous_args = 0
 912 0000 80B5     		push	{r7, lr}
 913              		.cfi_def_cfa_offset 8
 914              		.cfi_offset 7, -8
 915              		.cfi_offset 14, -4
 916 0002 84B0     		sub	sp, sp, #16
 917              		.cfi_def_cfa_offset 24
 918 0004 00AF     		add	r7, sp, #0
 919              		.cfi_def_cfa_register 7
 920 0006 F860     		str	r0, [r7, #12]
 921 0008 B960     		str	r1, [r7, #8]
 922 000a 1146     		mov	r1, r2
 923 000c 1A46     		mov	r2, r3
 924 000e 0B46     		mov	r3, r1
 925 0010 FB71     		strb	r3, [r7, #7]
 926 0012 1346     		mov	r3, r2
 927 0014 BB71     		strb	r3, [r7, #6]
 731:Core/Src/stm32f103xx_CMSIS.c **** 	switch (Configuration_mode) {
 928              		.loc 1 731 2
 929 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 930 0018 022B     		cmp	r3, #2
 931 001a 30D0     		beq	.L50
 932 001c 022B     		cmp	r3, #2
 933 001e 6FDC     		bgt	.L66
 934 0020 002B     		cmp	r3, #0
 935 0022 02D0     		beq	.L52
 936 0024 012B     		cmp	r3, #1
 937 0026 15D0     		beq	.L53
 732:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_GENERAL_PURPOSE_OUTPUT):
 733:Core/Src/stm32f103xx_CMSIS.c **** 		switch (Type) {
 734:Core/Src/stm32f103xx_CMSIS.c **** 		case (GPIO_OUTPUT_PUSH_PULL):
 735:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b00, *(&CNF_Pos));
 736:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 737:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_OUTPUT_OPEN_DRAIN):
 738:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b01, *(&CNF_Pos));
 739:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 740:Core/Src/stm32f103xx_CMSIS.c **** 		}
 741:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 742:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_ALTERNATIVE_FUNCTION_OUTPUT):
 743:Core/Src/stm32f103xx_CMSIS.c **** 		switch (Type) {
 744:Core/Src/stm32f103xx_CMSIS.c **** 		case (GPIO_OUTPUT_PUSH_PULL):
 745:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b10, *(&CNF_Pos));
 746:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 747:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_OUTPUT_OPEN_DRAIN):
 748:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b11, *(&CNF_Pos));
 749:Core/Src/stm32f103xx_CMSIS.c **** 			break;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 57


 750:Core/Src/stm32f103xx_CMSIS.c **** 		}
 751:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 752:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_INPUT):
 753:Core/Src/stm32f103xx_CMSIS.c **** 		switch (Type) {
 754:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_INPUT_ANALOG):
 755:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b00, *(&CNF_Pos));
 756:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 757:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_INPUT_FLOATING):
 758:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b01, *(&CNF_Pos));
 759:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 760:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_INPUT_PULL_DOWN):
 761:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b10, *(&CNF_Pos));
 762:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 763:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 764:Core/Src/stm32f103xx_CMSIS.c **** 		case (GPIO_INPUT_PULL_UP):
 765:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b10, *(&CNF_Pos));
 766:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 767:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 768:Core/Src/stm32f103xx_CMSIS.c **** 		}
 769:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 770:Core/Src/stm32f103xx_CMSIS.c **** 	}
 771:Core/Src/stm32f103xx_CMSIS.c **** }
 938              		.loc 1 771 1
 939 0028 6AE0     		b	.L66
 940              	.L52:
 733:Core/Src/stm32f103xx_CMSIS.c **** 		case (GPIO_OUTPUT_PUSH_PULL):
 941              		.loc 1 733 3
 942 002a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 943 002c 002B     		cmp	r3, #0
 944 002e 02D0     		beq	.L54
 945 0030 012B     		cmp	r3, #1
 946 0032 07D0     		beq	.L55
 741:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_ALTERNATIVE_FUNCTION_OUTPUT):
 947              		.loc 1 741 3
 948 0034 64E0     		b	.L51
 949              	.L54:
 735:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 950              		.loc 1 735 4
 951 0036 FB69     		ldr	r3, [r7, #28]
 952 0038 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 953 003a 0022     		movs	r2, #0
 954 003c F868     		ldr	r0, [r7, #12]
 955 003e FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 736:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_OUTPUT_OPEN_DRAIN):
 956              		.loc 1 736 4
 957 0042 06E0     		b	.L56
 958              	.L55:
 738:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 959              		.loc 1 738 4
 960 0044 FB69     		ldr	r3, [r7, #28]
 961 0046 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 962 0048 0122     		movs	r2, #1
 963 004a F868     		ldr	r0, [r7, #12]
 964 004c FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 739:Core/Src/stm32f103xx_CMSIS.c **** 		}
 965              		.loc 1 739 4
 966 0050 00BF     		nop
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 58


 967              	.L56:
 741:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_ALTERNATIVE_FUNCTION_OUTPUT):
 968              		.loc 1 741 3 discriminator 1
 969 0052 55E0     		b	.L51
 970              	.L53:
 743:Core/Src/stm32f103xx_CMSIS.c **** 		case (GPIO_OUTPUT_PUSH_PULL):
 971              		.loc 1 743 3
 972 0054 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 973 0056 002B     		cmp	r3, #0
 974 0058 02D0     		beq	.L57
 975 005a 012B     		cmp	r3, #1
 976 005c 07D0     		beq	.L58
 751:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_INPUT):
 977              		.loc 1 751 3
 978 005e 4FE0     		b	.L51
 979              	.L57:
 745:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 980              		.loc 1 745 4
 981 0060 FB69     		ldr	r3, [r7, #28]
 982 0062 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 983 0064 0222     		movs	r2, #2
 984 0066 F868     		ldr	r0, [r7, #12]
 985 0068 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 746:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_OUTPUT_OPEN_DRAIN):
 986              		.loc 1 746 4
 987 006c 06E0     		b	.L59
 988              	.L58:
 748:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 989              		.loc 1 748 4
 990 006e FB69     		ldr	r3, [r7, #28]
 991 0070 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 992 0072 0322     		movs	r2, #3
 993 0074 F868     		ldr	r0, [r7, #12]
 994 0076 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 749:Core/Src/stm32f103xx_CMSIS.c **** 		}
 995              		.loc 1 749 4
 996 007a 00BF     		nop
 997              	.L59:
 751:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_INPUT):
 998              		.loc 1 751 3 discriminator 2
 999 007c 40E0     		b	.L51
 1000              	.L50:
 753:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_INPUT_ANALOG):
 1001              		.loc 1 753 3
 1002 007e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1003 0080 023B     		subs	r3, r3, #2
 1004 0082 032B     		cmp	r3, #3
 1005 0084 3BD8     		bhi	.L67
 1006 0086 01A2     		adr	r2, .L62
 1007 0088 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1008              		.p2align 2
 1009              	.L62:
 1010 008c 9D000000 		.word	.L65+1
 1011 0090 AB000000 		.word	.L64+1
 1012 0094 B9000000 		.word	.L63+1
 1013 0098 DD000000 		.word	.L61+1
 1014              		.p2align 1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 59


 1015              	.L65:
 755:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 1016              		.loc 1 755 4
 1017 009c FB69     		ldr	r3, [r7, #28]
 1018 009e 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1019 00a0 0022     		movs	r2, #0
 1020 00a2 F868     		ldr	r0, [r7, #12]
 1021 00a4 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 756:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_INPUT_FLOATING):
 1022              		.loc 1 756 4
 1023 00a8 29E0     		b	.L60
 1024              	.L64:
 758:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 1025              		.loc 1 758 4
 1026 00aa FB69     		ldr	r3, [r7, #28]
 1027 00ac 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1028 00ae 0122     		movs	r2, #1
 1029 00b0 F868     		ldr	r0, [r7, #12]
 1030 00b2 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 759:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_INPUT_PULL_DOWN):
 1031              		.loc 1 759 4
 1032 00b6 22E0     		b	.L60
 1033              	.L63:
 761:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 1034              		.loc 1 761 4
 1035 00b8 FB69     		ldr	r3, [r7, #28]
 1036 00ba 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1037 00bc 0222     		movs	r2, #2
 1038 00be F868     		ldr	r0, [r7, #12]
 1039 00c0 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 762:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 1040              		.loc 1 762 4
 1041 00c4 FB68     		ldr	r3, [r7, #12]
 1042 00c6 DA68     		ldr	r2, [r3, #12]
 1043 00c8 BB68     		ldr	r3, [r7, #8]
 1044 00ca 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1045 00cc 1946     		mov	r1, r3
 1046 00ce 0123     		movs	r3, #1
 1047 00d0 8B40     		lsls	r3, r3, r1
 1048 00d2 DB43     		mvns	r3, r3
 1049 00d4 1A40     		ands	r2, r2, r3
 1050 00d6 FB68     		ldr	r3, [r7, #12]
 1051 00d8 DA60     		str	r2, [r3, #12]
 763:Core/Src/stm32f103xx_CMSIS.c **** 		case (GPIO_INPUT_PULL_UP):
 1052              		.loc 1 763 4
 1053 00da 10E0     		b	.L60
 1054              	.L61:
 765:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 1055              		.loc 1 765 4
 1056 00dc FB69     		ldr	r3, [r7, #28]
 1057 00de 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1058 00e0 0222     		movs	r2, #2
 1059 00e2 F868     		ldr	r0, [r7, #12]
 1060 00e4 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 766:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 1061              		.loc 1 766 4
 1062 00e8 FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 60


 1063 00ea DA68     		ldr	r2, [r3, #12]
 1064 00ec BB68     		ldr	r3, [r7, #8]
 1065 00ee 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1066 00f0 1946     		mov	r1, r3
 1067 00f2 0123     		movs	r3, #1
 1068 00f4 8B40     		lsls	r3, r3, r1
 1069 00f6 1A43     		orrs	r2, r2, r3
 1070 00f8 FB68     		ldr	r3, [r7, #12]
 1071 00fa DA60     		str	r2, [r3, #12]
 767:Core/Src/stm32f103xx_CMSIS.c **** 		}
 1072              		.loc 1 767 4
 1073 00fc 00BF     		nop
 1074              	.L60:
 1075              	.L67:
 769:Core/Src/stm32f103xx_CMSIS.c **** 	}
 1076              		.loc 1 769 3
 1077 00fe 00BF     		nop
 1078              	.L51:
 1079              	.L66:
 1080              		.loc 1 771 1
 1081 0100 00BF     		nop
 1082 0102 1037     		adds	r7, r7, #16
 1083              		.cfi_def_cfa_offset 8
 1084 0104 BD46     		mov	sp, r7
 1085              		.cfi_def_cfa_register 13
 1086              		@ sp needed
 1087 0106 80BD     		pop	{r7, pc}
 1088              		.cfi_endproc
 1089              	.LFE77:
 1091              		.section	.text.CMSIS_GPIO_init,"ax",%progbits
 1092              		.align	1
 1093              		.global	CMSIS_GPIO_init
 1094              		.syntax unified
 1095              		.thumb
 1096              		.thumb_func
 1098              	CMSIS_GPIO_init:
 1099              	.LFB78:
 772:Core/Src/stm32f103xx_CMSIS.c **** 
 773:Core/Src/stm32f103xx_CMSIS.c **** 
 774:Core/Src/stm32f103xx_CMSIS.c **** /**
 775:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 776:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif   GPIO
 777:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.2 GPIO registers (. 171)
 778:Core/Src/stm32f103xx_CMSIS.c ****  *    (GPIOs and AFIOs)   
 779:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *GPIO -  GPIO(A, B, C, D, E)
 780:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  GPIO_Pin -   0-15
 781:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Congiguration_mode: GPIO_GENERAL_PURPOSE_OUTPUT, GPIO_ALTERNATIVE_FUNCTION_OUTPUT, GPIO
 782:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Type: GPIO_OUTPUT_PUSH_PULL,
 783:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_OUTPUT_OPEN_DRAIN,
 784:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_ANALOG,
 785:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_FLOATING,
 786:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_PULL_DOWN,
 787:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_PULL_UP
 788:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Speed: GPIO_SPEED_RESERVED,
 789:Core/Src/stm32f103xx_CMSIS.c ****  *		           GPIO_SPEED_10_MHZ,
 790:Core/Src/stm32f103xx_CMSIS.c ****  *		           GPIO_SPEED_2_MHZ,
 791:Core/Src/stm32f103xx_CMSIS.c ****  *		           GPIO_SPEED_50_MHZ 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 61


 792:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 793:Core/Src/stm32f103xx_CMSIS.c ****  */
 794:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_GPIO_init(GPIO_TypeDef *GPIO, uint8_t GPIO_Pin, uint8_t Configuration_mode, uint8_t Type
 1100              		.loc 1 794 117
 1101              		.cfi_startproc
 1102              		@ args = 4, pretend = 0, frame = 16
 1103              		@ frame_needed = 1, uses_anonymous_args = 0
 1104 0000 80B5     		push	{r7, lr}
 1105              		.cfi_def_cfa_offset 8
 1106              		.cfi_offset 7, -8
 1107              		.cfi_offset 14, -4
 1108 0002 86B0     		sub	sp, sp, #24
 1109              		.cfi_def_cfa_offset 32
 1110 0004 02AF     		add	r7, sp, #8
 1111              		.cfi_def_cfa 7, 24
 1112 0006 7860     		str	r0, [r7, #4]
 1113 0008 0846     		mov	r0, r1
 1114 000a 1146     		mov	r1, r2
 1115 000c 1A46     		mov	r2, r3
 1116 000e 0346     		mov	r3, r0
 1117 0010 FB70     		strb	r3, [r7, #3]
 1118 0012 0B46     		mov	r3, r1
 1119 0014 BB70     		strb	r3, [r7, #2]
 1120 0016 1346     		mov	r3, r2
 1121 0018 7B70     		strb	r3, [r7, #1]
 795:Core/Src/stm32f103xx_CMSIS.c **** 	uint8_t CNF_Pos = 0;
 1122              		.loc 1 795 10
 1123 001a 0023     		movs	r3, #0
 1124 001c FB73     		strb	r3, [r7, #15]
 796:Core/Src/stm32f103xx_CMSIS.c **** 	if (GPIO == GPIOA) {
 1125              		.loc 1 796 5
 1126 001e 7B68     		ldr	r3, [r7, #4]
 1127 0020 354A     		ldr	r2, .L78
 1128 0022 9342     		cmp	r3, r2
 1129 0024 06D1     		bne	.L70
 797:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   
 1130              		.loc 1 797 3
 1131 0026 354B     		ldr	r3, .L78+4
 1132 0028 9B69     		ldr	r3, [r3, #24]
 1133 002a 344A     		ldr	r2, .L78+4
 1134 002c 43F00403 		orr	r3, r3, #4
 1135 0030 9361     		str	r3, [r2, #24]
 1136 0032 2AE0     		b	.L71
 1137              	.L70:
 798:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (GPIO == GPIOB) {
 1138              		.loc 1 798 12
 1139 0034 7B68     		ldr	r3, [r7, #4]
 1140 0036 324A     		ldr	r2, .L78+8
 1141 0038 9342     		cmp	r3, r2
 1142 003a 06D1     		bne	.L72
 799:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN); //   B
 1143              		.loc 1 799 3
 1144 003c 2F4B     		ldr	r3, .L78+4
 1145 003e 9B69     		ldr	r3, [r3, #24]
 1146 0040 2E4A     		ldr	r2, .L78+4
 1147 0042 43F00803 		orr	r3, r3, #8
 1148 0046 9361     		str	r3, [r2, #24]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 62


 1149 0048 1FE0     		b	.L71
 1150              	.L72:
 800:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (GPIO == GPIOC) {
 1151              		.loc 1 800 12
 1152 004a 7B68     		ldr	r3, [r7, #4]
 1153 004c 2D4A     		ldr	r2, .L78+12
 1154 004e 9342     		cmp	r3, r2
 1155 0050 06D1     		bne	.L73
 801:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN); //   C
 1156              		.loc 1 801 3
 1157 0052 2A4B     		ldr	r3, .L78+4
 1158 0054 9B69     		ldr	r3, [r3, #24]
 1159 0056 294A     		ldr	r2, .L78+4
 1160 0058 43F01003 		orr	r3, r3, #16
 1161 005c 9361     		str	r3, [r2, #24]
 1162 005e 14E0     		b	.L71
 1163              	.L73:
 802:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (GPIO == GPIOD) {
 1164              		.loc 1 802 12
 1165 0060 7B68     		ldr	r3, [r7, #4]
 1166 0062 294A     		ldr	r2, .L78+16
 1167 0064 9342     		cmp	r3, r2
 1168 0066 06D1     		bne	.L74
 803:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPDEN); //   D
 1169              		.loc 1 803 3
 1170 0068 244B     		ldr	r3, .L78+4
 1171 006a 9B69     		ldr	r3, [r3, #24]
 1172 006c 234A     		ldr	r2, .L78+4
 1173 006e 43F02003 		orr	r3, r3, #32
 1174 0072 9361     		str	r3, [r2, #24]
 1175 0074 09E0     		b	.L71
 1176              	.L74:
 804:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (GPIO == GPIOE) {
 1177              		.loc 1 804 12
 1178 0076 7B68     		ldr	r3, [r7, #4]
 1179 0078 244A     		ldr	r2, .L78+20
 1180 007a 9342     		cmp	r3, r2
 1181 007c 05D1     		bne	.L71
 805:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPEEN); //   E
 1182              		.loc 1 805 3
 1183 007e 1F4B     		ldr	r3, .L78+4
 1184 0080 9B69     		ldr	r3, [r3, #24]
 1185 0082 1E4A     		ldr	r2, .L78+4
 1186 0084 43F04003 		orr	r3, r3, #64
 1187 0088 9361     		str	r3, [r2, #24]
 1188              	.L71:
 806:Core/Src/stm32f103xx_CMSIS.c **** 	}
 807:Core/Src/stm32f103xx_CMSIS.c **** 	
 808:Core/Src/stm32f103xx_CMSIS.c **** 	CMSIS_GPIO_SPEED_Set(GPIO, GPIO_Pin, Speed);
 1189              		.loc 1 808 2
 1190 008a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1191 008c 3A7E     		ldrb	r2, [r7, #24]	@ zero_extendqisi2
 1192 008e 1946     		mov	r1, r3
 1193 0090 7868     		ldr	r0, [r7, #4]
 1194 0092 FFF7FEFF 		bl	CMSIS_GPIO_SPEED_Set
 809:Core/Src/stm32f103xx_CMSIS.c **** 	
 810:Core/Src/stm32f103xx_CMSIS.c **** 	if (GPIO_Pin < 8) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 63


 1195              		.loc 1 810 15
 1196 0096 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1197              		.loc 1 810 5
 1198 0098 072B     		cmp	r3, #7
 1199 009a 12D8     		bhi	.L75
 811:Core/Src/stm32f103xx_CMSIS.c **** 		CNF_Pos = (GPIO_Pin * 4) + 2;
 1200              		.loc 1 811 28
 1201 009c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1202 009e 9B00     		lsls	r3, r3, #2
 1203 00a0 DBB2     		uxtb	r3, r3
 1204 00a2 0233     		adds	r3, r3, #2
 1205 00a4 DBB2     		uxtb	r3, r3
 1206              		.loc 1 811 11
 1207 00a6 FB73     		strb	r3, [r7, #15]
 812:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 0, &CNF_Pos);
 1208              		.loc 1 812 3
 1209 00a8 7878     		ldrb	r0, [r7, #1]	@ zero_extendqisi2
 1210 00aa BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 1211 00ac F91C     		adds	r1, r7, #3
 1212 00ae 07F10F03 		add	r3, r7, #15
 1213 00b2 0193     		str	r3, [sp, #4]
 1214 00b4 0023     		movs	r3, #0
 1215 00b6 0093     		str	r3, [sp]
 1216 00b8 0346     		mov	r3, r0
 1217 00ba 7868     		ldr	r0, [r7, #4]
 1218 00bc FFF7FEFF 		bl	CMSIS_GPIO_Reg_Set
 813:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
 814:Core/Src/stm32f103xx_CMSIS.c **** 		GPIO_Pin = GPIO_Pin - 8;
 815:Core/Src/stm32f103xx_CMSIS.c **** 		CNF_Pos = (GPIO_Pin * 4) + 2;
 816:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 1, &CNF_Pos);
 817:Core/Src/stm32f103xx_CMSIS.c **** 	}
 818:Core/Src/stm32f103xx_CMSIS.c **** }
 1219              		.loc 1 818 1
 1220 00c0 15E0     		b	.L77
 1221              	.L75:
 814:Core/Src/stm32f103xx_CMSIS.c **** 		CNF_Pos = (GPIO_Pin * 4) + 2;
 1222              		.loc 1 814 23
 1223 00c2 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1224 00c4 083B     		subs	r3, r3, #8
 1225 00c6 DBB2     		uxtb	r3, r3
 814:Core/Src/stm32f103xx_CMSIS.c **** 		CNF_Pos = (GPIO_Pin * 4) + 2;
 1226              		.loc 1 814 12
 1227 00c8 FB70     		strb	r3, [r7, #3]
 815:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 1, &CNF_Pos);
 1228              		.loc 1 815 28
 1229 00ca FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1230 00cc 9B00     		lsls	r3, r3, #2
 1231 00ce DBB2     		uxtb	r3, r3
 1232 00d0 0233     		adds	r3, r3, #2
 1233 00d2 DBB2     		uxtb	r3, r3
 815:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 1, &CNF_Pos);
 1234              		.loc 1 815 11
 1235 00d4 FB73     		strb	r3, [r7, #15]
 816:Core/Src/stm32f103xx_CMSIS.c **** 	}
 1236              		.loc 1 816 3
 1237 00d6 7878     		ldrb	r0, [r7, #1]	@ zero_extendqisi2
 1238 00d8 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 64


 1239 00da F91C     		adds	r1, r7, #3
 1240 00dc 07F10F03 		add	r3, r7, #15
 1241 00e0 0193     		str	r3, [sp, #4]
 1242 00e2 0123     		movs	r3, #1
 1243 00e4 0093     		str	r3, [sp]
 1244 00e6 0346     		mov	r3, r0
 1245 00e8 7868     		ldr	r0, [r7, #4]
 1246 00ea FFF7FEFF 		bl	CMSIS_GPIO_Reg_Set
 1247              	.L77:
 1248              		.loc 1 818 1
 1249 00ee 00BF     		nop
 1250 00f0 1037     		adds	r7, r7, #16
 1251              		.cfi_def_cfa_offset 8
 1252 00f2 BD46     		mov	sp, r7
 1253              		.cfi_def_cfa_register 13
 1254              		@ sp needed
 1255 00f4 80BD     		pop	{r7, pc}
 1256              	.L79:
 1257 00f6 00BF     		.align	2
 1258              	.L78:
 1259 00f8 00080140 		.word	1073809408
 1260 00fc 00100240 		.word	1073876992
 1261 0100 000C0140 		.word	1073810432
 1262 0104 00100140 		.word	1073811456
 1263 0108 00140140 		.word	1073812480
 1264 010c 00180140 		.word	1073813504
 1265              		.cfi_endproc
 1266              	.LFE78:
 1268              		.section	.text.CMSIS_Blink_PC13,"ax",%progbits
 1269              		.align	1
 1270              		.global	CMSIS_Blink_PC13
 1271              		.syntax unified
 1272              		.thumb
 1273              		.thumb_func
 1275              	CMSIS_Blink_PC13:
 1276              	.LFB79:
 819:Core/Src/stm32f103xx_CMSIS.c **** 
 820:Core/Src/stm32f103xx_CMSIS.c **** 
 821:Core/Src/stm32f103xx_CMSIS.c **** /**
 822:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 823:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif Blink PIN PC13     Push-Pull
 824:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 825:Core/Src/stm32f103xx_CMSIS.c ****  */
 826:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_Blink_PC13(uint32_t ms) {
 1277              		.loc 1 826 36
 1278              		.cfi_startproc
 1279              		@ args = 0, pretend = 0, frame = 8
 1280              		@ frame_needed = 1, uses_anonymous_args = 0
 1281 0000 80B5     		push	{r7, lr}
 1282              		.cfi_def_cfa_offset 8
 1283              		.cfi_offset 7, -8
 1284              		.cfi_offset 14, -4
 1285 0002 82B0     		sub	sp, sp, #8
 1286              		.cfi_def_cfa_offset 16
 1287 0004 00AF     		add	r7, sp, #0
 1288              		.cfi_def_cfa_register 7
 1289 0006 7860     		str	r0, [r7, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 65


 827:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOC->BSRR = GPIO_BSRR_BR13;
 1290              		.loc 1 827 7
 1291 0008 084B     		ldr	r3, .L81
 1292              		.loc 1 827 14
 1293 000a 4FF00052 		mov	r2, #536870912
 1294 000e 1A61     		str	r2, [r3, #16]
 828:Core/Src/stm32f103xx_CMSIS.c **** 	Delay_ms(ms);
 1295              		.loc 1 828 2
 1296 0010 7868     		ldr	r0, [r7, #4]
 1297 0012 FFF7FEFF 		bl	Delay_ms
 829:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOC->BSRR = GPIO_BSRR_BS13;
 1298              		.loc 1 829 7
 1299 0016 054B     		ldr	r3, .L81
 1300              		.loc 1 829 14
 1301 0018 4FF40052 		mov	r2, #8192
 1302 001c 1A61     		str	r2, [r3, #16]
 830:Core/Src/stm32f103xx_CMSIS.c **** 	Delay_ms(ms);
 1303              		.loc 1 830 2
 1304 001e 7868     		ldr	r0, [r7, #4]
 1305 0020 FFF7FEFF 		bl	Delay_ms
 831:Core/Src/stm32f103xx_CMSIS.c **** }
 1306              		.loc 1 831 1
 1307 0024 00BF     		nop
 1308 0026 0837     		adds	r7, r7, #8
 1309              		.cfi_def_cfa_offset 8
 1310 0028 BD46     		mov	sp, r7
 1311              		.cfi_def_cfa_register 13
 1312              		@ sp needed
 1313 002a 80BD     		pop	{r7, pc}
 1314              	.L82:
 1315              		.align	2
 1316              	.L81:
 1317 002c 00100140 		.word	1073811456
 1318              		.cfi_endproc
 1319              	.LFE79:
 1321              		.section	.text.CMSIS_PA8_MCO_init,"ax",%progbits
 1322              		.align	1
 1323              		.global	CMSIS_PA8_MCO_init
 1324              		.syntax unified
 1325              		.thumb
 1326              		.thumb_func
 1328              	CMSIS_PA8_MCO_init:
 1329              	.LFB80:
 832:Core/Src/stm32f103xx_CMSIS.c **** 
 833:Core/Src/stm32f103xx_CMSIS.c **** /**
 834:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 835:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  MCO c    PA8
 836:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.2 GPIO registers (. 171)
 837:Core/Src/stm32f103xx_CMSIS.c ****  *    (GPIOs and AFIOs)   
 838:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 839:Core/Src/stm32f103xx_CMSIS.c ****  */
 840:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_PA8_MCO_init(void) {
 1330              		.loc 1 840 31
 1331              		.cfi_startproc
 1332              		@ args = 0, pretend = 0, frame = 0
 1333              		@ frame_needed = 1, uses_anonymous_args = 0
 1334              		@ link register save eliminated.
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 66


 1335 0000 80B4     		push	{r7}
 1336              		.cfi_def_cfa_offset 4
 1337              		.cfi_offset 7, -4
 1338 0002 00AF     		add	r7, sp, #0
 1339              		.cfi_def_cfa_register 7
 841:Core/Src/stm32f103xx_CMSIS.c **** 	// MCO      RCC
 842:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO, RCC_CFGR_MCO_PLLCLK_DIV2); //  
 1340              		.loc 1 842 2
 1341 0004 0E4B     		ldr	r3, .L84
 1342 0006 5B68     		ldr	r3, [r3, #4]
 1343 0008 0D4A     		ldr	r2, .L84
 1344 000a 43F0E063 		orr	r3, r3, #117440512
 1345 000e 5360     		str	r3, [r2, #4]
 843:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   A
 1346              		.loc 1 843 2
 1347 0010 0B4B     		ldr	r3, .L84
 1348 0012 9B69     		ldr	r3, [r3, #24]
 1349 0014 0A4A     		ldr	r2, .L84
 1350 0016 43F00403 		orr	r3, r3, #4
 1351 001a 9361     		str	r3, [r2, #24]
 844:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE8, 0b11 << GPIO_CRH_MODE8_Pos); // GPIOA 
 1352              		.loc 1 844 2
 1353 001c 094B     		ldr	r3, .L84+4
 1354 001e 5B68     		ldr	r3, [r3, #4]
 1355 0020 084A     		ldr	r2, .L84+4
 1356 0022 43F00303 		orr	r3, r3, #3
 1357 0026 5360     		str	r3, [r2, #4]
 845:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF8, 0b10 << GPIO_CRH_CNF8_Pos); // GPIOA 
 1358              		.loc 1 845 2
 1359 0028 064B     		ldr	r3, .L84+4
 1360 002a 5B68     		ldr	r3, [r3, #4]
 1361 002c 23F00C03 		bic	r3, r3, #12
 1362 0030 044A     		ldr	r2, .L84+4
 1363 0032 43F00803 		orr	r3, r3, #8
 1364 0036 5360     		str	r3, [r2, #4]
 846:Core/Src/stm32f103xx_CMSIS.c **** }
 1365              		.loc 1 846 1
 1366 0038 00BF     		nop
 1367 003a BD46     		mov	sp, r7
 1368              		.cfi_def_cfa_register 13
 1369              		@ sp needed
 1370 003c 80BC     		pop	{r7}
 1371              		.cfi_restore 7
 1372              		.cfi_def_cfa_offset 0
 1373 003e 7047     		bx	lr
 1374              	.L85:
 1375              		.align	2
 1376              	.L84:
 1377 0040 00100240 		.word	1073876992
 1378 0044 00080140 		.word	1073809408
 1379              		.cfi_endproc
 1380              	.LFE80:
 1382              		.section	.text.CMSIS_RCC_AFIO_enable,"ax",%progbits
 1383              		.align	1
 1384              		.global	CMSIS_RCC_AFIO_enable
 1385              		.syntax unified
 1386              		.thumb
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 67


 1387              		.thumb_func
 1389              	CMSIS_RCC_AFIO_enable:
 1390              	.LFB81:
 847:Core/Src/stm32f103xx_CMSIS.c **** 
 848:Core/Src/stm32f103xx_CMSIS.c **** /*================================  EXTI =======================================*/
 849:Core/Src/stm32f103xx_CMSIS.c **** 
 850:Core/Src/stm32f103xx_CMSIS.c **** /**
 851:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 852:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  EXTI.
 853:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. . 10 Interrupts and events (. 197)
 854:Core/Src/stm32f103xx_CMSIS.c ****  *     ,    EXTI  
 855:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 856:Core/Src/stm32f103xx_CMSIS.c ****  */
 857:Core/Src/stm32f103xx_CMSIS.c **** 
 858:Core/Src/stm32f103xx_CMSIS.c ****  //  10.1.1 SysTick calibration value register
 859:Core/Src/stm32f103xx_CMSIS.c ****  //  The SysTick calibration value is set to 9000, which gives a reference time base of 1 ms with
 860:Core/Src/stm32f103xx_CMSIS.c ****  //  the SysTick clock set to 9 MHz(max HCLK / 8).
 861:Core/Src/stm32f103xx_CMSIS.c ****  //        9 MHz, ..    
 862:Core/Src/stm32f103xx_CMSIS.c **** 
 863:Core/Src/stm32f103xx_CMSIS.c ****  //    10.1.2 Interrupt and exception vectors   
 864:Core/Src/stm32f103xx_CMSIS.c ****  //        startup_stm32f
 865:Core/Src/stm32f103xx_CMSIS.c ****  //  . Figure 21. External interrupt/event GPIO mapping (. 210)
 866:Core/Src/stm32f103xx_CMSIS.c ****  //      EXTI 0-15.
 867:Core/Src/stm32f103xx_CMSIS.c ****  //      .
 868:Core/Src/stm32f103xx_CMSIS.c ****  //     EXTI     
 869:Core/Src/stm32f103xx_CMSIS.c ****  //  : EXTI0.    ,  PA0,  PB0
 870:Core/Src/stm32f103xx_CMSIS.c ****  //     . 210  :
 871:Core/Src/stm32f103xx_CMSIS.c **** 
 872:Core/Src/stm32f103xx_CMSIS.c ****  /**
 873:Core/Src/stm32f103xx_CMSIS.c ****  *  1. To configure the AFIO_EXTICRx for the mapping of external interrupt/event lines onto GPIOs, 
 874:Core/Src/stm32f103xx_CMSIS.c ****  *  clock should first be enabled. Refer to Section 7.3.7: APB2 peripheral clock enable register
 875:Core/Src/stm32f103xx_CMSIS.c ****  *  (RCC_APB2ENR) for low-, medium-, high- and XL-density devices and, to Section 8.3.7: APB2 perip
 876:Core/Src/stm32f103xx_CMSIS.c ****  *  clock enable register (RCC_APB2ENR) for connectivity line devices.
 877:Core/Src/stm32f103xx_CMSIS.c ****  */
 878:Core/Src/stm32f103xx_CMSIS.c **** 
 879:Core/Src/stm32f103xx_CMSIS.c ****  //   ,  ,     EXTI 
 880:Core/Src/stm32f103xx_CMSIS.c **** 
 881:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_RCC_AFIO_enable(void) {
 1391              		.loc 1 881 34
 1392              		.cfi_startproc
 1393              		@ args = 0, pretend = 0, frame = 0
 1394              		@ frame_needed = 1, uses_anonymous_args = 0
 1395              		@ link register save eliminated.
 1396 0000 80B4     		push	{r7}
 1397              		.cfi_def_cfa_offset 4
 1398              		.cfi_offset 7, -4
 1399 0002 00AF     		add	r7, sp, #0
 1400              		.cfi_def_cfa_register 7
 882:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //   
 1401              		.loc 1 882 2
 1402 0004 044B     		ldr	r3, .L87
 1403 0006 9B69     		ldr	r3, [r3, #24]
 1404 0008 034A     		ldr	r2, .L87
 1405 000a 43F00103 		orr	r3, r3, #1
 1406 000e 9361     		str	r3, [r2, #24]
 883:Core/Src/stm32f103xx_CMSIS.c **** }
 1407              		.loc 1 883 1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 68


 1408 0010 00BF     		nop
 1409 0012 BD46     		mov	sp, r7
 1410              		.cfi_def_cfa_register 13
 1411              		@ sp needed
 1412 0014 80BC     		pop	{r7}
 1413              		.cfi_restore 7
 1414              		.cfi_def_cfa_offset 0
 1415 0016 7047     		bx	lr
 1416              	.L88:
 1417              		.align	2
 1418              	.L87:
 1419 0018 00100240 		.word	1073876992
 1420              		.cfi_endproc
 1421              	.LFE81:
 1423              		.section	.text.CMSIS_AFIO_EXTICR1_B0_select,"ax",%progbits
 1424              		.align	1
 1425              		.global	CMSIS_AFIO_EXTICR1_B0_select
 1426              		.syntax unified
 1427              		.thumb
 1428              		.thumb_func
 1430              	CMSIS_AFIO_EXTICR1_B0_select:
 1431              	.LFB82:
 884:Core/Src/stm32f103xx_CMSIS.c **** //   ,     AFIO->EXTICR1, 
 885:Core/Src/stm32f103xx_CMSIS.c **** //   ,     PB0  
 886:Core/Src/stm32f103xx_CMSIS.c **** 
 887:Core/Src/stm32f103xx_CMSIS.c **** // . . 9.4.3 External interrupt configuration register 1 (AFIO_EXTICR1) (. 191)
 888:Core/Src/stm32f103xx_CMSIS.c **** 
 889:Core/Src/stm32f103xx_CMSIS.c **** /**
 890:Core/Src/stm32f103xx_CMSIS.c **** *  Bits 15:0 EXTIx[3:0]: EXTI x configuration (x= 0 to 3)
 891:Core/Src/stm32f103xx_CMSIS.c **** *  These bits are written by software to select the source input for EXTIx external interrupt.
 892:Core/Src/stm32f103xx_CMSIS.c **** *  Refer to Section 10.2.5: External interrupt/event line mapping
 893:Core/Src/stm32f103xx_CMSIS.c **** *  0000: PA[x] pin
 894:Core/Src/stm32f103xx_CMSIS.c **** *  0001: PB[x] pin
 895:Core/Src/stm32f103xx_CMSIS.c **** *  0010: PC[x] pin
 896:Core/Src/stm32f103xx_CMSIS.c **** *  0011: PD[x] pin
 897:Core/Src/stm32f103xx_CMSIS.c **** *  0100: PE[x] pin
 898:Core/Src/stm32f103xx_CMSIS.c **** *  0101: PF[x] pin
 899:Core/Src/stm32f103xx_CMSIS.c **** *  0110: PG[x] pin
 900:Core/Src/stm32f103xx_CMSIS.c **** */
 901:Core/Src/stm32f103xx_CMSIS.c **** 
 902:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_AFIO_EXTICR1_B0_select(void) {
 1432              		.loc 1 902 41
 1433              		.cfi_startproc
 1434              		@ args = 0, pretend = 0, frame = 0
 1435              		@ frame_needed = 1, uses_anonymous_args = 0
 1436              		@ link register save eliminated.
 1437 0000 80B4     		push	{r7}
 1438              		.cfi_def_cfa_offset 4
 1439              		.cfi_offset 7, -4
 1440 0002 00AF     		add	r7, sp, #0
 1441              		.cfi_def_cfa_register 7
 903:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(AFIO->EXTICR[0], AFIO_EXTICR1_EXTI0, AFIO_EXTICR1_EXTI0_PB); //AFIO_EXTICR1, EXTI0, 
 1442              		.loc 1 903 2
 1443 0004 054B     		ldr	r3, .L90
 1444 0006 9B68     		ldr	r3, [r3, #8]
 1445 0008 23F00F03 		bic	r3, r3, #15
 1446 000c 034A     		ldr	r2, .L90
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 69


 1447 000e 43F00103 		orr	r3, r3, #1
 1448 0012 9360     		str	r3, [r2, #8]
 904:Core/Src/stm32f103xx_CMSIS.c **** }
 1449              		.loc 1 904 1
 1450 0014 00BF     		nop
 1451 0016 BD46     		mov	sp, r7
 1452              		.cfi_def_cfa_register 13
 1453              		@ sp needed
 1454 0018 80BC     		pop	{r7}
 1455              		.cfi_restore 7
 1456              		.cfi_def_cfa_offset 0
 1457 001a 7047     		bx	lr
 1458              	.L91:
 1459              		.align	2
 1460              	.L90:
 1461 001c 00000140 		.word	1073807360
 1462              		.cfi_endproc
 1463              	.LFE82:
 1465              		.section	.text.CMSIS_PB0_INPUT_Pull_Down_init,"ax",%progbits
 1466              		.align	1
 1467              		.global	CMSIS_PB0_INPUT_Pull_Down_init
 1468              		.syntax unified
 1469              		.thumb
 1470              		.thumb_func
 1472              	CMSIS_PB0_INPUT_Pull_Down_init:
 1473              	.LFB83:
 905:Core/Src/stm32f103xx_CMSIS.c **** 
 906:Core/Src/stm32f103xx_CMSIS.c **** /**
 907:Core/Src/stm32f103xx_CMSIS.c **** *  Bits 31:16 Reserved
 908:Core/Src/stm32f103xx_CMSIS.c **** */
 909:Core/Src/stm32f103xx_CMSIS.c **** 
 910:Core/Src/stm32f103xx_CMSIS.c **** //     PB0  .  
 911:Core/Src/stm32f103xx_CMSIS.c **** 
 912:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_PB0_INPUT_Pull_Down_init(void) {
 1474              		.loc 1 912 43
 1475              		.cfi_startproc
 1476              		@ args = 0, pretend = 0, frame = 0
 1477              		@ frame_needed = 1, uses_anonymous_args = 0
 1478              		@ link register save eliminated.
 1479 0000 80B4     		push	{r7}
 1480              		.cfi_def_cfa_offset 4
 1481              		.cfi_offset 7, -4
 1482 0002 00AF     		add	r7, sp, #0
 1483              		.cfi_def_cfa_register 7
 913:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN); //   B
 1484              		.loc 1 913 2
 1485 0004 0D4B     		ldr	r3, .L93
 1486 0006 9B69     		ldr	r3, [r3, #24]
 1487 0008 0C4A     		ldr	r2, .L93
 1488 000a 43F00803 		orr	r3, r3, #8
 1489 000e 9361     		str	r3, [r2, #24]
 914:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF0, 0b10 << GPIO_CRL_CNF0_Pos); //  PB
 1490              		.loc 1 914 2
 1491 0010 0B4B     		ldr	r3, .L93+4
 1492 0012 1B68     		ldr	r3, [r3]
 1493 0014 23F00C03 		bic	r3, r3, #12
 1494 0018 094A     		ldr	r2, .L93+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 70


 1495 001a 43F00803 		orr	r3, r3, #8
 1496 001e 1360     		str	r3, [r2]
 915:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOB->CRL, GPIO_CRL_MODE0, 0b00 << GPIO_CRL_MODE0_Pos); //  
 1497              		.loc 1 915 2
 1498 0020 074B     		ldr	r3, .L93+4
 1499 0022 1B68     		ldr	r3, [r3]
 1500 0024 064A     		ldr	r2, .L93+4
 1501 0026 23F00303 		bic	r3, r3, #3
 1502 002a 1360     		str	r3, [r2]
 916:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOB->BSRR = GPIO_BSRR_BR0; //  
 1503              		.loc 1 916 7
 1504 002c 044B     		ldr	r3, .L93+4
 1505              		.loc 1 916 14
 1506 002e 4FF48032 		mov	r2, #65536
 1507 0032 1A61     		str	r2, [r3, #16]
 917:Core/Src/stm32f103xx_CMSIS.c **** }
 1508              		.loc 1 917 1
 1509 0034 00BF     		nop
 1510 0036 BD46     		mov	sp, r7
 1511              		.cfi_def_cfa_register 13
 1512              		@ sp needed
 1513 0038 80BC     		pop	{r7}
 1514              		.cfi_restore 7
 1515              		.cfi_def_cfa_offset 0
 1516 003a 7047     		bx	lr
 1517              	.L94:
 1518              		.align	2
 1519              	.L93:
 1520 003c 00100240 		.word	1073876992
 1521 0040 000C0140 		.word	1073810432
 1522              		.cfi_endproc
 1523              	.LFE83:
 1525              		.section	.text.CMSIS_EXTI_0_init,"ax",%progbits
 1526              		.align	1
 1527              		.global	CMSIS_EXTI_0_init
 1528              		.syntax unified
 1529              		.thumb
 1530              		.thumb_func
 1532              	CMSIS_EXTI_0_init:
 1533              	.LFB84:
 918:Core/Src/stm32f103xx_CMSIS.c **** 
 919:Core/Src/stm32f103xx_CMSIS.c **** //      . 10.3 (. 211)
 920:Core/Src/stm32f103xx_CMSIS.c **** 
 921:Core/Src/stm32f103xx_CMSIS.c **** /**
 922:Core/Src/stm32f103xx_CMSIS.c **** *  10.3 EXTI registers
 923:Core/Src/stm32f103xx_CMSIS.c **** *  Refer to Section 2.2 on page 45 for a list of abbreviations used in register descriptions.
 924:Core/Src/stm32f103xx_CMSIS.c **** *  The peripheral registers have to be accessed by words (32-bit).
 925:Core/Src/stm32f103xx_CMSIS.c **** */
 926:Core/Src/stm32f103xx_CMSIS.c **** 
 927:Core/Src/stm32f103xx_CMSIS.c **** //    2  Interrupt mask register (EXTI_IMR)  Event mask registe
 928:Core/Src/stm32f103xx_CMSIS.c **** 
 929:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_EXTI_0_init(void) {
 1534              		.loc 1 929 30
 1535              		.cfi_startproc
 1536              		@ args = 0, pretend = 0, frame = 0
 1537              		@ frame_needed = 1, uses_anonymous_args = 0
 1538 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 71


 1539              		.cfi_def_cfa_offset 8
 1540              		.cfi_offset 7, -8
 1541              		.cfi_offset 14, -4
 1542 0002 00AF     		add	r7, sp, #0
 1543              		.cfi_def_cfa_register 7
 930:Core/Src/stm32f103xx_CMSIS.c **** 
 931:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 932:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 19:0 MRx: Interrupt Mask on line x
 933:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Interrupt request from Line x is masked
 934:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Interrupt request from Line x is not masked
 935:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: Bit 19 is used in connectivity line devices only and is reserved otherwise
 936:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 937:Core/Src/stm32f103xx_CMSIS.c **** 
 938:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(EXTI->IMR, EXTI_IMR_MR0); //  EXTI0  
 1544              		.loc 1 938 2
 1545 0004 084B     		ldr	r3, .L96
 1546 0006 1B68     		ldr	r3, [r3]
 1547 0008 074A     		ldr	r2, .L96
 1548 000a 43F00103 		orr	r3, r3, #1
 1549 000e 1360     		str	r3, [r2]
 939:Core/Src/stm32f103xx_CMSIS.c **** 
 940:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 941:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:20 Reserved, must be kept at reset value (0).
 942:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 943:Core/Src/stm32f103xx_CMSIS.c **** 
 944:Core/Src/stm32f103xx_CMSIS.c **** 	/*     EMR,      */
 945:Core/Src/stm32f103xx_CMSIS.c **** 	//CLEAR_BIT(EXTI->EMR, EXTI_EMR_EM0);//   ,  
 946:Core/Src/stm32f103xx_CMSIS.c **** 
 947:Core/Src/stm32f103xx_CMSIS.c **** 	/*      . . 10.3.3 Rising 
 948:Core/Src/stm32f103xx_CMSIS.c **** 
 949:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 950:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 19:0 TRx: Rising trigger event configuration bit of line x
 951:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Rising trigger disabled (for Event and Interrupt) for input line
 952:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Rising trigger enabled (for Event and Interrupt) for input line.
 953:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: Bit 19 is used in connectivity line devices only and is reserved otherwise
 954:Core/Src/stm32f103xx_CMSIS.c **** 	*
 955:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: The external wakeup lines are edge triggered, no glitches must be generated on these line
 956:Core/Src/stm32f103xx_CMSIS.c **** 	*  If a rising edge on external interrupt line occurs during writing of EXTI_RTSR register, the
 957:Core/Src/stm32f103xx_CMSIS.c **** 	*  pending bit will not be set.
 958:Core/Src/stm32f103xx_CMSIS.c **** 	*  Rising and Falling edge triggers can be set for the same interrupt line. In this configuration,
 959:Core/Src/stm32f103xx_CMSIS.c **** 	*  both generate a trigger condition.
 960:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 961:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(EXTI->RTSR, EXTI_RTSR_TR0); //   .
 1550              		.loc 1 961 2
 1551 0010 054B     		ldr	r3, .L96
 1552 0012 9B68     		ldr	r3, [r3, #8]
 1553 0014 044A     		ldr	r2, .L96
 1554 0016 43F00103 		orr	r3, r3, #1
 1555 001a 9360     		str	r3, [r2, #8]
 962:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(EXTI->FTSR, EXTI_FTSR_TR0);//   .
 963:Core/Src/stm32f103xx_CMSIS.c **** 
 964:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 965:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:20 Reserved, must be kept at reset value (0)
 966:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 967:Core/Src/stm32f103xx_CMSIS.c **** 
 968:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 969:Core/Src/stm32f103xx_CMSIS.c **** 	*   10.3.5 Software interrupt event register (EXTI_SWIER)
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 72


 970:Core/Src/stm32f103xx_CMSIS.c **** 	*       
 971:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 972:Core/Src/stm32f103xx_CMSIS.c **** 
 973:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 974:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 19:0 SWIERx: Software interrupt on line x
 975:Core/Src/stm32f103xx_CMSIS.c **** 	*  If the interrupt is enabled on this line in the EXTI_IMR, writing a '1' to this bit when it is 
 976:Core/Src/stm32f103xx_CMSIS.c **** 	*  '0' sets the corresponding pending bit in EXTI_PR resulting in an interrupt request generation.
 977:Core/Src/stm32f103xx_CMSIS.c **** 	*  This bit is cleared by clearing the corresponding bit of EXTI_PR (by writing a 1 into the bit).
 978:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: Bit 19 used in connectivity line devices and is reserved otherwise
 979:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 980:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(EXTI->SWIER, EXTI_SWIER_SWIER0);//   
 981:Core/Src/stm32f103xx_CMSIS.c **** 
 982:Core/Src/stm32f103xx_CMSIS.c **** 	/*
 983:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:20 Reserved, must be kept at reset value (0)
 984:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 985:Core/Src/stm32f103xx_CMSIS.c **** 
 986:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 987:Core/Src/stm32f103xx_CMSIS.c **** 	*  . 10.3.6 Pending register (EXTI_PR)
 988:Core/Src/stm32f103xx_CMSIS.c **** 	*      .   Handler.
 989:Core/Src/stm32f103xx_CMSIS.c **** 	*    ,      .
 990:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 991:Core/Src/stm32f103xx_CMSIS.c **** 
 992:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 993:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 19:0 PRx: Pending bit
 994:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: No trigger request occurred
 995:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: selected trigger request occurred
 996:Core/Src/stm32f103xx_CMSIS.c **** 	*  This bit is set when the selected edge event arrives on the external interrupt line. This bit i
 997:Core/Src/stm32f103xx_CMSIS.c **** 	*  cleared by writing a 1 into the bit.
 998:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: Bit 19 is used in connectivity line devices only and is reserved otherwise.
 999:Core/Src/stm32f103xx_CMSIS.c **** 	*/
1000:Core/Src/stm32f103xx_CMSIS.c **** 
1001:Core/Src/stm32f103xx_CMSIS.c **** 	// SET_BIT(EXTI->PR, EXTI_PR_PR0); //   
1002:Core/Src/stm32f103xx_CMSIS.c **** 
1003:Core/Src/stm32f103xx_CMSIS.c **** 	/**
1004:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:20 Reserved, must be kept at reset value (0)
1005:Core/Src/stm32f103xx_CMSIS.c **** 	*/
1006:Core/Src/stm32f103xx_CMSIS.c **** 
1007:Core/Src/stm32f103xx_CMSIS.c **** 	NVIC_EnableIRQ(EXTI0_IRQn); //    EXTI0
 1556              		.loc 1 1007 2
 1557 001c 0620     		movs	r0, #6
 1558 001e FFF7FEFF 		bl	__NVIC_EnableIRQ
1008:Core/Src/stm32f103xx_CMSIS.c **** }
 1559              		.loc 1 1008 1
 1560 0022 00BF     		nop
 1561 0024 80BD     		pop	{r7, pc}
 1562              	.L97:
 1563 0026 00BF     		.align	2
 1564              	.L96:
 1565 0028 00040140 		.word	1073808384
 1566              		.cfi_endproc
 1567              	.LFE84:
 1569              		.section	.text.EXTI0_IRQHandler,"ax",%progbits
 1570              		.align	1
 1571              		.weak	EXTI0_IRQHandler
 1572              		.syntax unified
 1573              		.thumb
 1574              		.thumb_func
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 73


 1576              	EXTI0_IRQHandler:
 1577              	.LFB85:
1009:Core/Src/stm32f103xx_CMSIS.c **** 
1010:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void EXTI0_IRQHandler(void) {
 1578              		.loc 1 1010 36
 1579              		.cfi_startproc
 1580              		@ args = 0, pretend = 0, frame = 0
 1581              		@ frame_needed = 1, uses_anonymous_args = 0
 1582              		@ link register save eliminated.
 1583 0000 80B4     		push	{r7}
 1584              		.cfi_def_cfa_offset 4
 1585              		.cfi_offset 7, -4
 1586 0002 00AF     		add	r7, sp, #0
 1587              		.cfi_def_cfa_register 7
1011:Core/Src/stm32f103xx_CMSIS.c **** 
1012:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(EXTI->PR, EXTI_PR_PR0); //  
 1588              		.loc 1 1012 2
 1589 0004 044B     		ldr	r3, .L99
 1590 0006 5B69     		ldr	r3, [r3, #20]
 1591 0008 034A     		ldr	r2, .L99
 1592 000a 43F00103 		orr	r3, r3, #1
 1593 000e 5361     		str	r3, [r2, #20]
1013:Core/Src/stm32f103xx_CMSIS.c **** 
1014:Core/Src/stm32f103xx_CMSIS.c **** }
 1594              		.loc 1 1014 1
 1595 0010 00BF     		nop
 1596 0012 BD46     		mov	sp, r7
 1597              		.cfi_def_cfa_register 13
 1598              		@ sp needed
 1599 0014 80BC     		pop	{r7}
 1600              		.cfi_restore 7
 1601              		.cfi_def_cfa_offset 0
 1602 0016 7047     		bx	lr
 1603              	.L100:
 1604              		.align	2
 1605              	.L99:
 1606 0018 00040140 		.word	1073808384
 1607              		.cfi_endproc
 1608              	.LFE85:
 1610              		.section	.text.CMSIS_TIM3_init,"ax",%progbits
 1611              		.align	1
 1612              		.global	CMSIS_TIM3_init
 1613              		.syntax unified
 1614              		.thumb
 1615              		.thumb_func
 1617              	CMSIS_TIM3_init:
 1618              	.LFB86:
1015:Core/Src/stm32f103xx_CMSIS.c **** 
1016:Core/Src/stm32f103xx_CMSIS.c **** /*================================    TIM3 ========================
1017:Core/Src/stm32f103xx_CMSIS.c **** 
1018:Core/Src/stm32f103xx_CMSIS.c **** /**
1019:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
1020:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif General-purpose timers (TIM2 to TIM5)
1021:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. . 15 General-purpose timers (TIM2 to TIM5) (. 365)
1022:Core/Src/stm32f103xx_CMSIS.c ****  *    ,    
1023:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
1024:Core/Src/stm32f103xx_CMSIS.c ****  */
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 74


1025:Core/Src/stm32f103xx_CMSIS.c ****  /**
1026:Core/Src/stm32f103xx_CMSIS.c ****  *   16 . PSC  16 .
1027:Core/Src/stm32f103xx_CMSIS.c ****  *  The time - base unit includes :
1028:Core/Src/stm32f103xx_CMSIS.c ****  *  Counter register(TIMx_CNT) -  
1029:Core/Src/stm32f103xx_CMSIS.c ****  *  Prescaler register(TIMx_PSC) -  
1030:Core/Src/stm32f103xx_CMSIS.c ****  *  Auto - Reload register(TIMx_ARR) -   
1031:Core/Src/stm32f103xx_CMSIS.c ****  *
1032:Core/Src/stm32f103xx_CMSIS.c ****  *      CK_CNT, 
1033:Core/Src/stm32f103xx_CMSIS.c ****  *    CEN,    TIMx_CR1 
1034:Core/Src/stm32f103xx_CMSIS.c ****  *  :     CNT_EN 
1035:Core/Src/stm32f103xx_CMSIS.c ****  *   TIMx->PSC      0 
1036:Core/Src/stm32f103xx_CMSIS.c ****  *     , ..  .
1037:Core/Src/stm32f103xx_CMSIS.c ****  */
1038:Core/Src/stm32f103xx_CMSIS.c ****  /**
1039:Core/Src/stm32f103xx_CMSIS.c ****  *  Counter modes
1040:Core/Src/stm32f103xx_CMSIS.c ****  *  Upcounting mode
1041:Core/Src/stm32f103xx_CMSIS.c ****  *    Up,    0   
1042:Core/Src/stm32f103xx_CMSIS.c ****  *      .
1043:Core/Src/stm32f103xx_CMSIS.c ****  *   Update     
1044:Core/Src/stm32f103xx_CMSIS.c ****  *     UG   TIMx->EGR( 
1045:Core/Src/stm32f103xx_CMSIS.c ****  *
1046:Core/Src/stm32f103xx_CMSIS.c ****  *   UEV   ,  
1047:Core/Src/stm32f103xx_CMSIS.c ****  *        
1048:Core/Src/stm32f103xx_CMSIS.c ****  *   .  Update   
1049:Core/Src/stm32f103xx_CMSIS.c ****  *       0,   
1050:Core/Src/stm32f103xx_CMSIS.c ****  *   .
1051:Core/Src/stm32f103xx_CMSIS.c ****  *   ,    URS (   
1052:Core/Src/stm32f103xx_CMSIS.c ****  *     UG   update UEV,  
1053:Core/Src/stm32f103xx_CMSIS.c ****  *     interrupt  DMA).   
1054:Core/Src/stm32f103xx_CMSIS.c ****  *  update,        
1055:Core/Src/stm32f103xx_CMSIS.c ****  *
1056:Core/Src/stm32f103xx_CMSIS.c ****  *    Update event,    
1057:Core/Src/stm32f103xx_CMSIS.c ****  *  UIF   TIMx->SR
1058:Core/Src/stm32f103xx_CMSIS.c ****  *    :
1059:Core/Src/stm32f103xx_CMSIS.c ****  *  -  TIMx->PSC   
1060:Core/Src/stm32f103xx_CMSIS.c ****  *  -     
1061:Core/Src/stm32f103xx_CMSIS.c **** 
1062:Core/Src/stm32f103xx_CMSIS.c ****  *  ARPE(auto-reload preload)  TIMx->CR1    TIMx->ARR
1063:Core/Src/stm32f103xx_CMSIS.c ****  *  ..   TIMx->CR1  ARPE  1,    TIMx->ARR
1064:Core/Src/stm32f103xx_CMSIS.c ****  *    TIMx->ARR ,   
1065:Core/Src/stm32f103xx_CMSIS.c ****  */
1066:Core/Src/stm32f103xx_CMSIS.c **** 
1067:Core/Src/stm32f103xx_CMSIS.c ****  /**
1068:Core/Src/stm32f103xx_CMSIS.c ****  *  Center-aligned mode (up/down counting)
1069:Core/Src/stm32f103xx_CMSIS.c ****  *       ,   
1070:Core/Src/stm32f103xx_CMSIS.c ****  *     ,   
1071:Core/Src/stm32f103xx_CMSIS.c ****  *    ,   
1072:Core/Src/stm32f103xx_CMSIS.c ****  *
1073:Core/Src/stm32f103xx_CMSIS.c ****  *  Center-aligned mode ,   CMS   TIMx->CR1  
1074:Core/Src/stm32f103xx_CMSIS.c ****  *  01 -      Down
1075:Core/Src/stm32f103xx_CMSIS.c ****  *  02 -      Up
1076:Core/Src/stm32f103xx_CMSIS.c ****  *  03 -      Down,   Up
1077:Core/Src/stm32f103xx_CMSIS.c ****  *  :   Edge    Center-aligned mode
1078:Core/Src/stm32f103xx_CMSIS.c ****  *         DIR   TI
1079:Core/Src/stm32f103xx_CMSIS.c ****  *        
1080:Core/Src/stm32f103xx_CMSIS.c **** 
1081:Core/Src/stm32f103xx_CMSIS.c ****  */
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 75


1082:Core/Src/stm32f103xx_CMSIS.c **** 
1083:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM3_init(void) {
 1619              		.loc 1 1083 28
 1620              		.cfi_startproc
 1621              		@ args = 0, pretend = 0, frame = 0
 1622              		@ frame_needed = 1, uses_anonymous_args = 0
 1623 0000 80B5     		push	{r7, lr}
 1624              		.cfi_def_cfa_offset 8
 1625              		.cfi_offset 7, -8
 1626              		.cfi_offset 14, -4
 1627 0002 00AF     		add	r7, sp, #0
 1628              		.cfi_def_cfa_register 7
1084:Core/Src/stm32f103xx_CMSIS.c **** 	/*   ( 48)*/
1085:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); //   
 1629              		.loc 1 1085 2
 1630 0004 264B     		ldr	r3, .L102
 1631 0006 DB69     		ldr	r3, [r3, #28]
 1632 0008 254A     		ldr	r2, .L102
 1633 000a 43F00203 		orr	r3, r3, #2
 1634 000e D361     		str	r3, [r2, #28]
1086:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 1635              		.loc 1 1086 2
 1636 0010 234B     		ldr	r3, .L102
 1637 0012 9B69     		ldr	r3, [r3, #24]
 1638 0014 224A     		ldr	r2, .L102
 1639 0016 43F00103 		orr	r3, r3, #1
 1640 001a 9361     		str	r3, [r2, #24]
1087:Core/Src/stm32f103xx_CMSIS.c **** 
1088:Core/Src/stm32f103xx_CMSIS.c **** 	/*  3 ( 404)*/
1089:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.1 TIMx control register 1 (TIMx_CR1)
1090:Core/Src/stm32f103xx_CMSIS.c **** 
1091:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(TIM3->CR1, TIM_CR1_CEN);  // 
1092:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CR1, TIM_CR1_UDIS); //  Update
 1641              		.loc 1 1092 2
 1642 001c 214B     		ldr	r3, .L102+4
 1643 001e 1B68     		ldr	r3, [r3]
 1644 0020 204A     		ldr	r2, .L102+4
 1645 0022 23F00203 		bic	r3, r3, #2
 1646 0026 1360     		str	r3, [r2]
1093:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CR1, TIM_CR1_URS); // 
 1647              		.loc 1 1093 2
 1648 0028 1E4B     		ldr	r3, .L102+4
 1649 002a 1B68     		ldr	r3, [r3]
 1650 002c 1D4A     		ldr	r2, .L102+4
 1651 002e 23F00403 		bic	r3, r3, #4
 1652 0032 1360     		str	r3, [r2]
1094:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CR1, TIM_CR1_OPM); //One pulse mode off(  
 1653              		.loc 1 1094 2
 1654 0034 1B4B     		ldr	r3, .L102+4
 1655 0036 1B68     		ldr	r3, [r3]
 1656 0038 1A4A     		ldr	r2, .L102+4
 1657 003a 23F00803 		bic	r3, r3, #8
 1658 003e 1360     		str	r3, [r2]
1095:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CR1, TIM_CR1_DIR); // 
 1659              		.loc 1 1095 2
 1660 0040 184B     		ldr	r3, .L102+4
 1661 0042 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 76


 1662 0044 174A     		ldr	r2, .L102+4
 1663 0046 23F01003 		bic	r3, r3, #16
 1664 004a 1360     		str	r3, [r2]
1096:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM3->CR1, TIM_CR1_CMS_Msk, 0b00 << TIM_CR1_CMS_Pos); //  
 1665              		.loc 1 1096 2
 1666 004c 154B     		ldr	r3, .L102+4
 1667 004e 1B68     		ldr	r3, [r3]
 1668 0050 144A     		ldr	r2, .L102+4
 1669 0052 23F06003 		bic	r3, r3, #96
 1670 0056 1360     		str	r3, [r2]
1097:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CR1, TIM_CR1_ARPE); //Auto-reload preload enable
 1671              		.loc 1 1097 2
 1672 0058 124B     		ldr	r3, .L102+4
 1673 005a 1B68     		ldr	r3, [r3]
 1674 005c 114A     		ldr	r2, .L102+4
 1675 005e 43F08003 		orr	r3, r3, #128
 1676 0062 1360     		str	r3, [r2]
1098:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM3->CR1, TIM_CR1_CKD_Msk, 0b00 << TIM_CR1_CKD_Pos); // 
 1677              		.loc 1 1098 2
 1678 0064 0F4B     		ldr	r3, .L102+4
 1679 0066 1B68     		ldr	r3, [r3]
 1680 0068 0E4A     		ldr	r2, .L102+4
 1681 006a 23F44073 		bic	r3, r3, #768
 1682 006e 1360     		str	r3, [r2]
1099:Core/Src/stm32f103xx_CMSIS.c **** 
1100:Core/Src/stm32f103xx_CMSIS.c **** 	/*  ( 409)*/
1101:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.4 TIMx DMA/Interrupt enable register (TIMx_DIER)
1102:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->DIER, TIM_DIER_UIE); //Update interrupt enable
 1683              		.loc 1 1102 2
 1684 0070 0C4B     		ldr	r3, .L102+4
 1685 0072 DB68     		ldr	r3, [r3, #12]
 1686 0074 0B4A     		ldr	r2, .L102+4
 1687 0076 43F00103 		orr	r3, r3, #1
 1688 007a D360     		str	r3, [r2, #12]
1103:Core/Src/stm32f103xx_CMSIS.c **** 
1104:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.5 TIMx status register (TIMx_SR) -  
1105:Core/Src/stm32f103xx_CMSIS.c **** 
1106:Core/Src/stm32f103xx_CMSIS.c **** 	TIM3->PSC = 7200 - 1;
 1689              		.loc 1 1106 6
 1690 007c 094B     		ldr	r3, .L102+4
 1691              		.loc 1 1106 12
 1692 007e 41F61F42 		movw	r2, #7199
 1693 0082 9A62     		str	r2, [r3, #40]
1107:Core/Src/stm32f103xx_CMSIS.c **** 	TIM3->ARR = 10 - 1;
 1694              		.loc 1 1107 6
 1695 0084 074B     		ldr	r3, .L102+4
 1696              		.loc 1 1107 12
 1697 0086 0922     		movs	r2, #9
 1698 0088 DA62     		str	r2, [r3, #44]
1108:Core/Src/stm32f103xx_CMSIS.c **** 
1109:Core/Src/stm32f103xx_CMSIS.c **** 	NVIC_EnableIRQ(TIM3_IRQn); //    3
 1699              		.loc 1 1109 2
 1700 008a 1D20     		movs	r0, #29
 1701 008c FFF7FEFF 		bl	__NVIC_EnableIRQ
1110:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CR1, TIM_CR1_CEN); // 
 1702              		.loc 1 1110 2
 1703 0090 044B     		ldr	r3, .L102+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 77


 1704 0092 1B68     		ldr	r3, [r3]
 1705 0094 034A     		ldr	r2, .L102+4
 1706 0096 43F00103 		orr	r3, r3, #1
 1707 009a 1360     		str	r3, [r2]
1111:Core/Src/stm32f103xx_CMSIS.c **** }
 1708              		.loc 1 1111 1
 1709 009c 00BF     		nop
 1710 009e 80BD     		pop	{r7, pc}
 1711              	.L103:
 1712              		.align	2
 1713              	.L102:
 1714 00a0 00100240 		.word	1073876992
 1715 00a4 00040040 		.word	1073742848
 1716              		.cfi_endproc
 1717              	.LFE86:
 1719              		.section	.text.CMSIS_TIM3_PWM_CHANNEL1_init,"ax",%progbits
 1720              		.align	1
 1721              		.global	CMSIS_TIM3_PWM_CHANNEL1_init
 1722              		.syntax unified
 1723              		.thumb
 1724              		.thumb_func
 1726              	CMSIS_TIM3_PWM_CHANNEL1_init:
 1727              	.LFB87:
1112:Core/Src/stm32f103xx_CMSIS.c **** 
1113:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM3_PWM_CHANNEL1_init(void) {
 1728              		.loc 1 1113 41
 1729              		.cfi_startproc
 1730              		@ args = 0, pretend = 0, frame = 0
 1731              		@ frame_needed = 1, uses_anonymous_args = 0
 1732              		@ link register save eliminated.
 1733 0000 80B4     		push	{r7}
 1734              		.cfi_def_cfa_offset 4
 1735              		.cfi_offset 7, -4
 1736 0002 00AF     		add	r7, sp, #0
 1737              		.cfi_def_cfa_register 7
1114:Core/Src/stm32f103xx_CMSIS.c **** 	/*  PA6  */
1115:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   
 1738              		.loc 1 1115 2
 1739 0004 234B     		ldr	r3, .L105
 1740 0006 9B69     		ldr	r3, [r3, #24]
 1741 0008 224A     		ldr	r2, .L105
 1742 000a 43F00403 		orr	r3, r3, #4
 1743 000e 9361     		str	r3, [r2, #24]
1116:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF6_Msk, 0b10 << GPIO_CRL_CNF6_Pos);
 1744              		.loc 1 1116 2
 1745 0010 214B     		ldr	r3, .L105+4
 1746 0012 1B68     		ldr	r3, [r3]
 1747 0014 23F04063 		bic	r3, r3, #201326592
 1748 0018 1F4A     		ldr	r2, .L105+4
 1749 001a 43F00063 		orr	r3, r3, #134217728
 1750 001e 1360     		str	r3, [r2]
1117:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE6_Msk, 0b11 << GPIO_CRL_MODE6_Pos);
 1751              		.loc 1 1117 2
 1752 0020 1D4B     		ldr	r3, .L105+4
 1753 0022 1B68     		ldr	r3, [r3]
 1754 0024 1C4A     		ldr	r2, .L105+4
 1755 0026 43F04073 		orr	r3, r3, #50331648
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 78


 1756 002a 1360     		str	r3, [r2]
1118:Core/Src/stm32f103xx_CMSIS.c **** 
1119:Core/Src/stm32f103xx_CMSIS.c **** 	/* ( 1)*/
1120:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_CC1S_Msk, 0b00 << TIM_CCMR1_CC1S_Pos); //CC1 channel is configur
 1757              		.loc 1 1120 2
 1758 002c 1B4B     		ldr	r3, .L105+8
 1759 002e 9B69     		ldr	r3, [r3, #24]
 1760 0030 1A4A     		ldr	r2, .L105+8
 1761 0032 23F00303 		bic	r3, r3, #3
 1762 0036 9361     		str	r3, [r2, #24]
1121:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC1FE); //Fast mode disable
 1763              		.loc 1 1121 2
 1764 0038 184B     		ldr	r3, .L105+8
 1765 003a 9B69     		ldr	r3, [r3, #24]
 1766 003c 174A     		ldr	r2, .L105+8
 1767 003e 23F00403 		bic	r3, r3, #4
 1768 0042 9361     		str	r3, [r2, #24]
1122:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CCMR1, TIM_CCMR1_OC1PE); //Preload enable
 1769              		.loc 1 1122 2
 1770 0044 154B     		ldr	r3, .L105+8
 1771 0046 9B69     		ldr	r3, [r3, #24]
 1772 0048 144A     		ldr	r2, .L105+8
 1773 004a 43F00803 		orr	r3, r3, #8
 1774 004e 9361     		str	r3, [r2, #24]
1123:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_OC1M_Msk, 0b110 << TIM_CCMR1_OC1M_Pos); //PWM MODE 1
 1775              		.loc 1 1123 2
 1776 0050 124B     		ldr	r3, .L105+8
 1777 0052 9B69     		ldr	r3, [r3, #24]
 1778 0054 23F07003 		bic	r3, r3, #112
 1779 0058 104A     		ldr	r2, .L105+8
 1780 005a 43F06003 		orr	r3, r3, #96
 1781 005e 9361     		str	r3, [r2, #24]
1124:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC1CE); //OC1Ref is not affected by the ETRF input
 1782              		.loc 1 1124 2
 1783 0060 0E4B     		ldr	r3, .L105+8
 1784 0062 9B69     		ldr	r3, [r3, #24]
 1785 0064 0D4A     		ldr	r2, .L105+8
 1786 0066 23F08003 		bic	r3, r3, #128
 1787 006a 9361     		str	r3, [r2, #24]
1125:Core/Src/stm32f103xx_CMSIS.c **** 
1126:Core/Src/stm32f103xx_CMSIS.c **** 	/* */
1127:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1128:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CCER, TIM_CCER_CC1E); //On - OC1 signal is output on the corresponding output pin. 
 1788              		.loc 1 1128 2
 1789 006c 0B4B     		ldr	r3, .L105+8
 1790 006e 1B6A     		ldr	r3, [r3, #32]
 1791 0070 0A4A     		ldr	r2, .L105+8
 1792 0072 43F00103 		orr	r3, r3, #1
 1793 0076 1362     		str	r3, [r2, #32]
1129:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CCER, TIM_CCER_CC1P); //OC1 active high.
 1794              		.loc 1 1129 2
 1795 0078 084B     		ldr	r3, .L105+8
 1796 007a 1B6A     		ldr	r3, [r3, #32]
 1797 007c 074A     		ldr	r2, .L105+8
 1798 007e 43F00203 		orr	r3, r3, #2
 1799 0082 1362     		str	r3, [r2, #32]
1130:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 79


1131:Core/Src/stm32f103xx_CMSIS.c **** 	TIM3->CCR1 = 5;
 1800              		.loc 1 1131 6
 1801 0084 054B     		ldr	r3, .L105+8
 1802              		.loc 1 1131 13
 1803 0086 0522     		movs	r2, #5
 1804 0088 5A63     		str	r2, [r3, #52]
1132:Core/Src/stm32f103xx_CMSIS.c **** }
 1805              		.loc 1 1132 1
 1806 008a 00BF     		nop
 1807 008c BD46     		mov	sp, r7
 1808              		.cfi_def_cfa_register 13
 1809              		@ sp needed
 1810 008e 80BC     		pop	{r7}
 1811              		.cfi_restore 7
 1812              		.cfi_def_cfa_offset 0
 1813 0090 7047     		bx	lr
 1814              	.L106:
 1815 0092 00BF     		.align	2
 1816              	.L105:
 1817 0094 00100240 		.word	1073876992
 1818 0098 00080140 		.word	1073809408
 1819 009c 00040040 		.word	1073742848
 1820              		.cfi_endproc
 1821              	.LFE87:
 1823              		.section	.text.CMSIS_TIM3_PWM_CHANNEL2_init,"ax",%progbits
 1824              		.align	1
 1825              		.global	CMSIS_TIM3_PWM_CHANNEL2_init
 1826              		.syntax unified
 1827              		.thumb
 1828              		.thumb_func
 1830              	CMSIS_TIM3_PWM_CHANNEL2_init:
 1831              	.LFB88:
1133:Core/Src/stm32f103xx_CMSIS.c **** 
1134:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM3_PWM_CHANNEL2_init(void) {
 1832              		.loc 1 1134 41
 1833              		.cfi_startproc
 1834              		@ args = 0, pretend = 0, frame = 0
 1835              		@ frame_needed = 1, uses_anonymous_args = 0
 1836              		@ link register save eliminated.
 1837 0000 80B4     		push	{r7}
 1838              		.cfi_def_cfa_offset 4
 1839              		.cfi_offset 7, -4
 1840 0002 00AF     		add	r7, sp, #0
 1841              		.cfi_def_cfa_register 7
1135:Core/Src/stm32f103xx_CMSIS.c **** 	/*  PA7  */
1136:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   
 1842              		.loc 1 1136 2
 1843 0004 234B     		ldr	r3, .L108
 1844 0006 9B69     		ldr	r3, [r3, #24]
 1845 0008 224A     		ldr	r2, .L108
 1846 000a 43F00403 		orr	r3, r3, #4
 1847 000e 9361     		str	r3, [r2, #24]
1137:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF7_Msk, 0b10 << GPIO_CRL_CNF7_Pos);
 1848              		.loc 1 1137 2
 1849 0010 214B     		ldr	r3, .L108+4
 1850 0012 1B68     		ldr	r3, [r3]
 1851 0014 23F04043 		bic	r3, r3, #-1073741824
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 80


 1852 0018 1F4A     		ldr	r2, .L108+4
 1853 001a 43F00043 		orr	r3, r3, #-2147483648
 1854 001e 1360     		str	r3, [r2]
1138:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE7_Msk, 0b11 << GPIO_CRL_MODE7_Pos);
 1855              		.loc 1 1138 2
 1856 0020 1D4B     		ldr	r3, .L108+4
 1857 0022 1B68     		ldr	r3, [r3]
 1858 0024 1C4A     		ldr	r2, .L108+4
 1859 0026 43F04053 		orr	r3, r3, #805306368
 1860 002a 1360     		str	r3, [r2]
1139:Core/Src/stm32f103xx_CMSIS.c **** 
1140:Core/Src/stm32f103xx_CMSIS.c **** 	/* ( 2)*/
1141:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_CC2S_Msk, 0b00 << TIM_CCMR1_CC2S_Pos); //CC1 channel is configur
 1861              		.loc 1 1141 2
 1862 002c 1B4B     		ldr	r3, .L108+8
 1863 002e 9B69     		ldr	r3, [r3, #24]
 1864 0030 1A4A     		ldr	r2, .L108+8
 1865 0032 23F44073 		bic	r3, r3, #768
 1866 0036 9361     		str	r3, [r2, #24]
1142:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC2FE); //Fast mode disable
 1867              		.loc 1 1142 2
 1868 0038 184B     		ldr	r3, .L108+8
 1869 003a 9B69     		ldr	r3, [r3, #24]
 1870 003c 174A     		ldr	r2, .L108+8
 1871 003e 23F48063 		bic	r3, r3, #1024
 1872 0042 9361     		str	r3, [r2, #24]
1143:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CCMR1, TIM_CCMR1_OC2PE); //Preload enable
 1873              		.loc 1 1143 2
 1874 0044 154B     		ldr	r3, .L108+8
 1875 0046 9B69     		ldr	r3, [r3, #24]
 1876 0048 144A     		ldr	r2, .L108+8
 1877 004a 43F40063 		orr	r3, r3, #2048
 1878 004e 9361     		str	r3, [r2, #24]
1144:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_OC2M_Msk, 0b110 << TIM_CCMR1_OC2M_Pos); //PWM MODE 1
 1879              		.loc 1 1144 2
 1880 0050 124B     		ldr	r3, .L108+8
 1881 0052 9B69     		ldr	r3, [r3, #24]
 1882 0054 23F4E043 		bic	r3, r3, #28672
 1883 0058 104A     		ldr	r2, .L108+8
 1884 005a 43F4C043 		orr	r3, r3, #24576
 1885 005e 9361     		str	r3, [r2, #24]
1145:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC2CE); //OC1Ref is not affected by the ETRF input
 1886              		.loc 1 1145 2
 1887 0060 0E4B     		ldr	r3, .L108+8
 1888 0062 9B69     		ldr	r3, [r3, #24]
 1889 0064 0D4A     		ldr	r2, .L108+8
 1890 0066 23F40043 		bic	r3, r3, #32768
 1891 006a 9361     		str	r3, [r2, #24]
1146:Core/Src/stm32f103xx_CMSIS.c **** 
1147:Core/Src/stm32f103xx_CMSIS.c **** 	/* */
1148:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1149:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CCER, TIM_CCER_CC2E); //On - OC1 signal is output on the corresponding output pin. 
 1892              		.loc 1 1149 2
 1893 006c 0B4B     		ldr	r3, .L108+8
 1894 006e 1B6A     		ldr	r3, [r3, #32]
 1895 0070 0A4A     		ldr	r2, .L108+8
 1896 0072 43F01003 		orr	r3, r3, #16
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 81


 1897 0076 1362     		str	r3, [r2, #32]
1150:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CCER, TIM_CCER_CC2P); //OC1 active high.
 1898              		.loc 1 1150 2
 1899 0078 084B     		ldr	r3, .L108+8
 1900 007a 1B6A     		ldr	r3, [r3, #32]
 1901 007c 074A     		ldr	r2, .L108+8
 1902 007e 23F02003 		bic	r3, r3, #32
 1903 0082 1362     		str	r3, [r2, #32]
1151:Core/Src/stm32f103xx_CMSIS.c **** 
1152:Core/Src/stm32f103xx_CMSIS.c **** 	TIM3->CCR2 = 5;
 1904              		.loc 1 1152 6
 1905 0084 054B     		ldr	r3, .L108+8
 1906              		.loc 1 1152 13
 1907 0086 0522     		movs	r2, #5
 1908 0088 9A63     		str	r2, [r3, #56]
1153:Core/Src/stm32f103xx_CMSIS.c **** }
 1909              		.loc 1 1153 1
 1910 008a 00BF     		nop
 1911 008c BD46     		mov	sp, r7
 1912              		.cfi_def_cfa_register 13
 1913              		@ sp needed
 1914 008e 80BC     		pop	{r7}
 1915              		.cfi_restore 7
 1916              		.cfi_def_cfa_offset 0
 1917 0090 7047     		bx	lr
 1918              	.L109:
 1919 0092 00BF     		.align	2
 1920              	.L108:
 1921 0094 00100240 		.word	1073876992
 1922 0098 00080140 		.word	1073809408
 1923 009c 00040040 		.word	1073742848
 1924              		.cfi_endproc
 1925              	.LFE88:
 1927              		.section	.text.TIM3_IRQHandler,"ax",%progbits
 1928              		.align	1
 1929              		.weak	TIM3_IRQHandler
 1930              		.syntax unified
 1931              		.thumb
 1932              		.thumb_func
 1934              	TIM3_IRQHandler:
 1935              	.LFB89:
1154:Core/Src/stm32f103xx_CMSIS.c **** 
1155:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void TIM3_IRQHandler(void) {
 1936              		.loc 1 1155 35
 1937              		.cfi_startproc
 1938              		@ args = 0, pretend = 0, frame = 0
 1939              		@ frame_needed = 1, uses_anonymous_args = 0
 1940              		@ link register save eliminated.
 1941 0000 80B4     		push	{r7}
 1942              		.cfi_def_cfa_offset 4
 1943              		.cfi_offset 7, -4
 1944 0002 00AF     		add	r7, sp, #0
 1945              		.cfi_def_cfa_register 7
1156:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(TIM3->SR, TIM_SR_UIF)) {
 1946              		.loc 1 1156 6
 1947 0004 074B     		ldr	r3, .L113
 1948 0006 1B69     		ldr	r3, [r3, #16]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 82


 1949 0008 03F00103 		and	r3, r3, #1
 1950              		.loc 1 1156 5
 1951 000c 002B     		cmp	r3, #0
 1952 000e 05D0     		beq	.L112
1157:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(TIM3->SR, TIM_SR_UIF); //  
 1953              		.loc 1 1157 3
 1954 0010 044B     		ldr	r3, .L113
 1955 0012 1B69     		ldr	r3, [r3, #16]
 1956 0014 034A     		ldr	r2, .L113
 1957 0016 23F00103 		bic	r3, r3, #1
 1958 001a 1361     		str	r3, [r2, #16]
 1959              	.L112:
1158:Core/Src/stm32f103xx_CMSIS.c **** 	}
1159:Core/Src/stm32f103xx_CMSIS.c **** }
 1960              		.loc 1 1159 1
 1961 001c 00BF     		nop
 1962 001e BD46     		mov	sp, r7
 1963              		.cfi_def_cfa_register 13
 1964              		@ sp needed
 1965 0020 80BC     		pop	{r7}
 1966              		.cfi_restore 7
 1967              		.cfi_def_cfa_offset 0
 1968 0022 7047     		bx	lr
 1969              	.L114:
 1970              		.align	2
 1971              	.L113:
 1972 0024 00040040 		.word	1073742848
 1973              		.cfi_endproc
 1974              	.LFE89:
 1976              		.section	.text.CMSIS_TIM1_init,"ax",%progbits
 1977              		.align	1
 1978              		.global	CMSIS_TIM1_init
 1979              		.syntax unified
 1980              		.thumb
 1981              		.thumb_func
 1983              	CMSIS_TIM1_init:
 1984              	.LFB90:
1160:Core/Src/stm32f103xx_CMSIS.c **** 
1161:Core/Src/stm32f103xx_CMSIS.c **** 
1162:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM1_init(void) {
 1985              		.loc 1 1162 28
 1986              		.cfi_startproc
 1987              		@ args = 0, pretend = 0, frame = 0
 1988              		@ frame_needed = 1, uses_anonymous_args = 0
 1989              		@ link register save eliminated.
 1990 0000 80B4     		push	{r7}
 1991              		.cfi_def_cfa_offset 4
 1992              		.cfi_offset 7, -4
 1993 0002 00AF     		add	r7, sp, #0
 1994              		.cfi_def_cfa_register 7
1163:Core/Src/stm32f103xx_CMSIS.c **** 	/*   ( 48)*/
1164:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); //   
 1995              		.loc 1 1164 2
 1996 0004 2C4B     		ldr	r3, .L116
 1997 0006 9B69     		ldr	r3, [r3, #24]
 1998 0008 2B4A     		ldr	r2, .L116
 1999 000a 43F40063 		orr	r3, r3, #2048
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 83


 2000 000e 9361     		str	r3, [r2, #24]
1165:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 2001              		.loc 1 1165 2
 2002 0010 294B     		ldr	r3, .L116
 2003 0012 9B69     		ldr	r3, [r3, #24]
 2004 0014 284A     		ldr	r2, .L116
 2005 0016 43F00103 		orr	r3, r3, #1
 2006 001a 9361     		str	r3, [r2, #24]
1166:Core/Src/stm32f103xx_CMSIS.c **** 
1167:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.1 TIMx control register 1 (TIMx_CR1)
1168:Core/Src/stm32f103xx_CMSIS.c **** 
1169:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(TIM1->CR1, TIM_CR1_CEN);  // 
1170:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CR1, TIM_CR1_UDIS); //  Update
 2007              		.loc 1 1170 2
 2008 001c 274B     		ldr	r3, .L116+4
 2009 001e 1B68     		ldr	r3, [r3]
 2010 0020 264A     		ldr	r2, .L116+4
 2011 0022 23F00203 		bic	r3, r3, #2
 2012 0026 1360     		str	r3, [r2]
1171:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CR1, TIM_CR1_URS); // 
 2013              		.loc 1 1171 2
 2014 0028 244B     		ldr	r3, .L116+4
 2015 002a 1B68     		ldr	r3, [r3]
 2016 002c 234A     		ldr	r2, .L116+4
 2017 002e 23F00403 		bic	r3, r3, #4
 2018 0032 1360     		str	r3, [r2]
1172:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CR1, TIM_CR1_OPM); //One pulse mode off(  
 2019              		.loc 1 1172 2
 2020 0034 214B     		ldr	r3, .L116+4
 2021 0036 1B68     		ldr	r3, [r3]
 2022 0038 204A     		ldr	r2, .L116+4
 2023 003a 23F00803 		bic	r3, r3, #8
 2024 003e 1360     		str	r3, [r2]
1173:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CR1, TIM_CR1_DIR); // 
 2025              		.loc 1 1173 2
 2026 0040 1E4B     		ldr	r3, .L116+4
 2027 0042 1B68     		ldr	r3, [r3]
 2028 0044 1D4A     		ldr	r2, .L116+4
 2029 0046 23F01003 		bic	r3, r3, #16
 2030 004a 1360     		str	r3, [r2]
1174:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->CR1, TIM_CR1_CMS_Msk, 0b00 << TIM_CR1_CMS_Pos); //  
 2031              		.loc 1 1174 2
 2032 004c 1B4B     		ldr	r3, .L116+4
 2033 004e 1B68     		ldr	r3, [r3]
 2034 0050 1A4A     		ldr	r2, .L116+4
 2035 0052 23F06003 		bic	r3, r3, #96
 2036 0056 1360     		str	r3, [r2]
1175:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->CR1, TIM_CR1_ARPE); //Auto-reload preload enable
 2037              		.loc 1 1175 2
 2038 0058 184B     		ldr	r3, .L116+4
 2039 005a 1B68     		ldr	r3, [r3]
 2040 005c 174A     		ldr	r2, .L116+4
 2041 005e 43F08003 		orr	r3, r3, #128
 2042 0062 1360     		str	r3, [r2]
1176:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->CR1, TIM_CR1_CKD_Msk, 0b00 << TIM_CR1_CKD_Pos); // 
 2043              		.loc 1 1176 2
 2044 0064 154B     		ldr	r3, .L116+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 84


 2045 0066 1B68     		ldr	r3, [r3]
 2046 0068 144A     		ldr	r2, .L116+4
 2047 006a 23F44073 		bic	r3, r3, #768
 2048 006e 1360     		str	r3, [r2]
1177:Core/Src/stm32f103xx_CMSIS.c **** 
1178:Core/Src/stm32f103xx_CMSIS.c **** 	/*  ( 409)*/
1179:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.4 TIMx DMA/Interrupt enable register (TIMx_DIER)
1180:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->DIER, TIM_DIER_UIE); //Update interrupt enable
 2049              		.loc 1 1180 2
 2050 0070 124B     		ldr	r3, .L116+4
 2051 0072 DB68     		ldr	r3, [r3, #12]
 2052 0074 114A     		ldr	r2, .L116+4
 2053 0076 43F00103 		orr	r3, r3, #1
 2054 007a D360     		str	r3, [r2, #12]
1181:Core/Src/stm32f103xx_CMSIS.c **** 
1182:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.5 TIMx status register (TIMx_SR) -  
1183:Core/Src/stm32f103xx_CMSIS.c **** 
1184:Core/Src/stm32f103xx_CMSIS.c **** 	TIM1->PSC = 72 - 1;
 2055              		.loc 1 1184 6
 2056 007c 0F4B     		ldr	r3, .L116+4
 2057              		.loc 1 1184 12
 2058 007e 4722     		movs	r2, #71
 2059 0080 9A62     		str	r2, [r3, #40]
1185:Core/Src/stm32f103xx_CMSIS.c **** 	TIM1->ARR = 1000 - 1;
 2060              		.loc 1 1185 6
 2061 0082 0E4B     		ldr	r3, .L116+4
 2062              		.loc 1 1185 12
 2063 0084 40F2E732 		movw	r2, #999
 2064 0088 DA62     		str	r2, [r3, #44]
1186:Core/Src/stm32f103xx_CMSIS.c **** 
1187:Core/Src/stm32f103xx_CMSIS.c **** 	/*  */
1188:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->BDTR, TIM_BDTR_LOCK_Msk, 0b00 << TIM_BDTR_LOCK_Pos);
 2065              		.loc 1 1188 2
 2066 008a 0C4B     		ldr	r3, .L116+4
 2067 008c 5B6C     		ldr	r3, [r3, #68]
 2068 008e 0B4A     		ldr	r2, .L116+4
 2069 0090 23F44073 		bic	r3, r3, #768
 2070 0094 5364     		str	r3, [r2, #68]
1189:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->BDTR, TIM_BDTR_AOE);
 2071              		.loc 1 1189 2
 2072 0096 094B     		ldr	r3, .L116+4
 2073 0098 5B6C     		ldr	r3, [r3, #68]
 2074 009a 084A     		ldr	r2, .L116+4
 2075 009c 43F48043 		orr	r3, r3, #16384
 2076 00a0 5364     		str	r3, [r2, #68]
1190:Core/Src/stm32f103xx_CMSIS.c **** 
1191:Core/Src/stm32f103xx_CMSIS.c **** 	//NVIC_EnableIRQ(TIM1_UP_IRQn); //    3
1192:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->CR1, TIM_CR1_CEN); // 
 2077              		.loc 1 1192 2
 2078 00a2 064B     		ldr	r3, .L116+4
 2079 00a4 1B68     		ldr	r3, [r3]
 2080 00a6 054A     		ldr	r2, .L116+4
 2081 00a8 43F00103 		orr	r3, r3, #1
 2082 00ac 1360     		str	r3, [r2]
1193:Core/Src/stm32f103xx_CMSIS.c **** 
1194:Core/Src/stm32f103xx_CMSIS.c **** 
1195:Core/Src/stm32f103xx_CMSIS.c **** }
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 85


 2083              		.loc 1 1195 1
 2084 00ae 00BF     		nop
 2085 00b0 BD46     		mov	sp, r7
 2086              		.cfi_def_cfa_register 13
 2087              		@ sp needed
 2088 00b2 80BC     		pop	{r7}
 2089              		.cfi_restore 7
 2090              		.cfi_def_cfa_offset 0
 2091 00b4 7047     		bx	lr
 2092              	.L117:
 2093 00b6 00BF     		.align	2
 2094              	.L116:
 2095 00b8 00100240 		.word	1073876992
 2096 00bc 002C0140 		.word	1073818624
 2097              		.cfi_endproc
 2098              	.LFE90:
 2100              		.section	.text.CMSIS_TIM1_PWM_CHANNEL1_init,"ax",%progbits
 2101              		.align	1
 2102              		.global	CMSIS_TIM1_PWM_CHANNEL1_init
 2103              		.syntax unified
 2104              		.thumb
 2105              		.thumb_func
 2107              	CMSIS_TIM1_PWM_CHANNEL1_init:
 2108              	.LFB91:
1196:Core/Src/stm32f103xx_CMSIS.c **** 
1197:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM1_PWM_CHANNEL1_init(void) {
 2109              		.loc 1 1197 41
 2110              		.cfi_startproc
 2111              		@ args = 0, pretend = 0, frame = 0
 2112              		@ frame_needed = 1, uses_anonymous_args = 0
 2113              		@ link register save eliminated.
 2114 0000 80B4     		push	{r7}
 2115              		.cfi_def_cfa_offset 4
 2116              		.cfi_offset 7, -4
 2117 0002 00AF     		add	r7, sp, #0
 2118              		.cfi_def_cfa_register 7
1198:Core/Src/stm32f103xx_CMSIS.c **** 	/*  PA8  */
1199:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   
 2119              		.loc 1 1199 2
 2120 0004 234B     		ldr	r3, .L119
 2121 0006 9B69     		ldr	r3, [r3, #24]
 2122 0008 224A     		ldr	r2, .L119
 2123 000a 43F00403 		orr	r3, r3, #4
 2124 000e 9361     		str	r3, [r2, #24]
1200:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF8_Msk, 0b10 << GPIO_CRH_CNF8_Pos);
 2125              		.loc 1 1200 2
 2126 0010 214B     		ldr	r3, .L119+4
 2127 0012 5B68     		ldr	r3, [r3, #4]
 2128 0014 23F00C03 		bic	r3, r3, #12
 2129 0018 1F4A     		ldr	r2, .L119+4
 2130 001a 43F00803 		orr	r3, r3, #8
 2131 001e 5360     		str	r3, [r2, #4]
1201:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE8_Msk, 0b11 << GPIO_CRH_MODE8_Pos);
 2132              		.loc 1 1201 2
 2133 0020 1D4B     		ldr	r3, .L119+4
 2134 0022 5B68     		ldr	r3, [r3, #4]
 2135 0024 1C4A     		ldr	r2, .L119+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 86


 2136 0026 43F00303 		orr	r3, r3, #3
 2137 002a 5360     		str	r3, [r2, #4]
1202:Core/Src/stm32f103xx_CMSIS.c **** 
1203:Core/Src/stm32f103xx_CMSIS.c **** 	/* ( 1)*/
1204:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_CC1S_Msk, 0b00 << TIM_CCMR1_CC1S_Pos); //CC1 channel is configur
 2138              		.loc 1 1204 2
 2139 002c 1B4B     		ldr	r3, .L119+8
 2140 002e 9B69     		ldr	r3, [r3, #24]
 2141 0030 1A4A     		ldr	r2, .L119+8
 2142 0032 23F00303 		bic	r3, r3, #3
 2143 0036 9361     		str	r3, [r2, #24]
1205:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC1FE); //Fast mode disable
 2144              		.loc 1 1205 2
 2145 0038 184B     		ldr	r3, .L119+8
 2146 003a 9B69     		ldr	r3, [r3, #24]
 2147 003c 174A     		ldr	r2, .L119+8
 2148 003e 23F00403 		bic	r3, r3, #4
 2149 0042 9361     		str	r3, [r2, #24]
1206:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->CCMR1, TIM_CCMR1_OC1PE); //Preload enable
 2150              		.loc 1 1206 2
 2151 0044 154B     		ldr	r3, .L119+8
 2152 0046 9B69     		ldr	r3, [r3, #24]
 2153 0048 144A     		ldr	r2, .L119+8
 2154 004a 43F00803 		orr	r3, r3, #8
 2155 004e 9361     		str	r3, [r2, #24]
1207:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_OC1M_Msk, 0b110 << TIM_CCMR1_OC1M_Pos); //PWM MODE 1
 2156              		.loc 1 1207 2
 2157 0050 124B     		ldr	r3, .L119+8
 2158 0052 9B69     		ldr	r3, [r3, #24]
 2159 0054 23F07003 		bic	r3, r3, #112
 2160 0058 104A     		ldr	r2, .L119+8
 2161 005a 43F06003 		orr	r3, r3, #96
 2162 005e 9361     		str	r3, [r2, #24]
1208:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC1CE); //OC1Ref is not affected by the ETRF input
 2163              		.loc 1 1208 2
 2164 0060 0E4B     		ldr	r3, .L119+8
 2165 0062 9B69     		ldr	r3, [r3, #24]
 2166 0064 0D4A     		ldr	r2, .L119+8
 2167 0066 23F08003 		bic	r3, r3, #128
 2168 006a 9361     		str	r3, [r2, #24]
1209:Core/Src/stm32f103xx_CMSIS.c **** 
1210:Core/Src/stm32f103xx_CMSIS.c **** 	/* */
1211:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1212:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->CCER, TIM_CCER_CC1E); //On - OC1 signal is output on the corresponding output pin.
 2169              		.loc 1 1212 2
 2170 006c 0B4B     		ldr	r3, .L119+8
 2171 006e 1B6A     		ldr	r3, [r3, #32]
 2172 0070 0A4A     		ldr	r2, .L119+8
 2173 0072 43F00103 		orr	r3, r3, #1
 2174 0076 1362     		str	r3, [r2, #32]
1213:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CCER, TIM_CCER_CC1P); //OC1 active high.
 2175              		.loc 1 1213 2
 2176 0078 084B     		ldr	r3, .L119+8
 2177 007a 1B6A     		ldr	r3, [r3, #32]
 2178 007c 074A     		ldr	r2, .L119+8
 2179 007e 23F00203 		bic	r3, r3, #2
 2180 0082 1362     		str	r3, [r2, #32]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 87


1214:Core/Src/stm32f103xx_CMSIS.c **** 
1215:Core/Src/stm32f103xx_CMSIS.c **** 	TIM1->CCR1 = 150;
 2181              		.loc 1 1215 6
 2182 0084 054B     		ldr	r3, .L119+8
 2183              		.loc 1 1215 13
 2184 0086 9622     		movs	r2, #150
 2185 0088 5A63     		str	r2, [r3, #52]
1216:Core/Src/stm32f103xx_CMSIS.c **** }
 2186              		.loc 1 1216 1
 2187 008a 00BF     		nop
 2188 008c BD46     		mov	sp, r7
 2189              		.cfi_def_cfa_register 13
 2190              		@ sp needed
 2191 008e 80BC     		pop	{r7}
 2192              		.cfi_restore 7
 2193              		.cfi_def_cfa_offset 0
 2194 0090 7047     		bx	lr
 2195              	.L120:
 2196 0092 00BF     		.align	2
 2197              	.L119:
 2198 0094 00100240 		.word	1073876992
 2199 0098 00080140 		.word	1073809408
 2200 009c 002C0140 		.word	1073818624
 2201              		.cfi_endproc
 2202              	.LFE91:
 2204              		.section	.text.CMSIS_TIM1_PWM_CHANNEL2_init,"ax",%progbits
 2205              		.align	1
 2206              		.global	CMSIS_TIM1_PWM_CHANNEL2_init
 2207              		.syntax unified
 2208              		.thumb
 2209              		.thumb_func
 2211              	CMSIS_TIM1_PWM_CHANNEL2_init:
 2212              	.LFB92:
1217:Core/Src/stm32f103xx_CMSIS.c **** 
1218:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM1_PWM_CHANNEL2_init(void) {
 2213              		.loc 1 1218 41
 2214              		.cfi_startproc
 2215              		@ args = 0, pretend = 0, frame = 0
 2216              		@ frame_needed = 1, uses_anonymous_args = 0
 2217              		@ link register save eliminated.
 2218 0000 80B4     		push	{r7}
 2219              		.cfi_def_cfa_offset 4
 2220              		.cfi_offset 7, -4
 2221 0002 00AF     		add	r7, sp, #0
 2222              		.cfi_def_cfa_register 7
1219:Core/Src/stm32f103xx_CMSIS.c **** 	/*  PA9  */
1220:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   
 2223              		.loc 1 1220 2
 2224 0004 234B     		ldr	r3, .L122
 2225 0006 9B69     		ldr	r3, [r3, #24]
 2226 0008 224A     		ldr	r2, .L122
 2227 000a 43F00403 		orr	r3, r3, #4
 2228 000e 9361     		str	r3, [r2, #24]
1221:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF9_Msk, 0b10 << GPIO_CRH_CNF9_Pos);
 2229              		.loc 1 1221 2
 2230 0010 214B     		ldr	r3, .L122+4
 2231 0012 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 88


 2232 0014 23F0C003 		bic	r3, r3, #192
 2233 0018 1F4A     		ldr	r2, .L122+4
 2234 001a 43F08003 		orr	r3, r3, #128
 2235 001e 5360     		str	r3, [r2, #4]
1222:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE9_Msk, 0b11 << GPIO_CRH_MODE9_Pos);
 2236              		.loc 1 1222 2
 2237 0020 1D4B     		ldr	r3, .L122+4
 2238 0022 5B68     		ldr	r3, [r3, #4]
 2239 0024 1C4A     		ldr	r2, .L122+4
 2240 0026 43F03003 		orr	r3, r3, #48
 2241 002a 5360     		str	r3, [r2, #4]
1223:Core/Src/stm32f103xx_CMSIS.c **** 
1224:Core/Src/stm32f103xx_CMSIS.c **** 	/* ( 2)*/
1225:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_CC2S_Msk, 0b00 << TIM_CCMR1_CC2S_Pos); //CC1 channel is configur
 2242              		.loc 1 1225 2
 2243 002c 1B4B     		ldr	r3, .L122+8
 2244 002e 9B69     		ldr	r3, [r3, #24]
 2245 0030 1A4A     		ldr	r2, .L122+8
 2246 0032 23F44073 		bic	r3, r3, #768
 2247 0036 9361     		str	r3, [r2, #24]
1226:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC2FE); //Fast mode disable
 2248              		.loc 1 1226 2
 2249 0038 184B     		ldr	r3, .L122+8
 2250 003a 9B69     		ldr	r3, [r3, #24]
 2251 003c 174A     		ldr	r2, .L122+8
 2252 003e 23F48063 		bic	r3, r3, #1024
 2253 0042 9361     		str	r3, [r2, #24]
1227:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->CCMR1, TIM_CCMR1_OC2PE); //Preload enable
 2254              		.loc 1 1227 2
 2255 0044 154B     		ldr	r3, .L122+8
 2256 0046 9B69     		ldr	r3, [r3, #24]
 2257 0048 144A     		ldr	r2, .L122+8
 2258 004a 43F40063 		orr	r3, r3, #2048
 2259 004e 9361     		str	r3, [r2, #24]
1228:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_OC2M_Msk, 0b110 << TIM_CCMR1_OC2M_Pos); //PWM MODE 1
 2260              		.loc 1 1228 2
 2261 0050 124B     		ldr	r3, .L122+8
 2262 0052 9B69     		ldr	r3, [r3, #24]
 2263 0054 23F4E043 		bic	r3, r3, #28672
 2264 0058 104A     		ldr	r2, .L122+8
 2265 005a 43F4C043 		orr	r3, r3, #24576
 2266 005e 9361     		str	r3, [r2, #24]
1229:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC2CE); //OC1Ref is not affected by the ETRF input
 2267              		.loc 1 1229 2
 2268 0060 0E4B     		ldr	r3, .L122+8
 2269 0062 9B69     		ldr	r3, [r3, #24]
 2270 0064 0D4A     		ldr	r2, .L122+8
 2271 0066 23F40043 		bic	r3, r3, #32768
 2272 006a 9361     		str	r3, [r2, #24]
1230:Core/Src/stm32f103xx_CMSIS.c **** 
1231:Core/Src/stm32f103xx_CMSIS.c **** 	/* */
1232:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1233:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->CCER, TIM_CCER_CC2E); //On - OC1 signal is output on the corresponding output pin.
 2273              		.loc 1 1233 2
 2274 006c 0B4B     		ldr	r3, .L122+8
 2275 006e 1B6A     		ldr	r3, [r3, #32]
 2276 0070 0A4A     		ldr	r2, .L122+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 89


 2277 0072 43F01003 		orr	r3, r3, #16
 2278 0076 1362     		str	r3, [r2, #32]
1234:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CCER, TIM_CCER_CC2P); //OC1 active high.
 2279              		.loc 1 1234 2
 2280 0078 084B     		ldr	r3, .L122+8
 2281 007a 1B6A     		ldr	r3, [r3, #32]
 2282 007c 074A     		ldr	r2, .L122+8
 2283 007e 23F02003 		bic	r3, r3, #32
 2284 0082 1362     		str	r3, [r2, #32]
1235:Core/Src/stm32f103xx_CMSIS.c **** 
1236:Core/Src/stm32f103xx_CMSIS.c **** 	TIM1->CCR2 = 250;
 2285              		.loc 1 1236 6
 2286 0084 054B     		ldr	r3, .L122+8
 2287              		.loc 1 1236 13
 2288 0086 FA22     		movs	r2, #250
 2289 0088 9A63     		str	r2, [r3, #56]
1237:Core/Src/stm32f103xx_CMSIS.c **** }
 2290              		.loc 1 1237 1
 2291 008a 00BF     		nop
 2292 008c BD46     		mov	sp, r7
 2293              		.cfi_def_cfa_register 13
 2294              		@ sp needed
 2295 008e 80BC     		pop	{r7}
 2296              		.cfi_restore 7
 2297              		.cfi_def_cfa_offset 0
 2298 0090 7047     		bx	lr
 2299              	.L123:
 2300 0092 00BF     		.align	2
 2301              	.L122:
 2302 0094 00100240 		.word	1073876992
 2303 0098 00080140 		.word	1073809408
 2304 009c 002C0140 		.word	1073818624
 2305              		.cfi_endproc
 2306              	.LFE92:
 2308              		.section	.text.TIM1_UP_IRQHandler,"ax",%progbits
 2309              		.align	1
 2310              		.weak	TIM1_UP_IRQHandler
 2311              		.syntax unified
 2312              		.thumb
 2313              		.thumb_func
 2315              	TIM1_UP_IRQHandler:
 2316              	.LFB93:
1238:Core/Src/stm32f103xx_CMSIS.c **** 
1239:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void TIM1_UP_IRQHandler(void) {
 2317              		.loc 1 1239 38
 2318              		.cfi_startproc
 2319              		@ args = 0, pretend = 0, frame = 0
 2320              		@ frame_needed = 1, uses_anonymous_args = 0
 2321              		@ link register save eliminated.
 2322 0000 80B4     		push	{r7}
 2323              		.cfi_def_cfa_offset 4
 2324              		.cfi_offset 7, -4
 2325 0002 00AF     		add	r7, sp, #0
 2326              		.cfi_def_cfa_register 7
1240:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(TIM1->SR, TIM_SR_UIF)) {
 2327              		.loc 1 1240 6
 2328 0004 074B     		ldr	r3, .L127
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 90


 2329 0006 1B69     		ldr	r3, [r3, #16]
 2330 0008 03F00103 		and	r3, r3, #1
 2331              		.loc 1 1240 5
 2332 000c 002B     		cmp	r3, #0
 2333 000e 05D0     		beq	.L126
1241:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(TIM1->SR, TIM_SR_UIF); //  
 2334              		.loc 1 1241 3
 2335 0010 044B     		ldr	r3, .L127
 2336 0012 1B69     		ldr	r3, [r3, #16]
 2337 0014 034A     		ldr	r2, .L127
 2338 0016 23F00103 		bic	r3, r3, #1
 2339 001a 1361     		str	r3, [r2, #16]
 2340              	.L126:
1242:Core/Src/stm32f103xx_CMSIS.c **** 	}
1243:Core/Src/stm32f103xx_CMSIS.c **** }
 2341              		.loc 1 1243 1
 2342 001c 00BF     		nop
 2343 001e BD46     		mov	sp, r7
 2344              		.cfi_def_cfa_register 13
 2345              		@ sp needed
 2346 0020 80BC     		pop	{r7}
 2347              		.cfi_restore 7
 2348              		.cfi_def_cfa_offset 0
 2349 0022 7047     		bx	lr
 2350              	.L128:
 2351              		.align	2
 2352              	.L127:
 2353 0024 002C0140 		.word	1073818624
 2354              		.cfi_endproc
 2355              	.LFE93:
 2357              		.global	ADC_RAW_Data
 2358              		.section	.bss.ADC_RAW_Data,"aw",%nobits
 2359              		.align	2
 2362              	ADC_RAW_Data:
 2363 0000 00000000 		.space	4
 2364              		.section	.text.CMSIS_ADC_DMA_init,"ax",%progbits
 2365              		.align	1
 2366              		.global	CMSIS_ADC_DMA_init
 2367              		.syntax unified
 2368              		.thumb
 2369              		.thumb_func
 2371              	CMSIS_ADC_DMA_init:
 2372              	.LFB94:
1244:Core/Src/stm32f103xx_CMSIS.c **** 
1245:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  ADC ========================================
1246:Core/Src/stm32f103xx_CMSIS.c **** 
1247:Core/Src/stm32f103xx_CMSIS.c **** /**
1248:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1249:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Analog-to-digital converter (ADC)
1250:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .11 Analog-to-digital converter (ADC) (. 215)
1251:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1252:Core/Src/stm32f103xx_CMSIS.c **** */
1253:Core/Src/stm32f103xx_CMSIS.c **** //STM32  12    
1254:Core/Src/stm32f103xx_CMSIS.c **** //   18  , 
1255:Core/Src/stm32f103xx_CMSIS.c **** // .
1256:Core/Src/stm32f103xx_CMSIS.c **** //-    
1257:Core/Src/stm32f103xx_CMSIS.c **** //    16-  
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 91


1258:Core/Src/stm32f103xx_CMSIS.c **** 
1259:Core/Src/stm32f103xx_CMSIS.c **** //      
1260:Core/Src/stm32f103xx_CMSIS.c **** //     14 .
1261:Core/Src/stm32f103xx_CMSIS.c **** 
1262:Core/Src/stm32f103xx_CMSIS.c **** /*                                   Table 65. ADC pins                                            
1263:Core/Src/stm32f103xx_CMSIS.c **** /*
1264:Core/Src/stm32f103xx_CMSIS.c **** 	 Name     |        Signal type                | Remarks
1265:Core/Src/stm32f103xx_CMSIS.c **** 	 VREF+    | Input, analog reference positive  | The higher/positive reference voltage for the ADC,
1266:Core/Src/stm32f103xx_CMSIS.c **** 			  |                                   |          2.4 V <= VREF+ <= VDDA
1267:Core/Src/stm32f103xx_CMSIS.c **** 	VDDA(1)   |       Input, analog supply        | Analog power supply equal to VDD and
1268:Core/Src/stm32f103xx_CMSIS.c **** 			  |                                   |          2.4 V <= VDDA <= 3.6 V
1269:Core/Src/stm32f103xx_CMSIS.c **** 	 VREF-    | Input, analog reference negative  | The lower/negative reference voltage for the ADC,
1270:Core/Src/stm32f103xx_CMSIS.c **** 			  |                                   |              VREF- = VSSA
1271:Core/Src/stm32f103xx_CMSIS.c **** 	VSSA(1)   |    Input, analog supply ground    |    Ground for analog power supply equal to VSS
1272:Core/Src/stm32f103xx_CMSIS.c **** ADCx_IN[15:0] |         Analog signals            |           Up to 21 analog channels(2)
1273:Core/Src/stm32f103xx_CMSIS.c **** */
1274:Core/Src/stm32f103xx_CMSIS.c **** 
1275:Core/Src/stm32f103xx_CMSIS.c **** /*11.3.1 ADC on-off control(. 218)*/
1276:Core/Src/stm32f103xx_CMSIS.c **** //  ,   ADON   ADC_CR2. 
1277:Core/Src/stm32f103xx_CMSIS.c **** //  ADON    ,  
1278:Core/Src/stm32f103xx_CMSIS.c **** // ,   ADON 
1279:Core/Src/stm32f103xx_CMSIS.c **** //  ,     
1280:Core/Src/stm32f103xx_CMSIS.c **** //        ( 
1281:Core/Src/stm32f103xx_CMSIS.c **** 
1282:Core/Src/stm32f103xx_CMSIS.c **** /*11.3.3 Channel selection(. 218)*/
1283:Core/Src/stm32f103xx_CMSIS.c **** // 16  .  
1284:Core/Src/stm32f103xx_CMSIS.c **** //  .    
1285:Core/Src/stm32f103xx_CMSIS.c **** //       . 
1286:Core/Src/stm32f103xx_CMSIS.c **** //Ch3, Ch8, Ch2, Ch2, Ch0, Ch2, Ch2, Ch15.
1287:Core/Src/stm32f103xx_CMSIS.c **** /*
1288:Core/Src/stm32f103xx_CMSIS.c ****  *     16 . 
1289:Core/Src/stm32f103xx_CMSIS.c ****  *       ADC_SQ
1290:Core/Src/stm32f103xx_CMSIS.c ****  *      
1291:Core/Src/stm32f103xx_CMSIS.c ****  *
1292:Core/Src/stm32f103xx_CMSIS.c ****  *     4 . 
1293:Core/Src/stm32f103xx_CMSIS.c ****  *    ADC_ISQR.   
1294:Core/Src/stm32f103xx_CMSIS.c ****  * L[1:0]   ADC_ISQR.
1295:Core/Src/stm32f103xx_CMSIS.c ****  *
1296:Core/Src/stm32f103xx_CMSIS.c ****  *   ADC_SQRx  ADC_ISQR    
1297:Core/Src/stm32f103xx_CMSIS.c ****  *      
1298:Core/Src/stm32f103xx_CMSIS.c ****  * */
1299:Core/Src/stm32f103xx_CMSIS.c **** 
1300:Core/Src/stm32f103xx_CMSIS.c ****  /*Temperature sensor/VREFINT internal channels*/
1301:Core/Src/stm32f103xx_CMSIS.c ****  /*      ADCx_IN16,  
1302:Core/Src/stm32f103xx_CMSIS.c ****   *        
1303:Core/Src/stm32f103xx_CMSIS.c **** 
1304:Core/Src/stm32f103xx_CMSIS.c ****   /*11.4 Calibration*/
1305:Core/Src/stm32f103xx_CMSIS.c ****   /*     . 
1306:Core/Src/stm32f103xx_CMSIS.c ****    *   .   
1307:Core/Src/stm32f103xx_CMSIS.c ****    *        
1308:Core/Src/stm32f103xx_CMSIS.c ****    *
1309:Core/Src/stm32f103xx_CMSIS.c ****    *     CAL  
1310:Core/Src/stm32f103xx_CMSIS.c ****    *
1311:Core/Src/stm32f103xx_CMSIS.c ****    *   ,  CAL  
1312:Core/Src/stm32f103xx_CMSIS.c ****    *       
1313:Core/Src/stm32f103xx_CMSIS.c ****    *  .
1314:Core/Src/stm32f103xx_CMSIS.c ****    *
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 92


1315:Core/Src/stm32f103xx_CMSIS.c ****    * :      
1316:Core/Src/stm32f103xx_CMSIS.c ****    * */
1317:Core/Src/stm32f103xx_CMSIS.c **** 
1318:Core/Src/stm32f103xx_CMSIS.c ****    /*11.8 DMA request(. 227)*/
1319:Core/Src/stm32f103xx_CMSIS.c ****    /*     
1320:Core/Src/stm32f103xx_CMSIS.c **** 	*  DMA      
1321:Core/Src/stm32f103xx_CMSIS.c **** 	*     ADC_DR.
1322:Core/Src/stm32f103xx_CMSIS.c **** 	*
1323:Core/Src/stm32f103xx_CMSIS.c **** 	*      
1324:Core/Src/stm32f103xx_CMSIS.c **** 	*   ADC_DR   ,  
1325:Core/Src/stm32f103xx_CMSIS.c **** 
1326:Core/Src/stm32f103xx_CMSIS.c **** 	/*11.11 ADC interrupts(. 236)*/
1327:Core/Src/stm32f103xx_CMSIS.c **** 	/*
1328:Core/Src/stm32f103xx_CMSIS.c **** 	 *       
1329:Core/Src/stm32f103xx_CMSIS.c **** 	 *     .
1330:Core/Src/stm32f103xx_CMSIS.c **** 	 *
1331:Core/Src/stm32f103xx_CMSIS.c **** 	 *  ADC1  ADC2       
1332:Core/Src/stm32f103xx_CMSIS.c **** 	 *  .
1333:Core/Src/stm32f103xx_CMSIS.c **** 	 * */
1334:Core/Src/stm32f103xx_CMSIS.c **** 
1335:Core/Src/stm32f103xx_CMSIS.c **** 	 /*
1336:Core/Src/stm32f103xx_CMSIS.c **** 	  *       ADC_SR,   
1337:Core/Src/stm32f103xx_CMSIS.c **** 	  * - JSTRT (    
1338:Core/Src/stm32f103xx_CMSIS.c **** 	  * - STRT (    
1339:Core/Src/stm32f103xx_CMSIS.c **** 	  * */
1340:Core/Src/stm32f103xx_CMSIS.c **** 
1341:Core/Src/stm32f103xx_CMSIS.c **** 	  /*Table 71. ADC interrupts*/
1342:Core/Src/stm32f103xx_CMSIS.c ****   /*
1343:Core/Src/stm32f103xx_CMSIS.c ****    *          Interrupt event          |         Event flag             |        Enable Control bit
1344:Core/Src/stm32f103xx_CMSIS.c ****    *   End of conversion regular group |             EOC                |              EOCIE
1345:Core/Src/stm32f103xx_CMSIS.c ****    *  End of conversion injected group |             JEOC               |             JEOCIE
1346:Core/Src/stm32f103xx_CMSIS.c ****    * Analog watchdog status bit is set |             AWD                |              AWDIE
1347:Core/Src/stm32f103xx_CMSIS.c ****    */
1348:Core/Src/stm32f103xx_CMSIS.c **** 
1349:Core/Src/stm32f103xx_CMSIS.c **** volatile uint16_t ADC_RAW_Data[2] = { 0, }; //,    
1350:Core/Src/stm32f103xx_CMSIS.c **** 
1351:Core/Src/stm32f103xx_CMSIS.c **** 
1352:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_ADC_DMA_init(void) {
 2373              		.loc 1 1352 31
 2374              		.cfi_startproc
 2375              		@ args = 0, pretend = 0, frame = 0
 2376              		@ frame_needed = 1, uses_anonymous_args = 0
 2377 0000 80B5     		push	{r7, lr}
 2378              		.cfi_def_cfa_offset 8
 2379              		.cfi_offset 7, -8
 2380              		.cfi_offset 14, -4
 2381 0002 00AF     		add	r7, sp, #0
 2382              		.cfi_def_cfa_register 7
1353:Core/Src/stm32f103xx_CMSIS.c **** 	/*  DMA
1354:Core/Src/stm32f103xx_CMSIS.c **** 	*  :
1355:Core/Src/stm32f103xx_CMSIS.c **** 	*    DMA     278 "Chan
1356:Core/Src/stm32f103xx_CMSIS.c **** 
1357:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN); //  DMA1
 2383              		.loc 1 1357 2
 2384 0004 8E4B     		ldr	r3, .L131
 2385 0006 5B69     		ldr	r3, [r3, #20]
 2386 0008 8D4A     		ldr	r2, .L131
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 93


 2387 000a 43F00103 		orr	r3, r3, #1
 2388 000e 5361     		str	r3, [r2, #20]
1358:Core/Src/stm32f103xx_CMSIS.c **** 	DMA1_Channel1->CPAR = (uint32_t) & (ADC1->DR); //  
 2389              		.loc 1 1358 15
 2390 0010 8C4B     		ldr	r3, .L131+4
 2391              		.loc 1 1358 22
 2392 0012 8D4A     		ldr	r2, .L131+8
 2393 0014 9A60     		str	r2, [r3, #8]
1359:Core/Src/stm32f103xx_CMSIS.c **** 	DMA1_Channel1->CMAR = (uint32_t)ADC_RAW_Data; //   ,  
 2394              		.loc 1 1359 15
 2395 0016 8B4B     		ldr	r3, .L131+4
 2396              		.loc 1 1359 24
 2397 0018 8C4A     		ldr	r2, .L131+12
 2398              		.loc 1 1359 22
 2399 001a DA60     		str	r2, [r3, #12]
1360:Core/Src/stm32f103xx_CMSIS.c **** 	DMA1_Channel1->CNDTR = 2; //    
 2400              		.loc 1 1360 15
 2401 001c 894B     		ldr	r3, .L131+4
 2402              		.loc 1 1360 23
 2403 001e 0222     		movs	r2, #2
 2404 0020 5A60     		str	r2, [r3, #4]
1361:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(DMA1_Channel1->CCR, DMA_CCR_PL_Msk, 0b00 << DMA_CCR_PL_Pos); // 
 2405              		.loc 1 1361 2
 2406 0022 884B     		ldr	r3, .L131+4
 2407 0024 1B68     		ldr	r3, [r3]
 2408 0026 874A     		ldr	r2, .L131+4
 2409 0028 23F44053 		bic	r3, r3, #12288
 2410 002c 1360     		str	r3, [r2]
1362:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(DMA1_Channel1->CCR, DMA_CCR_DIR); //    
 2411              		.loc 1 1362 2
 2412 002e 854B     		ldr	r3, .L131+4
 2413 0030 1B68     		ldr	r3, [r3]
 2414 0032 844A     		ldr	r2, .L131+4
 2415 0034 23F01003 		bic	r3, r3, #16
 2416 0038 1360     		str	r3, [r2]
1363:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(DMA1_Channel1->CCR, DMA_CCR_CIRC); // DMA  Circular mode
 2417              		.loc 1 1363 2
 2418 003a 824B     		ldr	r3, .L131+4
 2419 003c 1B68     		ldr	r3, [r3]
 2420 003e 814A     		ldr	r2, .L131+4
 2421 0040 43F02003 		orr	r3, r3, #32
 2422 0044 1360     		str	r3, [r2]
1364:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(DMA1_Channel1->CCR, DMA_CCR_PSIZE_Msk, 0b01 << DMA_CCR_PSIZE_Pos); // 
 2423              		.loc 1 1364 2
 2424 0046 7F4B     		ldr	r3, .L131+4
 2425 0048 1B68     		ldr	r3, [r3]
 2426 004a 23F44073 		bic	r3, r3, #768
 2427 004e 7D4A     		ldr	r2, .L131+4
 2428 0050 43F48073 		orr	r3, r3, #256
 2429 0054 1360     		str	r3, [r2]
1365:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(DMA1_Channel1->CCR, DMA_CCR_MSIZE_Msk, 0b01 << DMA_CCR_MSIZE_Pos); // 
 2430              		.loc 1 1365 2
 2431 0056 7B4B     		ldr	r3, .L131+4
 2432 0058 1B68     		ldr	r3, [r3]
 2433 005a 23F44063 		bic	r3, r3, #3072
 2434 005e 794A     		ldr	r2, .L131+4
 2435 0060 43F48063 		orr	r3, r3, #1024
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 94


 2436 0064 1360     		str	r3, [r2]
1366:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(DMA1_Channel1->CCR, DMA_CCR_TCIE); //   
 2437              		.loc 1 1366 2
 2438 0066 774B     		ldr	r3, .L131+4
 2439 0068 1B68     		ldr	r3, [r3]
 2440 006a 764A     		ldr	r2, .L131+4
 2441 006c 43F00203 		orr	r3, r3, #2
 2442 0070 1360     		str	r3, [r2]
1367:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(DMA1_Channel1->CCR, DMA_CCR_HTIE); //   
 2443              		.loc 1 1367 2
 2444 0072 744B     		ldr	r3, .L131+4
 2445 0074 1B68     		ldr	r3, [r3]
 2446 0076 734A     		ldr	r2, .L131+4
 2447 0078 23F00403 		bic	r3, r3, #4
 2448 007c 1360     		str	r3, [r2]
1368:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(DMA1_Channel1->CCR, DMA_CCR_TEIE); //   
 2449              		.loc 1 1368 2
 2450 007e 714B     		ldr	r3, .L131+4
 2451 0080 1B68     		ldr	r3, [r3]
 2452 0082 704A     		ldr	r2, .L131+4
 2453 0084 43F00803 		orr	r3, r3, #8
 2454 0088 1360     		str	r3, [r2]
1369:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(DMA1_Channel1->CCR, DMA_CCR_MINC); //  
 2455              		.loc 1 1369 2
 2456 008a 6E4B     		ldr	r3, .L131+4
 2457 008c 1B68     		ldr	r3, [r3]
 2458 008e 6D4A     		ldr	r2, .L131+4
 2459 0090 43F08003 		orr	r3, r3, #128
 2460 0094 1360     		str	r3, [r2]
1370:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(DMA1_Channel1->CCR, DMA_CCR_EN); //DMA ON
 2461              		.loc 1 1370 2
 2462 0096 6B4B     		ldr	r3, .L131+4
 2463 0098 1B68     		ldr	r3, [r3]
 2464 009a 6A4A     		ldr	r2, .L131+4
 2465 009c 43F00103 		orr	r3, r3, #1
 2466 00a0 1360     		str	r3, [r2]
1371:Core/Src/stm32f103xx_CMSIS.c **** 	NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 2467              		.loc 1 1371 2
 2468 00a2 0B20     		movs	r0, #11
 2469 00a4 FFF7FEFF 		bl	__NVIC_EnableIRQ
1372:Core/Src/stm32f103xx_CMSIS.c **** 
1373:Core/Src/stm32f103xx_CMSIS.c **** 
1374:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); //  ADC1.
 2470              		.loc 1 1374 2
 2471 00a8 654B     		ldr	r3, .L131
 2472 00aa 9B69     		ldr	r3, [r3, #24]
 2473 00ac 644A     		ldr	r2, .L131
 2474 00ae 43F40073 		orr	r3, r3, #512
 2475 00b2 9361     		str	r3, [r2, #24]
1375:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //  
 2476              		.loc 1 1375 2
 2477 00b4 624B     		ldr	r3, .L131
 2478 00b6 9B69     		ldr	r3, [r3, #24]
 2479 00b8 614A     		ldr	r2, .L131
 2480 00ba 43F00403 		orr	r3, r3, #4
 2481 00be 9361     		str	r3, [r2, #24]
1376:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 95


1377:Core/Src/stm32f103xx_CMSIS.c **** 	/*  PA0  PA1   */
1378:Core/Src/stm32f103xx_CMSIS.c **** 	/*Pin PA0 - Analog*/
1379:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF0_Msk, 0b00 << GPIO_CRL_CNF0_Pos);
 2482              		.loc 1 1379 2
 2483 00c0 634B     		ldr	r3, .L131+16
 2484 00c2 1B68     		ldr	r3, [r3]
 2485 00c4 624A     		ldr	r2, .L131+16
 2486 00c6 23F00C03 		bic	r3, r3, #12
 2487 00ca 1360     		str	r3, [r2]
1380:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE0_Msk, 0b00 << GPIO_CRL_MODE0_Pos);
 2488              		.loc 1 1380 2
 2489 00cc 604B     		ldr	r3, .L131+16
 2490 00ce 1B68     		ldr	r3, [r3]
 2491 00d0 5F4A     		ldr	r2, .L131+16
 2492 00d2 23F00303 		bic	r3, r3, #3
 2493 00d6 1360     		str	r3, [r2]
1381:Core/Src/stm32f103xx_CMSIS.c **** 
1382:Core/Src/stm32f103xx_CMSIS.c **** 	/*Pin PA1 - Analog*/
1383:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF1_Msk, 0b00 << GPIO_CRL_CNF1_Pos);
 2494              		.loc 1 1383 2
 2495 00d8 5D4B     		ldr	r3, .L131+16
 2496 00da 1B68     		ldr	r3, [r3]
 2497 00dc 5C4A     		ldr	r2, .L131+16
 2498 00de 23F0C003 		bic	r3, r3, #192
 2499 00e2 1360     		str	r3, [r2]
1384:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE1_Msk, 0b00 << GPIO_CRL_MODE1_Pos);
 2500              		.loc 1 1384 2
 2501 00e4 5A4B     		ldr	r3, .L131+16
 2502 00e6 1B68     		ldr	r3, [r3]
 2503 00e8 594A     		ldr	r2, .L131+16
 2504 00ea 23F03003 		bic	r3, r3, #48
 2505 00ee 1360     		str	r3, [r2]
1385:Core/Src/stm32f103xx_CMSIS.c **** 
1386:Core/Src/stm32f103xx_CMSIS.c **** 
1387:Core/Src/stm32f103xx_CMSIS.c **** 	/*11.12 ADC registers( 237)*/
1388:Core/Src/stm32f103xx_CMSIS.c **** 	//11.12.2 ADC control register 1 (ADC_CR1)( 238)
1389:Core/Src/stm32f103xx_CMSIS.c **** 
1390:Core/Src/stm32f103xx_CMSIS.c **** 	//  :   (/)
1391:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_EOCIE); //EOC interrupt enabled/disabled. An interrupt is generated w
 2506              		.loc 1 1391 2
 2507 00f0 584B     		ldr	r3, .L131+20
 2508 00f2 5B68     		ldr	r3, [r3, #4]
 2509 00f4 574A     		ldr	r2, .L131+20
 2510 00f6 23F02003 		bic	r3, r3, #32
 2511 00fa 5360     		str	r3, [r2, #4]
1392:Core/Src/stm32f103xx_CMSIS.c **** 
1393:Core/Src/stm32f103xx_CMSIS.c **** 	//  : analog watchdog (/)
1394:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_AWDIE); //Analog watchdog interrupt disabled
 2512              		.loc 1 1394 2
 2513 00fc 554B     		ldr	r3, .L131+20
 2514 00fe 5B68     		ldr	r3, [r3, #4]
 2515 0100 544A     		ldr	r2, .L131+20
 2516 0102 23F04003 		bic	r3, r3, #64
 2517 0106 5360     		str	r3, [r2, #4]
1395:Core/Src/stm32f103xx_CMSIS.c **** 
1396:Core/Src/stm32f103xx_CMSIS.c **** 	//  :   (/)
1397:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_JEOCIE); //JEOC interrupt disabled
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 96


 2518              		.loc 1 1397 2
 2519 0108 524B     		ldr	r3, .L131+20
 2520 010a 5B68     		ldr	r3, [r3, #4]
 2521 010c 514A     		ldr	r2, .L131+20
 2522 010e 23F08003 		bic	r3, r3, #128
 2523 0112 5360     		str	r3, [r2, #4]
1398:Core/Src/stm32f103xx_CMSIS.c **** 
1399:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(ADC1->CR1, ADC_CR1_SCAN); //Scan mode enabled
 2524              		.loc 1 1399 2
 2525 0114 4F4B     		ldr	r3, .L131+20
 2526 0116 5B68     		ldr	r3, [r3, #4]
 2527 0118 4E4A     		ldr	r2, .L131+20
 2528 011a 43F48073 		orr	r3, r3, #256
 2529 011e 5360     		str	r3, [r2, #4]
1400:Core/Src/stm32f103xx_CMSIS.c **** 
1401:Core/Src/stm32f103xx_CMSIS.c **** 	/* :
1402:Core/Src/stm32f103xx_CMSIS.c **** 	*  EOC  JEOC     
1403:Core/Src/stm32f103xx_CMSIS.c **** 	*     EOCIE  JEOCIE.*/
1404:Core/Src/stm32f103xx_CMSIS.c **** 
1405:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_AWDSGL); //Analog watchdog enabled on all channels
 2530              		.loc 1 1405 2
 2531 0120 4C4B     		ldr	r3, .L131+20
 2532 0122 5B68     		ldr	r3, [r3, #4]
 2533 0124 4B4A     		ldr	r2, .L131+20
 2534 0126 23F40073 		bic	r3, r3, #512
 2535 012a 5360     		str	r3, [r2, #4]
1406:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_JAUTO); //Automatic injected group conversion disabled
 2536              		.loc 1 1406 2
 2537 012c 494B     		ldr	r3, .L131+20
 2538 012e 5B68     		ldr	r3, [r3, #4]
 2539 0130 484A     		ldr	r2, .L131+20
 2540 0132 23F48063 		bic	r3, r3, #1024
 2541 0136 5360     		str	r3, [r2, #4]
1407:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_DISCEN); //Discontinuous mode on regular channels disabled
 2542              		.loc 1 1407 2
 2543 0138 464B     		ldr	r3, .L131+20
 2544 013a 5B68     		ldr	r3, [r3, #4]
 2545 013c 454A     		ldr	r2, .L131+20
 2546 013e 23F40063 		bic	r3, r3, #2048
 2547 0142 5360     		str	r3, [r2, #4]
1408:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_JDISCEN); //Discontinuous mode on injected channels disabled
 2548              		.loc 1 1408 2
 2549 0144 434B     		ldr	r3, .L131+20
 2550 0146 5B68     		ldr	r3, [r3, #4]
 2551 0148 424A     		ldr	r2, .L131+20
 2552 014a 23F48053 		bic	r3, r3, #4096
 2553 014e 5360     		str	r3, [r2, #4]
1409:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->CR1, ADC_CR1_DUALMOD_Msk, 0b0110 << ADC_CR1_DUALMOD_Pos); //0110: Regular simulta
 2554              		.loc 1 1409 2
 2555 0150 404B     		ldr	r3, .L131+20
 2556 0152 5B68     		ldr	r3, [r3, #4]
 2557 0154 23F47023 		bic	r3, r3, #983040
 2558 0158 3E4A     		ldr	r2, .L131+20
 2559 015a 43F4C023 		orr	r3, r3, #393216
 2560 015e 5360     		str	r3, [r2, #4]
1410:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_JAWDEN); //Analog watchdog disabled on injected channels
 2561              		.loc 1 1410 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 97


 2562 0160 3C4B     		ldr	r3, .L131+20
 2563 0162 5B68     		ldr	r3, [r3, #4]
 2564 0164 3B4A     		ldr	r2, .L131+20
 2565 0166 23F48003 		bic	r3, r3, #4194304
 2566 016a 5360     		str	r3, [r2, #4]
1411:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_AWDEN); //Analog watchdog disabled on regular channels
 2567              		.loc 1 1411 2
 2568 016c 394B     		ldr	r3, .L131+20
 2569 016e 5B68     		ldr	r3, [r3, #4]
 2570 0170 384A     		ldr	r2, .L131+20
 2571 0172 23F40003 		bic	r3, r3, #8388608
 2572 0176 5360     		str	r3, [r2, #4]
1412:Core/Src/stm32f103xx_CMSIS.c **** 
1413:Core/Src/stm32f103xx_CMSIS.c **** 	/*11.12.3 ADC control register 2 (ADC_CR2)( 240)*/
1414:Core/Src/stm32f103xx_CMSIS.c **** 
1415:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(ADC1->CR2, ADC_CR2_ADON); // 
 2573              		.loc 1 1415 2
 2574 0178 364B     		ldr	r3, .L131+20
 2575 017a 9B68     		ldr	r3, [r3, #8]
 2576 017c 354A     		ldr	r2, .L131+20
 2577 017e 43F00103 		orr	r3, r3, #1
 2578 0182 9360     		str	r3, [r2, #8]
1416:Core/Src/stm32f103xx_CMSIS.c **** 
1417:Core/Src/stm32f103xx_CMSIS.c **** 	/* :
1418:Core/Src/stm32f103xx_CMSIS.c **** 	*       -  
1419:Core/Src/stm32f103xx_CMSIS.c **** 	*  ADON,    .
1420:Core/Src/stm32f103xx_CMSIS.c **** 	*      
1421:Core/Src/stm32f103xx_CMSIS.c **** 
1422:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(ADC1->CR2, ADC_CR2_CONT); //Continuous conversion mode( 
 2579              		.loc 1 1422 2
 2580 0184 334B     		ldr	r3, .L131+20
 2581 0186 9B68     		ldr	r3, [r3, #8]
 2582 0188 324A     		ldr	r2, .L131+20
 2583 018a 43F00203 		orr	r3, r3, #2
 2584 018e 9360     		str	r3, [r2, #8]
1423:Core/Src/stm32f103xx_CMSIS.c **** 
1424:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(ADC1->CR2, ADC_CR2_CAL); //Enable calibration
 2585              		.loc 1 1424 2
 2586 0190 304B     		ldr	r3, .L131+20
 2587 0192 9B68     		ldr	r3, [r3, #8]
 2588 0194 2F4A     		ldr	r2, .L131+20
 2589 0196 43F00403 		orr	r3, r3, #4
 2590 019a 9360     		str	r3, [r2, #8]
1425:Core/Src/stm32f103xx_CMSIS.c **** 
1426:Core/Src/stm32f103xx_CMSIS.c **** 	/*:
1427:Core/Src/stm32f103xx_CMSIS.c **** 	 *       
1428:Core/Src/stm32f103xx_CMSIS.c **** 	 *      
1429:Core/Src/stm32f103xx_CMSIS.c **** 
1430:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(ADC1->CR2, ADC_CR2_CAL)) ;//  
 2591              		.loc 1 1430 8
 2592 019c 00BF     		nop
 2593              	.L130:
 2594              		.loc 1 1430 9 discriminator 1
 2595 019e 2D4B     		ldr	r3, .L131+20
 2596 01a0 9B68     		ldr	r3, [r3, #8]
 2597 01a2 03F00403 		and	r3, r3, #4
 2598 01a6 002B     		cmp	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 98


 2599 01a8 F9D1     		bne	.L130
1431:Core/Src/stm32f103xx_CMSIS.c **** 	Delay_ms(1); //  GD32F103CBT6.  STM32F103CBT6   
 2600              		.loc 1 1431 2
 2601 01aa 0120     		movs	r0, #1
 2602 01ac FFF7FEFF 		bl	Delay_ms
1432:Core/Src/stm32f103xx_CMSIS.c **** 
1433:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(ADC1->CR2, ADC_CR2_DMA); //DMA 
 2603              		.loc 1 1433 2
 2604 01b0 284B     		ldr	r3, .L131+20
 2605 01b2 9B68     		ldr	r3, [r3, #8]
 2606 01b4 274A     		ldr	r2, .L131+20
 2607 01b6 43F48073 		orr	r3, r3, #256
 2608 01ba 9360     		str	r3, [r2, #8]
1434:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR2, ADC_CR2_ALIGN); //   
 2609              		.loc 1 1434 2
 2610 01bc 254B     		ldr	r3, .L131+20
 2611 01be 9B68     		ldr	r3, [r3, #8]
 2612 01c0 244A     		ldr	r2, .L131+20
 2613 01c2 23F40063 		bic	r3, r3, #2048
 2614 01c6 9360     		str	r3, [r2, #8]
1435:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->CR2, ADC_CR2_EXTSEL_Msk, 0b111 << ADC_CR2_EXTSEL_Pos); // 
 2615              		.loc 1 1435 2
 2616 01c8 224B     		ldr	r3, .L131+20
 2617 01ca 9B68     		ldr	r3, [r3, #8]
 2618 01cc 214A     		ldr	r2, .L131+20
 2619 01ce 43F46023 		orr	r3, r3, #917504
 2620 01d2 9360     		str	r3, [r2, #8]
1436:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR2, ADC_CR2_EXTTRIG); //Conversion on external event disabled
 2621              		.loc 1 1436 2
 2622 01d4 1F4B     		ldr	r3, .L131+20
 2623 01d6 9B68     		ldr	r3, [r3, #8]
 2624 01d8 1E4A     		ldr	r2, .L131+20
 2625 01da 23F48013 		bic	r3, r3, #1048576
 2626 01de 9360     		str	r3, [r2, #8]
1437:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(ADC1->CR2, ADC_CR2_SWSTART); // 
1438:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(ADC1->CR2, ADC_CR2_TSVREFE); //Temperature sensor and VREFINT channel enabled
 2627              		.loc 1 1438 2
 2628 01e0 1C4B     		ldr	r3, .L131+20
 2629 01e2 9B68     		ldr	r3, [r3, #8]
 2630 01e4 1B4A     		ldr	r2, .L131+20
 2631 01e6 43F40003 		orr	r3, r3, #8388608
 2632 01ea 9360     		str	r3, [r2, #8]
1439:Core/Src/stm32f103xx_CMSIS.c **** 
1440:Core/Src/stm32f103xx_CMSIS.c **** 
1441:Core/Src/stm32f103xx_CMSIS.c **** 	/*Note:
1442:Core/Src/stm32f103xx_CMSIS.c **** 	 * ADC1 analog Channel16 and Channel 17 are internally connected to the temperature
1443:Core/Src/stm32f103xx_CMSIS.c **** 	 * sensor and to VREFINT, respectively.
1444:Core/Src/stm32f103xx_CMSIS.c **** 	 * ADC2 analog input Channel16 and Channel17 are internally connected to VSS.
1445:Core/Src/stm32f103xx_CMSIS.c **** 	 * ADC3 analog inputs Channel14, Channel15, Channel16 and Channel17 are connected to VSS.*/
1446:Core/Src/stm32f103xx_CMSIS.c **** 
1447:Core/Src/stm32f103xx_CMSIS.c **** 	 // 11.12.5 ADC sample time register 2 (ADC_SMPR2)( 245)
1448:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->SMPR2, ADC_SMPR2_SMP0_Msk, 0b111 << ADC_SMPR2_SMP0_Pos); //239.5 cycles 
 2633              		.loc 1 1448 2
 2634 01ec 194B     		ldr	r3, .L131+20
 2635 01ee 1B69     		ldr	r3, [r3, #16]
 2636 01f0 184A     		ldr	r2, .L131+20
 2637 01f2 43F00703 		orr	r3, r3, #7
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 99


 2638 01f6 1361     		str	r3, [r2, #16]
1449:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->SMPR2, ADC_SMPR2_SMP1_Msk, 0b111 << ADC_SMPR2_SMP1_Pos); //239.5 cycles 
 2639              		.loc 1 1449 2
 2640 01f8 164B     		ldr	r3, .L131+20
 2641 01fa 1B69     		ldr	r3, [r3, #16]
 2642 01fc 154A     		ldr	r2, .L131+20
 2643 01fe 43F03803 		orr	r3, r3, #56
 2644 0202 1361     		str	r3, [r2, #16]
1450:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->SMPR1, ADC_SMPR1_SMP17_Msk, 0b111 << ADC_SMPR1_SMP17_Pos); //239.5 cycles 
 2645              		.loc 1 1450 2
 2646 0204 134B     		ldr	r3, .L131+20
 2647 0206 DB68     		ldr	r3, [r3, #12]
 2648 0208 124A     		ldr	r2, .L131+20
 2649 020a 43F46003 		orr	r3, r3, #14680064
 2650 020e D360     		str	r3, [r2, #12]
1451:Core/Src/stm32f103xx_CMSIS.c **** 
1452:Core/Src/stm32f103xx_CMSIS.c **** 	// 11.12.9 ADC regular sequence register 1 (ADC_SQR1)( 247)
1453:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->SQR1, ADC_SQR1_L_Msk, 0b0001 << ADC_SQR1_L_Pos); //2 
 2651              		.loc 1 1453 2
 2652 0210 104B     		ldr	r3, .L131+20
 2653 0212 DB6A     		ldr	r3, [r3, #44]
 2654 0214 23F47003 		bic	r3, r3, #15728640
 2655 0218 0E4A     		ldr	r2, .L131+20
 2656 021a 43F48013 		orr	r3, r3, #1048576
 2657 021e D362     		str	r3, [r2, #44]
1454:Core/Src/stm32f103xx_CMSIS.c **** 
1455:Core/Src/stm32f103xx_CMSIS.c **** 	// 11.12.11 ADC regular sequence register 3 (ADC_SQR3)( 249)
1456:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->SQR3, ADC_SQR3_SQ1_Msk, 0 << ADC_SQR3_SQ1_Pos);
 2658              		.loc 1 1456 2
 2659 0220 0C4B     		ldr	r3, .L131+20
 2660 0222 5B6B     		ldr	r3, [r3, #52]
 2661 0224 0B4A     		ldr	r2, .L131+20
 2662 0226 23F01F03 		bic	r3, r3, #31
 2663 022a 5363     		str	r3, [r2, #52]
1457:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->SQR3, ADC_SQR3_SQ2_Msk, 17 << ADC_SQR3_SQ2_Pos);
 2664              		.loc 1 1457 2
 2665 022c 094B     		ldr	r3, .L131+20
 2666 022e 5B6B     		ldr	r3, [r3, #52]
 2667 0230 23F47873 		bic	r3, r3, #992
 2668 0234 074A     		ldr	r2, .L131+20
 2669 0236 43F40873 		orr	r3, r3, #544
 2670 023a 5363     		str	r3, [r2, #52]
1458:Core/Src/stm32f103xx_CMSIS.c **** 	//NVIC_EnableIRQ(ADC1_IRQn); //   
1459:Core/Src/stm32f103xx_CMSIS.c **** 
1460:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(ADC1->CR2, ADC_CR2_SWSTART); // .  
1461:Core/Src/stm32f103xx_CMSIS.c **** }
 2671              		.loc 1 1461 1
 2672 023c 00BF     		nop
 2673 023e 80BD     		pop	{r7, pc}
 2674              	.L132:
 2675              		.align	2
 2676              	.L131:
 2677 0240 00100240 		.word	1073876992
 2678 0244 08000240 		.word	1073872904
 2679 0248 4C240140 		.word	1073816652
 2680 024c 00000000 		.word	ADC_RAW_Data
 2681 0250 00080140 		.word	1073809408
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 100


 2682 0254 00240140 		.word	1073816576
 2683              		.cfi_endproc
 2684              	.LFE94:
 2686              		.section	.text.ADC1_2_IRQHandler,"ax",%progbits
 2687              		.align	1
 2688              		.weak	ADC1_2_IRQHandler
 2689              		.syntax unified
 2690              		.thumb
 2691              		.thumb_func
 2693              	ADC1_2_IRQHandler:
 2694              	.LFB95:
1462:Core/Src/stm32f103xx_CMSIS.c **** 
1463:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void ADC1_2_IRQHandler(void) {
 2695              		.loc 1 1463 37
 2696              		.cfi_startproc
 2697              		@ args = 0, pretend = 0, frame = 0
 2698              		@ frame_needed = 1, uses_anonymous_args = 0
 2699              		@ link register save eliminated.
 2700 0000 80B4     		push	{r7}
 2701              		.cfi_def_cfa_offset 4
 2702              		.cfi_offset 7, -4
 2703 0002 00AF     		add	r7, sp, #0
 2704              		.cfi_def_cfa_register 7
1464:Core/Src/stm32f103xx_CMSIS.c **** 	/*This bit is set by hardware at the end of a group channel conversion (regular or injected). It i
1465:Core/Src/stm32f103xx_CMSIS.c **** 	* cleared by software or by reading the ADC_DR.
1466:Core/Src/stm32f103xx_CMSIS.c **** 	* 0: Conversion is not complete
1467:Core/Src/stm32f103xx_CMSIS.c **** 	* 1: Conversion complete*/
1468:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(ADC1->SR, ADC_SR_EOC)) {
 2705              		.loc 1 1468 6
 2706 0004 054B     		ldr	r3, .L136
 2707 0006 1B68     		ldr	r3, [r3]
 2708 0008 03F00203 		and	r3, r3, #2
 2709              		.loc 1 1468 5
 2710 000c 002B     		cmp	r3, #0
 2711 000e 01D0     		beq	.L135
1469:Core/Src/stm32f103xx_CMSIS.c **** 		ADC1->DR; // ,   
 2712              		.loc 1 1469 7
 2713 0010 024B     		ldr	r3, .L136
 2714 0012 DB6C     		ldr	r3, [r3, #76]
 2715              	.L135:
1470:Core/Src/stm32f103xx_CMSIS.c **** 	}
1471:Core/Src/stm32f103xx_CMSIS.c **** 
1472:Core/Src/stm32f103xx_CMSIS.c **** }
 2716              		.loc 1 1472 1
 2717 0014 00BF     		nop
 2718 0016 BD46     		mov	sp, r7
 2719              		.cfi_def_cfa_register 13
 2720              		@ sp needed
 2721 0018 80BC     		pop	{r7}
 2722              		.cfi_restore 7
 2723              		.cfi_def_cfa_offset 0
 2724 001a 7047     		bx	lr
 2725              	.L137:
 2726              		.align	2
 2727              	.L136:
 2728 001c 00240140 		.word	1073816576
 2729              		.cfi_endproc
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 101


 2730              	.LFE95:
 2732              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
 2733              		.align	1
 2734              		.weak	DMA1_Channel1_IRQHandler
 2735              		.syntax unified
 2736              		.thumb
 2737              		.thumb_func
 2739              	DMA1_Channel1_IRQHandler:
 2740              	.LFB96:
1473:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void DMA1_Channel1_IRQHandler(void) {
 2741              		.loc 1 1473 44
 2742              		.cfi_startproc
 2743              		@ args = 0, pretend = 0, frame = 0
 2744              		@ frame_needed = 1, uses_anonymous_args = 0
 2745              		@ link register save eliminated.
 2746 0000 80B4     		push	{r7}
 2747              		.cfi_def_cfa_offset 4
 2748              		.cfi_offset 7, -4
 2749 0002 00AF     		add	r7, sp, #0
 2750              		.cfi_def_cfa_register 7
1474:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(DMA1->ISR, DMA_ISR_TCIF1)) {
 2751              		.loc 1 1474 6
 2752 0004 0E4B     		ldr	r3, .L142
 2753 0006 1B68     		ldr	r3, [r3]
 2754 0008 03F00203 		and	r3, r3, #2
 2755              		.loc 1 1474 5
 2756 000c 002B     		cmp	r3, #0
 2757 000e 06D0     		beq	.L139
1475:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(DMA1->IFCR, DMA_IFCR_CGIF1); //  .
 2758              		.loc 1 1475 3
 2759 0010 0B4B     		ldr	r3, .L142
 2760 0012 5B68     		ldr	r3, [r3, #4]
 2761 0014 0A4A     		ldr	r2, .L142
 2762 0016 43F00103 		orr	r3, r3, #1
 2763 001a 5360     		str	r3, [r2, #4]
1476:Core/Src/stm32f103xx_CMSIS.c **** 		/*   */
1477:Core/Src/stm32f103xx_CMSIS.c **** 
1478:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (READ_BIT(DMA1->ISR, DMA_ISR_TEIF1)) {
1479:Core/Src/stm32f103xx_CMSIS.c **** 		/*   -  */
1480:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(DMA1->IFCR, DMA_IFCR_CGIF1); //  .
1481:Core/Src/stm32f103xx_CMSIS.c **** 	}
1482:Core/Src/stm32f103xx_CMSIS.c **** }
 2764              		.loc 1 1482 1
 2765 001c 0BE0     		b	.L141
 2766              	.L139:
1478:Core/Src/stm32f103xx_CMSIS.c **** 		/*   -  */
 2767              		.loc 1 1478 13
 2768 001e 084B     		ldr	r3, .L142
 2769 0020 1B68     		ldr	r3, [r3]
 2770 0022 03F00803 		and	r3, r3, #8
1478:Core/Src/stm32f103xx_CMSIS.c **** 		/*   -  */
 2771              		.loc 1 1478 12
 2772 0026 002B     		cmp	r3, #0
 2773 0028 05D0     		beq	.L141
1480:Core/Src/stm32f103xx_CMSIS.c **** 	}
 2774              		.loc 1 1480 3
 2775 002a 054B     		ldr	r3, .L142
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 102


 2776 002c 5B68     		ldr	r3, [r3, #4]
 2777 002e 044A     		ldr	r2, .L142
 2778 0030 43F00103 		orr	r3, r3, #1
 2779 0034 5360     		str	r3, [r2, #4]
 2780              	.L141:
 2781              		.loc 1 1482 1
 2782 0036 00BF     		nop
 2783 0038 BD46     		mov	sp, r7
 2784              		.cfi_def_cfa_register 13
 2785              		@ sp needed
 2786 003a 80BC     		pop	{r7}
 2787              		.cfi_restore 7
 2788              		.cfi_def_cfa_offset 0
 2789 003c 7047     		bx	lr
 2790              	.L143:
 2791 003e 00BF     		.align	2
 2792              	.L142:
 2793 0040 00000240 		.word	1073872896
 2794              		.cfi_endproc
 2795              	.LFE96:
 2797              		.global	husart1
 2798              		.section	.bss.husart1,"aw",%nobits
 2799              		.align	2
 2802              	husart1:
 2803 0000 00000000 		.space	44
 2803      00000000 
 2803      00000000 
 2803      00000000 
 2803      00000000 
 2804              		.global	husart2
 2805              		.section	.bss.husart2,"aw",%nobits
 2806              		.align	2
 2809              	husart2:
 2810 0000 00000000 		.space	44
 2810      00000000 
 2810      00000000 
 2810      00000000 
 2810      00000000 
 2811              		.section	.text.CMSIS_USART1_Init,"ax",%progbits
 2812              		.align	1
 2813              		.global	CMSIS_USART1_Init
 2814              		.syntax unified
 2815              		.thumb
 2816              		.thumb_func
 2818              	CMSIS_USART1_Init:
 2819              	.LFB97:
1483:Core/Src/stm32f103xx_CMSIS.c **** 
1484:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  USART ======================================
1485:Core/Src/stm32f103xx_CMSIS.c **** 
1486:Core/Src/stm32f103xx_CMSIS.c **** /**
1487:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1488:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Universal synchronous asynchronous receiver transmitter (USART)
1489:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .27 Universal synchronous asynchronous receiver transmitter (USART) (
1490:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1491:Core/Src/stm32f103xx_CMSIS.c **** */
1492:Core/Src/stm32f103xx_CMSIS.c **** 
1493:Core/Src/stm32f103xx_CMSIS.c **** /* / 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 103


1494:Core/Src/stm32f103xx_CMSIS.c ****      
1495:Core/Src/stm32f103xx_CMSIS.c ****  NRZ (Non Return to Zero     )   
1496:Core/Src/stm32f103xx_CMSIS.c ****   . USART    
1497:Core/Src/stm32f103xx_CMSIS.c **** baud rate generator.
1498:Core/Src/stm32f103xx_CMSIS.c **** 
1499:Core/Src/stm32f103xx_CMSIS.c ****       
1500:Core/Src/stm32f103xx_CMSIS.c ****  -,  SIR ENDEC  IrDA( 
1501:Core/Src/stm32f103xx_CMSIS.c ****      
1502:Core/Src/stm32f103xx_CMSIS.c **** 
1503:Core/Src/stm32f103xx_CMSIS.c **** /*  USART*/
1504:Core/Src/stm32f103xx_CMSIS.c **** /*
1505:Core/Src/stm32f103xx_CMSIS.c ****  * -  Full duplex, asynchronous communications
1506:Core/Src/stm32f103xx_CMSIS.c ****  * -  NRZ  (Mark/Space)
1507:Core/Src/stm32f103xx_CMSIS.c ****  * -   (baud rate generator)
1508:Core/Src/stm32f103xx_CMSIS.c ****  *          
1509:Core/Src/stm32f103xx_CMSIS.c ****  * -      (8  9 )
1510:Core/Src/stm32f103xx_CMSIS.c ****  * -    .  1  2 
1511:Core/Src/stm32f103xx_CMSIS.c ****  * -      
1512:Core/Src/stm32f103xx_CMSIS.c ****  * -   13-    10/11 
1513:Core/Src/stm32f103xx_CMSIS.c ****  * -     (  )
1514:Core/Src/stm32f103xx_CMSIS.c ****  * -  IrDA SIR   
1515:Core/Src/stm32f103xx_CMSIS.c ****  *     3/16     
1516:Core/Src/stm32f103xx_CMSIS.c ****  * -     
1517:Core/Src/stm32f103xx_CMSIS.c ****  * -   Smartcard   
1518:Core/Src/stm32f103xx_CMSIS.c ****  *    0.5, 1.5      -
1519:Core/Src/stm32f103xx_CMSIS.c ****  * -     
1520:Core/Src/stm32f103xx_CMSIS.c ****  * -      
1521:Core/Src/stm32f103xx_CMSIS.c ****  *     /   
1522:Core/Src/stm32f103xx_CMSIS.c ****  * -        .
1523:Core/Src/stm32f103xx_CMSIS.c ****  * -   :
1524:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1525:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1526:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1527:Core/Src/stm32f103xx_CMSIS.c ****  * -   :
1528:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1529:Core/Src/stm32f103xx_CMSIS.c ****  *      -     
1530:Core/Src/stm32f103xx_CMSIS.c ****  * -    :
1531:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1532:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1533:Core/Src/stm32f103xx_CMSIS.c ****  *      -  
1534:Core/Src/stm32f103xx_CMSIS.c ****  *      -  
1535:Core/Src/stm32f103xx_CMSIS.c ****  * -    :
1536:Core/Src/stm32f103xx_CMSIS.c ****  *       CTS changes
1537:Core/Src/stm32f103xx_CMSIS.c ****  *       LIN break detection
1538:Core/Src/stm32f103xx_CMSIS.c ****  *       Transmit data register empty
1539:Core/Src/stm32f103xx_CMSIS.c ****  *       Transmission complete
1540:Core/Src/stm32f103xx_CMSIS.c ****  *       Receive data register full
1541:Core/Src/stm32f103xx_CMSIS.c ****  *       Idle line received
1542:Core/Src/stm32f103xx_CMSIS.c ****  *       Overrun error
1543:Core/Src/stm32f103xx_CMSIS.c ****  *       Framing error
1544:Core/Src/stm32f103xx_CMSIS.c ****  *       Noise error
1545:Core/Src/stm32f103xx_CMSIS.c ****  *       Parity error
1546:Core/Src/stm32f103xx_CMSIS.c ****  * - Multiprocessor communication - enter into mute mode if address match does not occur
1547:Core/Src/stm32f103xx_CMSIS.c ****  * - Wake up from mute mode (by idle line detection or address mark detection)
1548:Core/Src/stm32f103xx_CMSIS.c ****  * - Two receiver wakeup modes: Address bit (MSB, 9th bit), Idle line
1549:Core/Src/stm32f103xx_CMSIS.c **** 
1550:Core/Src/stm32f103xx_CMSIS.c ****      USART   
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 104


1551:Core/Src/stm32f103xx_CMSIS.c ****     Tx.
1552:Core/Src/stm32f103xx_CMSIS.c **** 
1553:Core/Src/stm32f103xx_CMSIS.c ****  RX:    .   
1554:Core/Src/stm32f103xx_CMSIS.c ****  TX:  .   ,  
1555:Core/Src/stm32f103xx_CMSIS.c ****         
1556:Core/Src/stm32f103xx_CMSIS.c ****     -  -  
1557:Core/Src/stm32f103xx_CMSIS.c **** 
1558:Core/Src/stm32f103xx_CMSIS.c ****   TX  RX    
1559:Core/Src/stm32f103xx_CMSIS.c ****  -      
1560:Core/Src/stm32f103xx_CMSIS.c ****  -  
1561:Core/Src/stm32f103xx_CMSIS.c ****  -   (8  9 ),    
1562:Core/Src/stm32f103xx_CMSIS.c ****  - 0.5, 1, 1.5, 2  ,    
1563:Core/Src/stm32f103xx_CMSIS.c ****  - Baud rate generator  12    4  
1564:Core/Src/stm32f103xx_CMSIS.c ****  -   (USART_SR)
1565:Core/Src/stm32f103xx_CMSIS.c ****  -   (USART_DR)
1566:Core/Src/stm32f103xx_CMSIS.c ****  -    (USART_BRR) - 12   
1567:Core/Src/stm32f103xx_CMSIS.c ****  -   (USART_GTPR)    -
1568:Core/Src/stm32f103xx_CMSIS.c **** 
1569:Core/Src/stm32f103xx_CMSIS.c ****        
1570:Core/Src/stm32f103xx_CMSIS.c ****   - CK:   .    
1571:Core/Src/stm32f103xx_CMSIS.c ****      SPI(  
1572:Core/Src/stm32f103xx_CMSIS.c ****         
1573:Core/Src/stm32f103xx_CMSIS.c ****     RX.      
1574:Core/Src/stm32f103xx_CMSIS.c ****   (,  LCD).    
1575:Core/Src/stm32f103xx_CMSIS.c ****      .
1576:Core/Src/stm32f103xx_CMSIS.c **** 
1577:Core/Src/stm32f103xx_CMSIS.c ****         
1578:Core/Src/stm32f103xx_CMSIS.c ****   - CTS: (Clear To Send)      
1579:Core/Src/stm32f103xx_CMSIS.c ****   - RTS: (Request to send)   ,  USART 
1580:Core/Src/stm32f103xx_CMSIS.c **** 
1581:Core/Src/stm32f103xx_CMSIS.c ****   27.3.1 USART character description( 790)
1582:Core/Src/stm32f103xx_CMSIS.c **** 
1583:Core/Src/stm32f103xx_CMSIS.c ****         8  9  
1584:Core/Src/stm32f103xx_CMSIS.c ****    TX       
1585:Core/Src/stm32f103xx_CMSIS.c **** 
1586:Core/Src/stm32f103xx_CMSIS.c ****     ,     "
1587:Core/Src/stm32f103xx_CMSIS.c ****    ( "1"    
1588:Core/Src/stm32f103xx_CMSIS.c **** 
1589:Core/Src/stm32f103xx_CMSIS.c ****        "0"  
1590:Core/Src/stm32f103xx_CMSIS.c ****    ( "1")   
1591:Core/Src/stm32f103xx_CMSIS.c **** 
1592:Core/Src/stm32f103xx_CMSIS.c ****         baud rate
1593:Core/Src/stm32f103xx_CMSIS.c **** 
1594:Core/Src/stm32f103xx_CMSIS.c ****   27.3.2 Transmitter( 791)
1595:Core/Src/stm32f103xx_CMSIS.c ****         8 
1596:Core/Src/stm32f103xx_CMSIS.c ****       (TE) ,  
1597:Core/Src/stm32f103xx_CMSIS.c ****         
1598:Core/Src/stm32f103xx_CMSIS.c **** 
1599:Core/Src/stm32f103xx_CMSIS.c ****    
1600:Core/Src/stm32f103xx_CMSIS.c ****          
1601:Core/Src/stm32f103xx_CMSIS.c ****      (TDR)     
1602:Core/Src/stm32f103xx_CMSIS.c ****       ,  
1603:Core/Src/stm32f103xx_CMSIS.c ****    .   
1604:Core/Src/stm32f103xx_CMSIS.c ****     0.5, 1, 1.5,  2.
1605:Core/Src/stm32f103xx_CMSIS.c **** 
1606:Core/Src/stm32f103xx_CMSIS.c ****   !
1607:Core/Src/stm32f103xx_CMSIS.c ****    TE       
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 105


1608:Core/Src/stm32f103xx_CMSIS.c ****       TX,   
1609:Core/Src/stm32f103xx_CMSIS.c ****       .
1610:Core/Src/stm32f103xx_CMSIS.c ****          .
1611:Core/Src/stm32f103xx_CMSIS.c ****   */
1612:Core/Src/stm32f103xx_CMSIS.c **** 
1613:Core/Src/stm32f103xx_CMSIS.c **** struct USART_name husart1; //   USART.(. stm32f103xx_CM
1614:Core/Src/stm32f103xx_CMSIS.c **** struct USART_name husart2; //   USART.(. stm32f103xx_CM
1615:Core/Src/stm32f103xx_CMSIS.c **** 
1616:Core/Src/stm32f103xx_CMSIS.c **** 
1617:Core/Src/stm32f103xx_CMSIS.c **** /**
1618:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1619:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  USART1.  9600 8 N 1
1620:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1621:Core/Src/stm32f103xx_CMSIS.c ****  */
1622:Core/Src/stm32f103xx_CMSIS.c **** 
1623:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_USART1_Init(void) {
 2820              		.loc 1 1623 30
 2821              		.cfi_startproc
 2822              		@ args = 0, pretend = 0, frame = 0
 2823              		@ frame_needed = 1, uses_anonymous_args = 0
 2824 0000 80B5     		push	{r7, lr}
 2825              		.cfi_def_cfa_offset 8
 2826              		.cfi_offset 7, -8
 2827              		.cfi_offset 14, -4
 2828 0002 00AF     		add	r7, sp, #0
 2829              		.cfi_def_cfa_register 7
1624:Core/Src/stm32f103xx_CMSIS.c **** 
1625:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //  
 2830              		.loc 1 1625 2
 2831 0004 504B     		ldr	r3, .L145
 2832 0006 9B69     		ldr	r3, [r3, #24]
 2833 0008 4F4A     		ldr	r2, .L145
 2834 000a 43F00403 		orr	r3, r3, #4
 2835 000e 9361     		str	r3, [r2, #24]
1626:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 2836              		.loc 1 1626 2
 2837 0010 4D4B     		ldr	r3, .L145
 2838 0012 9B69     		ldr	r3, [r3, #24]
 2839 0014 4C4A     		ldr	r2, .L145
 2840 0016 43F00103 		orr	r3, r3, #1
 2841 001a 9361     		str	r3, [r2, #24]
1627:Core/Src/stm32f103xx_CMSIS.c **** 
1628:Core/Src/stm32f103xx_CMSIS.c **** 	//   UART  Full Duplex  
1629:Core/Src/stm32f103xx_CMSIS.c **** 	//Tx - Alternative Function output Push-pull(Maximum output speed 50 MHz)
1630:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF9_Msk, 0b10 << GPIO_CRH_CNF9_Pos);
 2842              		.loc 1 1630 2
 2843 001c 4B4B     		ldr	r3, .L145+4
 2844 001e 5B68     		ldr	r3, [r3, #4]
 2845 0020 23F0C003 		bic	r3, r3, #192
 2846 0024 494A     		ldr	r2, .L145+4
 2847 0026 43F08003 		orr	r3, r3, #128
 2848 002a 5360     		str	r3, [r2, #4]
1631:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE9_Msk, 0b11 << GPIO_CRH_MODE9_Pos);
 2849              		.loc 1 1631 2
 2850 002c 474B     		ldr	r3, .L145+4
 2851 002e 5B68     		ldr	r3, [r3, #4]
 2852 0030 464A     		ldr	r2, .L145+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 106


 2853 0032 43F03003 		orr	r3, r3, #48
 2854 0036 5360     		str	r3, [r2, #4]
1632:Core/Src/stm32f103xx_CMSIS.c **** 	//Rx - Input floating
1633:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF10_Msk, 0b1 << GPIO_CRH_CNF10_Pos);
 2855              		.loc 1 1633 2
 2856 0038 444B     		ldr	r3, .L145+4
 2857 003a 5B68     		ldr	r3, [r3, #4]
 2858 003c 23F44063 		bic	r3, r3, #3072
 2859 0040 424A     		ldr	r2, .L145+4
 2860 0042 43F48063 		orr	r3, r3, #1024
 2861 0046 5360     		str	r3, [r2, #4]
1634:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE10_Msk, 0b00 << GPIO_CRH_MODE10_Pos);
 2862              		.loc 1 1634 2
 2863 0048 404B     		ldr	r3, .L145+4
 2864 004a 5B68     		ldr	r3, [r3, #4]
 2865 004c 3F4A     		ldr	r2, .L145+4
 2866 004e 23F44073 		bic	r3, r3, #768
 2867 0052 5360     		str	r3, [r2, #4]
1635:Core/Src/stm32f103xx_CMSIS.c **** 
1636:Core/Src/stm32f103xx_CMSIS.c **** 	//  USART1
1637:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);
 2868              		.loc 1 1637 2
 2869 0054 3C4B     		ldr	r3, .L145
 2870 0056 9B69     		ldr	r3, [r3, #24]
 2871 0058 3B4A     		ldr	r2, .L145
 2872 005a 43F48043 		orr	r3, r3, #16384
 2873 005e 9361     		str	r3, [r2, #24]
1638:Core/Src/stm32f103xx_CMSIS.c **** 
1639:Core/Src/stm32f103xx_CMSIS.c **** 	/* Fractional baud rate generation
1640:Core/Src/stm32f103xx_CMSIS.c **** 	 :
1641:Core/Src/stm32f103xx_CMSIS.c **** 	Tx/Rx baud = fCK/(16*USARTDIV)
1642:Core/Src/stm32f103xx_CMSIS.c **** 	 fCK - Input clock to the peripheral (PCLK1 for USART2, 3, 4, 5 or PCLK2 for USART1)
1643:Core/Src/stm32f103xx_CMSIS.c **** 	   fCK = 72000000
1644:Core/Src/stm32f103xx_CMSIS.c **** 	    9600
1645:Core/Src/stm32f103xx_CMSIS.c **** 	9600 = 72000000/(16*USARTDIV)
1646:Core/Src/stm32f103xx_CMSIS.c **** 
1647:Core/Src/stm32f103xx_CMSIS.c **** 	 USARTDIV = 72000000/9600*16 = 468.75
1648:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Mantissa     468,   0x1D4
1649:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Fraction ,  0.75*16 = 12,   0xC
1650:Core/Src/stm32f103xx_CMSIS.c **** 
1651:Core/Src/stm32f103xx_CMSIS.c **** 	   USART->BRR   9600  
1652:Core/Src/stm32f103xx_CMSIS.c **** 
1653:Core/Src/stm32f103xx_CMSIS.c **** 	     115200:
1654:Core/Src/stm32f103xx_CMSIS.c **** 	115200 = 72000000/(16*USARTDIV)
1655:Core/Src/stm32f103xx_CMSIS.c **** 	 USARTDIV = 72000000/115200*16 = 39.0625
1656:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Mantissa     39,   0x27
1657:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Fraction ,  0.0625*16 = 1,   0x1
1658:Core/Src/stm32f103xx_CMSIS.c **** 
1659:Core/Src/stm32f103xx_CMSIS.c **** 	   USART->BRR   115200  
1660:Core/Src/stm32f103xx_CMSIS.c **** 
1661:Core/Src/stm32f103xx_CMSIS.c **** 	*/
1662:Core/Src/stm32f103xx_CMSIS.c **** 
1663:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(USART1->BRR, USART_BRR_DIV_Mantissa_Msk, 0x27 << USART_BRR_DIV_Mantissa_Pos);
 2874              		.loc 1 1663 2
 2875 0060 3B4B     		ldr	r3, .L145+8
 2876 0062 9B68     		ldr	r3, [r3, #8]
 2877 0064 23F47F43 		bic	r3, r3, #65280
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 107


 2878 0068 23F0F003 		bic	r3, r3, #240
 2879 006c 384A     		ldr	r2, .L145+8
 2880 006e 43F41C73 		orr	r3, r3, #624
 2881 0072 9360     		str	r3, [r2, #8]
1664:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(USART1->BRR, USART_BRR_DIV_Fraction_Msk, 0x1 << USART_BRR_DIV_Fraction_Pos);
 2882              		.loc 1 1664 2
 2883 0074 364B     		ldr	r3, .L145+8
 2884 0076 9B68     		ldr	r3, [r3, #8]
 2885 0078 23F00F03 		bic	r3, r3, #15
 2886 007c 344A     		ldr	r2, .L145+8
 2887 007e 43F00103 		orr	r3, r3, #1
 2888 0082 9360     		str	r3, [r2, #8]
1665:Core/Src/stm32f103xx_CMSIS.c **** 
1666:Core/Src/stm32f103xx_CMSIS.c **** 	//27.6.4 Control register 1(USART_CR1)(.  821 Reference Manual)
1667:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART1->CR1, USART_CR1_UE); //USART enable
 2889              		.loc 1 1667 2
 2890 0084 324B     		ldr	r3, .L145+8
 2891 0086 DB68     		ldr	r3, [r3, #12]
 2892 0088 314A     		ldr	r2, .L145+8
 2893 008a 43F40053 		orr	r3, r3, #8192
 2894 008e D360     		str	r3, [r2, #12]
1668:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_M); //Word lenght 1 Start bit, 8 Data bits, n Stop bit
 2895              		.loc 1 1668 2
 2896 0090 2F4B     		ldr	r3, .L145+8
 2897 0092 DB68     		ldr	r3, [r3, #12]
 2898 0094 2E4A     		ldr	r2, .L145+8
 2899 0096 23F48053 		bic	r3, r3, #4096
 2900 009a D360     		str	r3, [r2, #12]
1669:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_WAKE); //Wake up idle Line
 2901              		.loc 1 1669 2
 2902 009c 2C4B     		ldr	r3, .L145+8
 2903 009e DB68     		ldr	r3, [r3, #12]
 2904 00a0 2B4A     		ldr	r2, .L145+8
 2905 00a2 23F40063 		bic	r3, r3, #2048
 2906 00a6 D360     		str	r3, [r2, #12]
1670:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_PCE); //Partity control disabled
 2907              		.loc 1 1670 2
 2908 00a8 294B     		ldr	r3, .L145+8
 2909 00aa DB68     		ldr	r3, [r3, #12]
 2910 00ac 284A     		ldr	r2, .L145+8
 2911 00ae 23F48063 		bic	r3, r3, #1024
 2912 00b2 D360     		str	r3, [r2, #12]
1671:Core/Src/stm32f103xx_CMSIS.c **** 	// 
1672:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_PEIE); //partity error interrupt disabled
 2913              		.loc 1 1672 2
 2914 00b4 264B     		ldr	r3, .L145+8
 2915 00b6 DB68     		ldr	r3, [r3, #12]
 2916 00b8 254A     		ldr	r2, .L145+8
 2917 00ba 23F48073 		bic	r3, r3, #256
 2918 00be D360     		str	r3, [r2, #12]
1673:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_TXEIE); //TXE interrupt is inhibited
 2919              		.loc 1 1673 2
 2920 00c0 234B     		ldr	r3, .L145+8
 2921 00c2 DB68     		ldr	r3, [r3, #12]
 2922 00c4 224A     		ldr	r2, .L145+8
 2923 00c6 23F08003 		bic	r3, r3, #128
 2924 00ca D360     		str	r3, [r2, #12]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 108


1674:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_TCIE); //Transmission complete interrupt disabled
 2925              		.loc 1 1674 2
 2926 00cc 204B     		ldr	r3, .L145+8
 2927 00ce DB68     		ldr	r3, [r3, #12]
 2928 00d0 1F4A     		ldr	r2, .L145+8
 2929 00d2 23F04003 		bic	r3, r3, #64
 2930 00d6 D360     		str	r3, [r2, #12]
1675:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART1->CR1, USART_CR1_RXNEIE); //    
 2931              		.loc 1 1675 2
 2932 00d8 1D4B     		ldr	r3, .L145+8
 2933 00da DB68     		ldr	r3, [r3, #12]
 2934 00dc 1C4A     		ldr	r2, .L145+8
 2935 00de 43F02003 		orr	r3, r3, #32
 2936 00e2 D360     		str	r3, [r2, #12]
1676:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART1->CR1, USART_CR1_IDLEIE); //   IDLE 
 2937              		.loc 1 1676 2
 2938 00e4 1A4B     		ldr	r3, .L145+8
 2939 00e6 DB68     		ldr	r3, [r3, #12]
 2940 00e8 194A     		ldr	r2, .L145+8
 2941 00ea 43F01003 		orr	r3, r3, #16
 2942 00ee D360     		str	r3, [r2, #12]
1677:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART1->CR1, USART_CR1_TE); //Transmitter is enabled
 2943              		.loc 1 1677 2
 2944 00f0 174B     		ldr	r3, .L145+8
 2945 00f2 DB68     		ldr	r3, [r3, #12]
 2946 00f4 164A     		ldr	r2, .L145+8
 2947 00f6 43F00803 		orr	r3, r3, #8
 2948 00fa D360     		str	r3, [r2, #12]
1678:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART1->CR1, USART_CR1_RE); //Receiver is enabled and begins searching for a start bit
 2949              		.loc 1 1678 2
 2950 00fc 144B     		ldr	r3, .L145+8
 2951 00fe DB68     		ldr	r3, [r3, #12]
 2952 0100 134A     		ldr	r2, .L145+8
 2953 0102 43F00403 		orr	r3, r3, #4
 2954 0106 D360     		str	r3, [r2, #12]
1679:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_RWU);
 2955              		.loc 1 1679 2
 2956 0108 114B     		ldr	r3, .L145+8
 2957 010a DB68     		ldr	r3, [r3, #12]
 2958 010c 104A     		ldr	r2, .L145+8
 2959 010e 23F00203 		bic	r3, r3, #2
 2960 0112 D360     		str	r3, [r2, #12]
1680:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_SBK);
 2961              		.loc 1 1680 2
 2962 0114 0E4B     		ldr	r3, .L145+8
 2963 0116 DB68     		ldr	r3, [r3, #12]
 2964 0118 0D4A     		ldr	r2, .L145+8
 2965 011a 23F00103 		bic	r3, r3, #1
 2966 011e D360     		str	r3, [r2, #12]
1681:Core/Src/stm32f103xx_CMSIS.c **** 
1682:Core/Src/stm32f103xx_CMSIS.c **** 	// ,    USART,
1683:Core/Src/stm32f103xx_CMSIS.c **** 	USART1->CR2 = 0;
 2967              		.loc 1 1683 8
 2968 0120 0B4B     		ldr	r3, .L145+8
 2969              		.loc 1 1683 14
 2970 0122 0022     		movs	r2, #0
 2971 0124 1A61     		str	r2, [r3, #16]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 109


1684:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR2, USART_CR2_STOP); //1  .
 2972              		.loc 1 1684 2
 2973 0126 0A4B     		ldr	r3, .L145+8
 2974 0128 1B69     		ldr	r3, [r3, #16]
 2975 012a 094A     		ldr	r2, .L145+8
 2976 012c 23F44053 		bic	r3, r3, #12288
 2977 0130 1361     		str	r3, [r2, #16]
1685:Core/Src/stm32f103xx_CMSIS.c **** 	USART1->CR3 = 0;
 2978              		.loc 1 1685 8
 2979 0132 074B     		ldr	r3, .L145+8
 2980              		.loc 1 1685 14
 2981 0134 0022     		movs	r2, #0
 2982 0136 5A61     		str	r2, [r3, #20]
1686:Core/Src/stm32f103xx_CMSIS.c **** 	USART1->GTPR = 0;
 2983              		.loc 1 1686 8
 2984 0138 054B     		ldr	r3, .L145+8
 2985              		.loc 1 1686 15
 2986 013a 0022     		movs	r2, #0
 2987 013c 9A61     		str	r2, [r3, #24]
1687:Core/Src/stm32f103xx_CMSIS.c **** 
1688:Core/Src/stm32f103xx_CMSIS.c **** 	NVIC_EnableIRQ(USART1_IRQn); //   USART1
 2988              		.loc 1 1688 2
 2989 013e 2520     		movs	r0, #37
 2990 0140 FFF7FEFF 		bl	__NVIC_EnableIRQ
1689:Core/Src/stm32f103xx_CMSIS.c **** }
 2991              		.loc 1 1689 1
 2992 0144 00BF     		nop
 2993 0146 80BD     		pop	{r7, pc}
 2994              	.L146:
 2995              		.align	2
 2996              	.L145:
 2997 0148 00100240 		.word	1073876992
 2998 014c 00080140 		.word	1073809408
 2999 0150 00380140 		.word	1073821696
 3000              		.cfi_endproc
 3001              	.LFE97:
 3003              		.section	.text.CMSIS_USART2_Init,"ax",%progbits
 3004              		.align	1
 3005              		.global	CMSIS_USART2_Init
 3006              		.syntax unified
 3007              		.thumb
 3008              		.thumb_func
 3010              	CMSIS_USART2_Init:
 3011              	.LFB98:
1690:Core/Src/stm32f103xx_CMSIS.c **** 
1691:Core/Src/stm32f103xx_CMSIS.c **** /**
1692:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1693:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  USART2.  9600 8 N 1
1694:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1695:Core/Src/stm32f103xx_CMSIS.c ****  */
1696:Core/Src/stm32f103xx_CMSIS.c **** 
1697:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_USART2_Init(void) {
 3012              		.loc 1 1697 30
 3013              		.cfi_startproc
 3014              		@ args = 0, pretend = 0, frame = 0
 3015              		@ frame_needed = 1, uses_anonymous_args = 0
 3016 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 110


 3017              		.cfi_def_cfa_offset 8
 3018              		.cfi_offset 7, -8
 3019              		.cfi_offset 14, -4
 3020 0002 00AF     		add	r7, sp, #0
 3021              		.cfi_def_cfa_register 7
1698:Core/Src/stm32f103xx_CMSIS.c **** 
1699:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //  
 3022              		.loc 1 1699 2
 3023 0004 504B     		ldr	r3, .L148
 3024 0006 9B69     		ldr	r3, [r3, #24]
 3025 0008 4F4A     		ldr	r2, .L148
 3026 000a 43F00403 		orr	r3, r3, #4
 3027 000e 9361     		str	r3, [r2, #24]
1700:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 3028              		.loc 1 1700 2
 3029 0010 4D4B     		ldr	r3, .L148
 3030 0012 9B69     		ldr	r3, [r3, #24]
 3031 0014 4C4A     		ldr	r2, .L148
 3032 0016 43F00103 		orr	r3, r3, #1
 3033 001a 9361     		str	r3, [r2, #24]
1701:Core/Src/stm32f103xx_CMSIS.c **** 
1702:Core/Src/stm32f103xx_CMSIS.c **** 	//   UART  Full Duplex  
1703:Core/Src/stm32f103xx_CMSIS.c **** 	//Tx - Alternative Function output Push-pull(Maximum output speed 50 MHz)
1704:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF2_Msk, 0b10 << GPIO_CRL_CNF2_Pos);
 3034              		.loc 1 1704 2
 3035 001c 4B4B     		ldr	r3, .L148+4
 3036 001e 1B68     		ldr	r3, [r3]
 3037 0020 23F44063 		bic	r3, r3, #3072
 3038 0024 494A     		ldr	r2, .L148+4
 3039 0026 43F40063 		orr	r3, r3, #2048
 3040 002a 1360     		str	r3, [r2]
1705:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE2_Msk, 0b11 << GPIO_CRL_MODE2_Pos);
 3041              		.loc 1 1705 2
 3042 002c 474B     		ldr	r3, .L148+4
 3043 002e 1B68     		ldr	r3, [r3]
 3044 0030 464A     		ldr	r2, .L148+4
 3045 0032 43F44073 		orr	r3, r3, #768
 3046 0036 1360     		str	r3, [r2]
1706:Core/Src/stm32f103xx_CMSIS.c **** 	//Rx - Input floating
1707:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF3_Msk, 0b1 << GPIO_CRL_CNF3_Pos);
 3047              		.loc 1 1707 2
 3048 0038 444B     		ldr	r3, .L148+4
 3049 003a 1B68     		ldr	r3, [r3]
 3050 003c 23F44043 		bic	r3, r3, #49152
 3051 0040 424A     		ldr	r2, .L148+4
 3052 0042 43F48043 		orr	r3, r3, #16384
 3053 0046 1360     		str	r3, [r2]
1708:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE3_Msk, 0b00 << GPIO_CRL_MODE3_Pos);
 3054              		.loc 1 1708 2
 3055 0048 404B     		ldr	r3, .L148+4
 3056 004a 1B68     		ldr	r3, [r3]
 3057 004c 3F4A     		ldr	r2, .L148+4
 3058 004e 23F44053 		bic	r3, r3, #12288
 3059 0052 1360     		str	r3, [r2]
1709:Core/Src/stm32f103xx_CMSIS.c **** 
1710:Core/Src/stm32f103xx_CMSIS.c **** 	//  USART2
1711:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 111


 3060              		.loc 1 1711 2
 3061 0054 3C4B     		ldr	r3, .L148
 3062 0056 DB69     		ldr	r3, [r3, #28]
 3063 0058 3B4A     		ldr	r2, .L148
 3064 005a 43F40033 		orr	r3, r3, #131072
 3065 005e D361     		str	r3, [r2, #28]
1712:Core/Src/stm32f103xx_CMSIS.c **** 
1713:Core/Src/stm32f103xx_CMSIS.c **** 	/* Fractional baud rate generation
1714:Core/Src/stm32f103xx_CMSIS.c **** 	 :
1715:Core/Src/stm32f103xx_CMSIS.c **** 	Tx/Rx baud = fCK/(16*USARTDIV)
1716:Core/Src/stm32f103xx_CMSIS.c **** 	 fCK - Input clock to the peripheral (PCLK1 for USART2, 3, 4, 5 or PCLK2 for USART1)
1717:Core/Src/stm32f103xx_CMSIS.c **** 	   fCK = 36000000
1718:Core/Src/stm32f103xx_CMSIS.c **** 	    9600
1719:Core/Src/stm32f103xx_CMSIS.c **** 	9600 = 36000000/(16*USARTDIV)
1720:Core/Src/stm32f103xx_CMSIS.c **** 
1721:Core/Src/stm32f103xx_CMSIS.c **** 	 USARTDIV = 36000000/9600*16 = 234.375
1722:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Mantissa     234,   0xEA
1723:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Fraction ,  0.375*16 = 6,   0x6
1724:Core/Src/stm32f103xx_CMSIS.c **** 
1725:Core/Src/stm32f103xx_CMSIS.c **** 	   USART->BRR   9600  
1726:Core/Src/stm32f103xx_CMSIS.c **** 
1727:Core/Src/stm32f103xx_CMSIS.c **** 	     115200: (  
1728:Core/Src/stm32f103xx_CMSIS.c **** 	115200 = 36000000/(16*USARTDIV)
1729:Core/Src/stm32f103xx_CMSIS.c **** 	 USARTDIV = 36000000/115200*16 = 19.53125
1730:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Mantissa     19,   0x13
1731:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Fraction ,  0.53125*16 = 8,   0x8
1732:Core/Src/stm32f103xx_CMSIS.c **** 
1733:Core/Src/stm32f103xx_CMSIS.c **** 	   USART->BRR   115200  
1734:Core/Src/stm32f103xx_CMSIS.c **** 
1735:Core/Src/stm32f103xx_CMSIS.c **** 	*/
1736:Core/Src/stm32f103xx_CMSIS.c **** 
1737:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(USART2->BRR, USART_BRR_DIV_Mantissa_Msk, 0xEA << USART_BRR_DIV_Mantissa_Pos);
 3066              		.loc 1 1737 2
 3067 0060 3B4B     		ldr	r3, .L148+8
 3068 0062 9B68     		ldr	r3, [r3, #8]
 3069 0064 23F47F43 		bic	r3, r3, #65280
 3070 0068 23F0F003 		bic	r3, r3, #240
 3071 006c 384A     		ldr	r2, .L148+8
 3072 006e 43F46A63 		orr	r3, r3, #3744
 3073 0072 9360     		str	r3, [r2, #8]
1738:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(USART2->BRR, USART_BRR_DIV_Fraction_Msk, 0x6 << USART_BRR_DIV_Fraction_Pos);
 3074              		.loc 1 1738 2
 3075 0074 364B     		ldr	r3, .L148+8
 3076 0076 9B68     		ldr	r3, [r3, #8]
 3077 0078 23F00F03 		bic	r3, r3, #15
 3078 007c 344A     		ldr	r2, .L148+8
 3079 007e 43F00603 		orr	r3, r3, #6
 3080 0082 9360     		str	r3, [r2, #8]
1739:Core/Src/stm32f103xx_CMSIS.c **** 
1740:Core/Src/stm32f103xx_CMSIS.c **** 	//27.6.4 Control register 1(USART_CR1)(.  821 Reference Manual)
1741:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART2->CR1, USART_CR1_UE); //USART enable
 3081              		.loc 1 1741 2
 3082 0084 324B     		ldr	r3, .L148+8
 3083 0086 DB68     		ldr	r3, [r3, #12]
 3084 0088 314A     		ldr	r2, .L148+8
 3085 008a 43F40053 		orr	r3, r3, #8192
 3086 008e D360     		str	r3, [r2, #12]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 112


1742:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_M); //Word lenght 1 Start bit, 8 Data bits, n Stop bit
 3087              		.loc 1 1742 2
 3088 0090 2F4B     		ldr	r3, .L148+8
 3089 0092 DB68     		ldr	r3, [r3, #12]
 3090 0094 2E4A     		ldr	r2, .L148+8
 3091 0096 23F48053 		bic	r3, r3, #4096
 3092 009a D360     		str	r3, [r2, #12]
1743:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_WAKE); //Wake up idle Line
 3093              		.loc 1 1743 2
 3094 009c 2C4B     		ldr	r3, .L148+8
 3095 009e DB68     		ldr	r3, [r3, #12]
 3096 00a0 2B4A     		ldr	r2, .L148+8
 3097 00a2 23F40063 		bic	r3, r3, #2048
 3098 00a6 D360     		str	r3, [r2, #12]
1744:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_PCE); //Partity control disabled
 3099              		.loc 1 1744 2
 3100 00a8 294B     		ldr	r3, .L148+8
 3101 00aa DB68     		ldr	r3, [r3, #12]
 3102 00ac 284A     		ldr	r2, .L148+8
 3103 00ae 23F48063 		bic	r3, r3, #1024
 3104 00b2 D360     		str	r3, [r2, #12]
1745:Core/Src/stm32f103xx_CMSIS.c **** 	// 
1746:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_PEIE); //partity error interrupt disabled
 3105              		.loc 1 1746 2
 3106 00b4 264B     		ldr	r3, .L148+8
 3107 00b6 DB68     		ldr	r3, [r3, #12]
 3108 00b8 254A     		ldr	r2, .L148+8
 3109 00ba 23F48073 		bic	r3, r3, #256
 3110 00be D360     		str	r3, [r2, #12]
1747:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_TXEIE); //TXE interrupt is inhibited
 3111              		.loc 1 1747 2
 3112 00c0 234B     		ldr	r3, .L148+8
 3113 00c2 DB68     		ldr	r3, [r3, #12]
 3114 00c4 224A     		ldr	r2, .L148+8
 3115 00c6 23F08003 		bic	r3, r3, #128
 3116 00ca D360     		str	r3, [r2, #12]
1748:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_TCIE); //Transmission complete interrupt disabled
 3117              		.loc 1 1748 2
 3118 00cc 204B     		ldr	r3, .L148+8
 3119 00ce DB68     		ldr	r3, [r3, #12]
 3120 00d0 1F4A     		ldr	r2, .L148+8
 3121 00d2 23F04003 		bic	r3, r3, #64
 3122 00d6 D360     		str	r3, [r2, #12]
1749:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART2->CR1, USART_CR1_RXNEIE); //    
 3123              		.loc 1 1749 2
 3124 00d8 1D4B     		ldr	r3, .L148+8
 3125 00da DB68     		ldr	r3, [r3, #12]
 3126 00dc 1C4A     		ldr	r2, .L148+8
 3127 00de 43F02003 		orr	r3, r3, #32
 3128 00e2 D360     		str	r3, [r2, #12]
1750:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART2->CR1, USART_CR1_IDLEIE); //   IDLE 
 3129              		.loc 1 1750 2
 3130 00e4 1A4B     		ldr	r3, .L148+8
 3131 00e6 DB68     		ldr	r3, [r3, #12]
 3132 00e8 194A     		ldr	r2, .L148+8
 3133 00ea 43F01003 		orr	r3, r3, #16
 3134 00ee D360     		str	r3, [r2, #12]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 113


1751:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART2->CR1, USART_CR1_TE); //Transmitter is enabled
 3135              		.loc 1 1751 2
 3136 00f0 174B     		ldr	r3, .L148+8
 3137 00f2 DB68     		ldr	r3, [r3, #12]
 3138 00f4 164A     		ldr	r2, .L148+8
 3139 00f6 43F00803 		orr	r3, r3, #8
 3140 00fa D360     		str	r3, [r2, #12]
1752:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART2->CR1, USART_CR1_RE); //Receiver is enabled and begins searching for a start bit
 3141              		.loc 1 1752 2
 3142 00fc 144B     		ldr	r3, .L148+8
 3143 00fe DB68     		ldr	r3, [r3, #12]
 3144 0100 134A     		ldr	r2, .L148+8
 3145 0102 43F00403 		orr	r3, r3, #4
 3146 0106 D360     		str	r3, [r2, #12]
1753:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_RWU);
 3147              		.loc 1 1753 2
 3148 0108 114B     		ldr	r3, .L148+8
 3149 010a DB68     		ldr	r3, [r3, #12]
 3150 010c 104A     		ldr	r2, .L148+8
 3151 010e 23F00203 		bic	r3, r3, #2
 3152 0112 D360     		str	r3, [r2, #12]
1754:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_SBK);
 3153              		.loc 1 1754 2
 3154 0114 0E4B     		ldr	r3, .L148+8
 3155 0116 DB68     		ldr	r3, [r3, #12]
 3156 0118 0D4A     		ldr	r2, .L148+8
 3157 011a 23F00103 		bic	r3, r3, #1
 3158 011e D360     		str	r3, [r2, #12]
1755:Core/Src/stm32f103xx_CMSIS.c **** 
1756:Core/Src/stm32f103xx_CMSIS.c **** 	// ,    USART,
1757:Core/Src/stm32f103xx_CMSIS.c **** 	USART2->CR2 = 0;
 3159              		.loc 1 1757 8
 3160 0120 0B4B     		ldr	r3, .L148+8
 3161              		.loc 1 1757 14
 3162 0122 0022     		movs	r2, #0
 3163 0124 1A61     		str	r2, [r3, #16]
1758:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR2, USART_CR2_STOP); //1  .
 3164              		.loc 1 1758 2
 3165 0126 0A4B     		ldr	r3, .L148+8
 3166 0128 1B69     		ldr	r3, [r3, #16]
 3167 012a 094A     		ldr	r2, .L148+8
 3168 012c 23F44053 		bic	r3, r3, #12288
 3169 0130 1361     		str	r3, [r2, #16]
1759:Core/Src/stm32f103xx_CMSIS.c **** 	USART2->CR3 = 0;
 3170              		.loc 1 1759 8
 3171 0132 074B     		ldr	r3, .L148+8
 3172              		.loc 1 1759 14
 3173 0134 0022     		movs	r2, #0
 3174 0136 5A61     		str	r2, [r3, #20]
1760:Core/Src/stm32f103xx_CMSIS.c **** 	USART2->GTPR = 0;
 3175              		.loc 1 1760 8
 3176 0138 054B     		ldr	r3, .L148+8
 3177              		.loc 1 1760 15
 3178 013a 0022     		movs	r2, #0
 3179 013c 9A61     		str	r2, [r3, #24]
1761:Core/Src/stm32f103xx_CMSIS.c **** 
1762:Core/Src/stm32f103xx_CMSIS.c **** 	NVIC_EnableIRQ(USART2_IRQn); //   USART2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 114


 3180              		.loc 1 1762 2
 3181 013e 2620     		movs	r0, #38
 3182 0140 FFF7FEFF 		bl	__NVIC_EnableIRQ
1763:Core/Src/stm32f103xx_CMSIS.c **** }
 3183              		.loc 1 1763 1
 3184 0144 00BF     		nop
 3185 0146 80BD     		pop	{r7, pc}
 3186              	.L149:
 3187              		.align	2
 3188              	.L148:
 3189 0148 00100240 		.word	1073876992
 3190 014c 00080140 		.word	1073809408
 3191 0150 00440040 		.word	1073759232
 3192              		.cfi_endproc
 3193              	.LFE98:
 3195              		.section	.text.USART1_IRQHandler,"ax",%progbits
 3196              		.align	1
 3197              		.weak	USART1_IRQHandler
 3198              		.syntax unified
 3199              		.thumb
 3200              		.thumb_func
 3202              	USART1_IRQHandler:
 3203              	.LFB99:
1764:Core/Src/stm32f103xx_CMSIS.c **** 
1765:Core/Src/stm32f103xx_CMSIS.c **** /**
1766:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1767:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif   USART1
1768:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1769:Core/Src/stm32f103xx_CMSIS.c ****  */
1770:Core/Src/stm32f103xx_CMSIS.c **** 
1771:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void USART1_IRQHandler(void) {
 3204              		.loc 1 1771 37
 3205              		.cfi_startproc
 3206              		@ args = 0, pretend = 0, frame = 0
 3207              		@ frame_needed = 1, uses_anonymous_args = 0
 3208              		@ link register save eliminated.
 3209 0000 80B4     		push	{r7}
 3210              		.cfi_def_cfa_offset 4
 3211              		.cfi_offset 7, -4
 3212 0002 00AF     		add	r7, sp, #0
 3213              		.cfi_def_cfa_register 7
1772:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(USART1->SR, USART_SR_RXNE)) {
 3214              		.loc 1 1772 6
 3215 0004 134B     		ldr	r3, .L154
 3216 0006 1B68     		ldr	r3, [r3]
 3217 0008 03F02003 		and	r3, r3, #32
 3218              		.loc 1 1772 5
 3219 000c 002B     		cmp	r3, #0
 3220 000e 0ED0     		beq	.L151
1773:Core/Src/stm32f103xx_CMSIS.c **** 		//    USART
1774:Core/Src/stm32f103xx_CMSIS.c **** 		husart1.rx_buffer[husart1.rx_counter] = USART1->DR; //   
 3221              		.loc 1 1774 49
 3222 0010 104B     		ldr	r3, .L154
 3223 0012 5A68     		ldr	r2, [r3, #4]
 3224              		.loc 1 1774 28
 3225 0014 104B     		ldr	r3, .L154+4
 3226 0016 1B8D     		ldrh	r3, [r3, #40]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 115


 3227 0018 1946     		mov	r1, r3
 3228              		.loc 1 1774 41
 3229 001a D2B2     		uxtb	r2, r2
 3230 001c 0E4B     		ldr	r3, .L154+4
 3231 001e 0B44     		add	r3, r3, r1
 3232 0020 1A75     		strb	r2, [r3, #20]
1775:Core/Src/stm32f103xx_CMSIS.c **** 		husart1.rx_counter++; //     1
 3233              		.loc 1 1775 10
 3234 0022 0D4B     		ldr	r3, .L154+4
 3235 0024 1B8D     		ldrh	r3, [r3, #40]
 3236              		.loc 1 1775 21
 3237 0026 0133     		adds	r3, r3, #1
 3238 0028 9AB2     		uxth	r2, r3
 3239 002a 0B4B     		ldr	r3, .L154+4
 3240 002c 1A85     		strh	r2, [r3, #40]	@ movhi
 3241              	.L151:
1776:Core/Src/stm32f103xx_CMSIS.c **** 	}
1777:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(USART1->SR, USART_SR_IDLE)) {
 3242              		.loc 1 1777 6
 3243 002e 094B     		ldr	r3, .L154
 3244 0030 1B68     		ldr	r3, [r3]
 3245 0032 03F01003 		and	r3, r3, #16
 3246              		.loc 1 1777 5
 3247 0036 002B     		cmp	r3, #0
 3248 0038 08D0     		beq	.L153
1778:Core/Src/stm32f103xx_CMSIS.c **** 		//   IDLE
1779:Core/Src/stm32f103xx_CMSIS.c **** 		USART1->DR; //  IDLE
 3249              		.loc 1 1779 9
 3250 003a 064B     		ldr	r3, .L154
 3251 003c 5B68     		ldr	r3, [r3, #4]
1780:Core/Src/stm32f103xx_CMSIS.c **** 		husart1.rx_len = husart1.rx_counter; //,   
 3252              		.loc 1 1780 27
 3253 003e 064B     		ldr	r3, .L154+4
 3254 0040 1A8D     		ldrh	r2, [r3, #40]
 3255              		.loc 1 1780 18
 3256 0042 054B     		ldr	r3, .L154+4
 3257 0044 5A85     		strh	r2, [r3, #42]	@ movhi
1781:Core/Src/stm32f103xx_CMSIS.c **** 		husart1.rx_counter = 0; //   
 3258              		.loc 1 1781 22
 3259 0046 044B     		ldr	r3, .L154+4
 3260 0048 0022     		movs	r2, #0
 3261 004a 1A85     		strh	r2, [r3, #40]	@ movhi
 3262              	.L153:
1782:Core/Src/stm32f103xx_CMSIS.c **** 	}
1783:Core/Src/stm32f103xx_CMSIS.c **** }
 3263              		.loc 1 1783 1
 3264 004c 00BF     		nop
 3265 004e BD46     		mov	sp, r7
 3266              		.cfi_def_cfa_register 13
 3267              		@ sp needed
 3268 0050 80BC     		pop	{r7}
 3269              		.cfi_restore 7
 3270              		.cfi_def_cfa_offset 0
 3271 0052 7047     		bx	lr
 3272              	.L155:
 3273              		.align	2
 3274              	.L154:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 116


 3275 0054 00380140 		.word	1073821696
 3276 0058 00000000 		.word	husart1
 3277              		.cfi_endproc
 3278              	.LFE99:
 3280              		.section	.text.USART2_IRQHandler,"ax",%progbits
 3281              		.align	1
 3282              		.weak	USART2_IRQHandler
 3283              		.syntax unified
 3284              		.thumb
 3285              		.thumb_func
 3287              	USART2_IRQHandler:
 3288              	.LFB100:
1784:Core/Src/stm32f103xx_CMSIS.c **** 
1785:Core/Src/stm32f103xx_CMSIS.c **** 
1786:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void USART2_IRQHandler(void) {
 3289              		.loc 1 1786 37
 3290              		.cfi_startproc
 3291              		@ args = 0, pretend = 0, frame = 0
 3292              		@ frame_needed = 1, uses_anonymous_args = 0
 3293              		@ link register save eliminated.
 3294 0000 80B4     		push	{r7}
 3295              		.cfi_def_cfa_offset 4
 3296              		.cfi_offset 7, -4
 3297 0002 00AF     		add	r7, sp, #0
 3298              		.cfi_def_cfa_register 7
1787:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(USART2->SR, USART_SR_RXNE)) {
 3299              		.loc 1 1787 6
 3300 0004 134B     		ldr	r3, .L160
 3301 0006 1B68     		ldr	r3, [r3]
 3302 0008 03F02003 		and	r3, r3, #32
 3303              		.loc 1 1787 5
 3304 000c 002B     		cmp	r3, #0
 3305 000e 0ED0     		beq	.L157
1788:Core/Src/stm32f103xx_CMSIS.c **** 		//    USART
1789:Core/Src/stm32f103xx_CMSIS.c **** 		husart2.rx_buffer[husart2.rx_counter] = USART2->DR; //   
 3306              		.loc 1 1789 49
 3307 0010 104B     		ldr	r3, .L160
 3308 0012 5A68     		ldr	r2, [r3, #4]
 3309              		.loc 1 1789 28
 3310 0014 104B     		ldr	r3, .L160+4
 3311 0016 1B8D     		ldrh	r3, [r3, #40]
 3312 0018 1946     		mov	r1, r3
 3313              		.loc 1 1789 41
 3314 001a D2B2     		uxtb	r2, r2
 3315 001c 0E4B     		ldr	r3, .L160+4
 3316 001e 0B44     		add	r3, r3, r1
 3317 0020 1A75     		strb	r2, [r3, #20]
1790:Core/Src/stm32f103xx_CMSIS.c **** 		husart2.rx_counter++; //     1
 3318              		.loc 1 1790 10
 3319 0022 0D4B     		ldr	r3, .L160+4
 3320 0024 1B8D     		ldrh	r3, [r3, #40]
 3321              		.loc 1 1790 21
 3322 0026 0133     		adds	r3, r3, #1
 3323 0028 9AB2     		uxth	r2, r3
 3324 002a 0B4B     		ldr	r3, .L160+4
 3325 002c 1A85     		strh	r2, [r3, #40]	@ movhi
 3326              	.L157:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 117


1791:Core/Src/stm32f103xx_CMSIS.c **** 	}
1792:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(USART2->SR, USART_SR_IDLE)) {
 3327              		.loc 1 1792 6
 3328 002e 094B     		ldr	r3, .L160
 3329 0030 1B68     		ldr	r3, [r3]
 3330 0032 03F01003 		and	r3, r3, #16
 3331              		.loc 1 1792 5
 3332 0036 002B     		cmp	r3, #0
 3333 0038 08D0     		beq	.L159
1793:Core/Src/stm32f103xx_CMSIS.c **** 		//   IDLE
1794:Core/Src/stm32f103xx_CMSIS.c **** 		USART2->DR; //  IDLE
 3334              		.loc 1 1794 9
 3335 003a 064B     		ldr	r3, .L160
 3336 003c 5B68     		ldr	r3, [r3, #4]
1795:Core/Src/stm32f103xx_CMSIS.c **** 		husart2.rx_len = husart2.rx_counter; //,   
 3337              		.loc 1 1795 27
 3338 003e 064B     		ldr	r3, .L160+4
 3339 0040 1A8D     		ldrh	r2, [r3, #40]
 3340              		.loc 1 1795 18
 3341 0042 054B     		ldr	r3, .L160+4
 3342 0044 5A85     		strh	r2, [r3, #42]	@ movhi
1796:Core/Src/stm32f103xx_CMSIS.c **** 		husart2.rx_counter = 0; //   
 3343              		.loc 1 1796 22
 3344 0046 044B     		ldr	r3, .L160+4
 3345 0048 0022     		movs	r2, #0
 3346 004a 1A85     		strh	r2, [r3, #40]	@ movhi
 3347              	.L159:
1797:Core/Src/stm32f103xx_CMSIS.c **** 	}
1798:Core/Src/stm32f103xx_CMSIS.c **** }
 3348              		.loc 1 1798 1
 3349 004c 00BF     		nop
 3350 004e BD46     		mov	sp, r7
 3351              		.cfi_def_cfa_register 13
 3352              		@ sp needed
 3353 0050 80BC     		pop	{r7}
 3354              		.cfi_restore 7
 3355              		.cfi_def_cfa_offset 0
 3356 0052 7047     		bx	lr
 3357              	.L161:
 3358              		.align	2
 3359              	.L160:
 3360 0054 00440040 		.word	1073759232
 3361 0058 00000000 		.word	husart2
 3362              		.cfi_endproc
 3363              	.LFE100:
 3365              		.section	.text.CMSIS_USART_Transmit,"ax",%progbits
 3366              		.align	1
 3367              		.global	CMSIS_USART_Transmit
 3368              		.syntax unified
 3369              		.thumb
 3370              		.thumb_func
 3372              	CMSIS_USART_Transmit:
 3373              	.LFB101:
1799:Core/Src/stm32f103xx_CMSIS.c **** 
1800:Core/Src/stm32f103xx_CMSIS.c **** 
1801:Core/Src/stm32f103xx_CMSIS.c **** /**
1802:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 118


1803:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif     USART
1804:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *USART - USART,     
1805:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   
1806:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size -    
1807:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1808:Core/Src/stm32f103xx_CMSIS.c ****  */
1809:Core/Src/stm32f103xx_CMSIS.c **** 
1810:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_USART_Transmit(USART_TypeDef *USART, uint8_t *data, uint16_t Size, uint32_t Timeout_ms) 
 3374              		.loc 1 1810 100
 3375              		.cfi_startproc
 3376              		@ args = 0, pretend = 0, frame = 24
 3377              		@ frame_needed = 1, uses_anonymous_args = 0
 3378              		@ link register save eliminated.
 3379 0000 80B4     		push	{r7}
 3380              		.cfi_def_cfa_offset 4
 3381              		.cfi_offset 7, -4
 3382 0002 87B0     		sub	sp, sp, #28
 3383              		.cfi_def_cfa_offset 32
 3384 0004 00AF     		add	r7, sp, #0
 3385              		.cfi_def_cfa_register 7
 3386 0006 F860     		str	r0, [r7, #12]
 3387 0008 B960     		str	r1, [r7, #8]
 3388 000a 3B60     		str	r3, [r7]
 3389 000c 1346     		mov	r3, r2	@ movhi
 3390 000e FB80     		strh	r3, [r7, #6]	@ movhi
 3391              	.LBB2:
1811:Core/Src/stm32f103xx_CMSIS.c **** 	for (uint16_t i = 0; i < Size; i++) {
 3392              		.loc 1 1811 16
 3393 0010 0023     		movs	r3, #0
 3394 0012 FB82     		strh	r3, [r7, #22]	@ movhi
 3395              		.loc 1 1811 2
 3396 0014 19E0     		b	.L163
 3397              	.L167:
1812:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 3398              		.loc 1 1812 22
 3399 0016 1A4A     		ldr	r2, .L170
 3400 0018 3B68     		ldr	r3, [r7]
 3401 001a 1360     		str	r3, [r2]
1813:Core/Src/stm32f103xx_CMSIS.c **** 		//,    
1814:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(USART->SR, USART_SR_TXE) == 0) {
 3402              		.loc 1 1814 9
 3403 001c 05E0     		b	.L164
 3404              	.L166:
1815:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 3405              		.loc 1 1815 8
 3406 001e 184B     		ldr	r3, .L170
 3407 0020 1B68     		ldr	r3, [r3]
 3408              		.loc 1 1815 7
 3409 0022 002B     		cmp	r3, #0
 3410 0024 01D1     		bne	.L164
1816:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 3411              		.loc 1 1816 12
 3412 0026 0023     		movs	r3, #0
 3413 0028 24E0     		b	.L165
 3414              	.L164:
1814:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 3415              		.loc 1 1814 10
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 119


 3416 002a FB68     		ldr	r3, [r7, #12]
 3417 002c 1B68     		ldr	r3, [r3]
 3418 002e 03F08003 		and	r3, r3, #128
1814:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 3419              		.loc 1 1814 44
 3420 0032 002B     		cmp	r3, #0
 3421 0034 F3D0     		beq	.L166
1817:Core/Src/stm32f103xx_CMSIS.c **** 			}
1818:Core/Src/stm32f103xx_CMSIS.c **** 		}
1819:Core/Src/stm32f103xx_CMSIS.c **** 		USART->DR = *data++; //   
 3422              		.loc 1 1819 20 discriminator 2
 3423 0036 BB68     		ldr	r3, [r7, #8]
 3424 0038 5A1C     		adds	r2, r3, #1
 3425 003a BA60     		str	r2, [r7, #8]
 3426              		.loc 1 1819 15 discriminator 2
 3427 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3428 003e 1A46     		mov	r2, r3
 3429              		.loc 1 1819 13 discriminator 2
 3430 0040 FB68     		ldr	r3, [r7, #12]
 3431 0042 5A60     		str	r2, [r3, #4]
1811:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 3432              		.loc 1 1811 34 discriminator 2
 3433 0044 FB8A     		ldrh	r3, [r7, #22]
 3434 0046 0133     		adds	r3, r3, #1
 3435 0048 FB82     		strh	r3, [r7, #22]	@ movhi
 3436              	.L163:
1811:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 3437              		.loc 1 1811 25 discriminator 1
 3438 004a FA8A     		ldrh	r2, [r7, #22]
 3439 004c FB88     		ldrh	r3, [r7, #6]
 3440 004e 9A42     		cmp	r2, r3
 3441 0050 E1D3     		bcc	.L167
 3442              	.LBE2:
1820:Core/Src/stm32f103xx_CMSIS.c **** 	}
1821:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 3443              		.loc 1 1821 21
 3444 0052 0B4A     		ldr	r2, .L170
 3445 0054 3B68     		ldr	r3, [r7]
 3446 0056 1360     		str	r3, [r2]
1822:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(USART->SR, USART_SR_TC) == 0) { //  
 3447              		.loc 1 1822 8
 3448 0058 05E0     		b	.L168
 3449              	.L169:
1823:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 3450              		.loc 1 1823 7
 3451 005a 094B     		ldr	r3, .L170
 3452 005c 1B68     		ldr	r3, [r3]
 3453              		.loc 1 1823 6
 3454 005e 002B     		cmp	r3, #0
 3455 0060 01D1     		bne	.L168
1824:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 3456              		.loc 1 1824 11
 3457 0062 0023     		movs	r3, #0
 3458 0064 06E0     		b	.L165
 3459              	.L168:
1822:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(USART->SR, USART_SR_TC) == 0) { //  
 3460              		.loc 1 1822 9
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 120


 3461 0066 FB68     		ldr	r3, [r7, #12]
 3462 0068 1B68     		ldr	r3, [r3]
 3463 006a 03F04003 		and	r3, r3, #64
1822:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(USART->SR, USART_SR_TC) == 0) { //  
 3464              		.loc 1 1822 42
 3465 006e 002B     		cmp	r3, #0
 3466 0070 F3D0     		beq	.L169
1825:Core/Src/stm32f103xx_CMSIS.c **** 		}
1826:Core/Src/stm32f103xx_CMSIS.c **** 	};
1827:Core/Src/stm32f103xx_CMSIS.c **** 	return true;
 3467              		.loc 1 1827 9
 3468 0072 0123     		movs	r3, #1
 3469              	.L165:
1828:Core/Src/stm32f103xx_CMSIS.c **** }
 3470              		.loc 1 1828 1
 3471 0074 1846     		mov	r0, r3
 3472 0076 1C37     		adds	r7, r7, #28
 3473              		.cfi_def_cfa_offset 4
 3474 0078 BD46     		mov	sp, r7
 3475              		.cfi_def_cfa_register 13
 3476              		@ sp needed
 3477 007a 80BC     		pop	{r7}
 3478              		.cfi_restore 7
 3479              		.cfi_def_cfa_offset 0
 3480 007c 7047     		bx	lr
 3481              	.L171:
 3482 007e 00BF     		.align	2
 3483              	.L170:
 3484 0080 00000000 		.word	Timeout_counter_ms
 3485              		.cfi_endproc
 3486              	.LFE101:
 3488              		.section	.text.CMSIS_I2C_Reset,"ax",%progbits
 3489              		.align	1
 3490              		.global	CMSIS_I2C_Reset
 3491              		.syntax unified
 3492              		.thumb
 3493              		.thumb_func
 3495              	CMSIS_I2C_Reset:
 3496              	.LFB102:
1829:Core/Src/stm32f103xx_CMSIS.c **** 
1830:Core/Src/stm32f103xx_CMSIS.c **** 
1831:Core/Src/stm32f103xx_CMSIS.c **** 
1832:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  I2C ========================================
1833:Core/Src/stm32f103xx_CMSIS.c **** 
1834:Core/Src/stm32f103xx_CMSIS.c **** /**
1835:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1836:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Inter-integrated circuit (I2C) interface
1837:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .26 Inter-integrated circuit (I2C) interface (. 752)
1838:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1839:Core/Src/stm32f103xx_CMSIS.c **** */
1840:Core/Src/stm32f103xx_CMSIS.c **** 
1841:Core/Src/stm32f103xx_CMSIS.c **** /* */
1842:Core/Src/stm32f103xx_CMSIS.c **** /*
1843:Core/Src/stm32f103xx_CMSIS.c ****  *     ,   
1844:Core/Src/stm32f103xx_CMSIS.c ****  *    .   
1845:Core/Src/stm32f103xx_CMSIS.c ****  *     (SDA)   
1846:Core/Src/stm32f103xx_CMSIS.c ****  *        100 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 121


1847:Core/Src/stm32f103xx_CMSIS.c ****  */
1848:Core/Src/stm32f103xx_CMSIS.c **** 
1849:Core/Src/stm32f103xx_CMSIS.c ****  /* */
1850:Core/Src/stm32f103xx_CMSIS.c ****  /*
1851:Core/Src/stm32f103xx_CMSIS.c ****          :
1852:Core/Src/stm32f103xx_CMSIS.c **** 	- Slave transmitter
1853:Core/Src/stm32f103xx_CMSIS.c **** 	- Slave receiver
1854:Core/Src/stm32f103xx_CMSIS.c **** 	- Master transmitter
1855:Core/Src/stm32f103xx_CMSIS.c **** 	- Master receiver
1856:Core/Src/stm32f103xx_CMSIS.c **** 
1857:Core/Src/stm32f103xx_CMSIS.c ****  -    slave .  
1858:Core/Src/stm32f103xx_CMSIS.c ****  master  ,     START,   master 
1859:Core/Src/stm32f103xx_CMSIS.c ****     STOP,   
1860:Core/Src/stm32f103xx_CMSIS.c ****  */
1861:Core/Src/stm32f103xx_CMSIS.c **** 
1862:Core/Src/stm32f103xx_CMSIS.c **** 
1863:Core/Src/stm32f103xx_CMSIS.c ****  /* */
1864:Core/Src/stm32f103xx_CMSIS.c ****  /*
1865:Core/Src/stm32f103xx_CMSIS.c ****   *   Master  I2C   
1866:Core/Src/stm32f103xx_CMSIS.c ****   * A     
1867:Core/Src/stm32f103xx_CMSIS.c ****   *        
1868:Core/Src/stm32f103xx_CMSIS.c ****   *   Slave     
1869:Core/Src/stm32f103xx_CMSIS.c ****   *   .    
1870:Core/Src/stm32f103xx_CMSIS.c ****   *       8- , MSB 
1871:Core/Src/stm32f103xx_CMSIS.c ****   *  ()   (  7- ,
1872:Core/Src/stm32f103xx_CMSIS.c ****   *       
1873:Core/Src/stm32f103xx_CMSIS.c ****   *  8     9-  
1874:Core/Src/stm32f103xx_CMSIS.c ****  */
1875:Core/Src/stm32f103xx_CMSIS.c **** 
1876:Core/Src/stm32f103xx_CMSIS.c ****  /*(. ReferenceManual . 772)*/
1877:Core/Src/stm32f103xx_CMSIS.c **** 
1878:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_I2C_Reset(void) {
 3497              		.loc 1 1878 28
 3498              		.cfi_startproc
 3499              		@ args = 0, pretend = 0, frame = 0
 3500              		@ frame_needed = 1, uses_anonymous_args = 0
 3501              		@ link register save eliminated.
 3502 0000 80B4     		push	{r7}
 3503              		.cfi_def_cfa_offset 4
 3504              		.cfi_offset 7, -4
 3505 0002 00AF     		add	r7, sp, #0
 3506              		.cfi_def_cfa_register 7
1879:Core/Src/stm32f103xx_CMSIS.c **** 	//  I2C
1880:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.1 I2C Control register 1 (I2C_CR1) (. 772)
1881:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C1->CR1, I2C_CR1_SWRST); //: I2C Peripheral not under reset
 3507              		.loc 1 1881 2
 3508 0004 0F4B     		ldr	r3, .L175
 3509 0006 1B68     		ldr	r3, [r3]
 3510 0008 0E4A     		ldr	r2, .L175
 3511 000a 43F40043 		orr	r3, r3, #32768
 3512 000e 1360     		str	r3, [r2]
1882:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C1->CR1, I2C_CR1_SWRST) == 0) ;
 3513              		.loc 1 1882 8
 3514 0010 00BF     		nop
 3515              	.L173:
 3516              		.loc 1 1882 9 discriminator 1
 3517 0012 0C4B     		ldr	r3, .L175
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 122


 3518 0014 1B68     		ldr	r3, [r3]
 3519 0016 03F40043 		and	r3, r3, #32768
 3520              		.loc 1 1882 44 discriminator 1
 3521 001a 002B     		cmp	r3, #0
 3522 001c F9D0     		beq	.L173
1883:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_SWRST); //: I2C Peripheral not under reset
 3523              		.loc 1 1883 2
 3524 001e 094B     		ldr	r3, .L175
 3525 0020 1B68     		ldr	r3, [r3]
 3526 0022 084A     		ldr	r2, .L175
 3527 0024 23F40043 		bic	r3, r3, #32768
 3528 0028 1360     		str	r3, [r2]
1884:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C1->CR1, I2C_CR1_SWRST)) ;
 3529              		.loc 1 1884 8
 3530 002a 00BF     		nop
 3531              	.L174:
 3532              		.loc 1 1884 9 discriminator 1
 3533 002c 054B     		ldr	r3, .L175
 3534 002e 1B68     		ldr	r3, [r3]
 3535 0030 03F40043 		and	r3, r3, #32768
 3536 0034 002B     		cmp	r3, #0
 3537 0036 F9D1     		bne	.L174
1885:Core/Src/stm32f103xx_CMSIS.c **** 	/* :      
1886:Core/Src/stm32f103xx_CMSIS.c **** 	 *      
1887:Core/Src/stm32f103xx_CMSIS.c **** 	 * ,   BUSY    
1888:Core/Src/stm32f103xx_CMSIS.c **** 	 *  SWRST       
1889:Core/Src/stm32f103xx_CMSIS.c **** }
 3538              		.loc 1 1889 1
 3539 0038 00BF     		nop
 3540 003a 00BF     		nop
 3541 003c BD46     		mov	sp, r7
 3542              		.cfi_def_cfa_register 13
 3543              		@ sp needed
 3544 003e 80BC     		pop	{r7}
 3545              		.cfi_restore 7
 3546              		.cfi_def_cfa_offset 0
 3547 0040 7047     		bx	lr
 3548              	.L176:
 3549 0042 00BF     		.align	2
 3550              	.L175:
 3551 0044 00540040 		.word	1073763328
 3552              		.cfi_endproc
 3553              	.LFE102:
 3555              		.section	.text.CMSIS_I2C1_Init,"ax",%progbits
 3556              		.align	1
 3557              		.global	CMSIS_I2C1_Init
 3558              		.syntax unified
 3559              		.thumb
 3560              		.thumb_func
 3562              	CMSIS_I2C1_Init:
 3563              	.LFB103:
1890:Core/Src/stm32f103xx_CMSIS.c **** 
1891:Core/Src/stm32f103xx_CMSIS.c **** /**
1892:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
1893:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    I2C1. Sm.
1894:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
1895:Core/Src/stm32f103xx_CMSIS.c ****  */
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 123


1896:Core/Src/stm32f103xx_CMSIS.c **** 
1897:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_I2C1_Init(void) {
 3564              		.loc 1 1897 28
 3565              		.cfi_startproc
 3566              		@ args = 0, pretend = 0, frame = 0
 3567              		@ frame_needed = 1, uses_anonymous_args = 0
 3568 0000 80B5     		push	{r7, lr}
 3569              		.cfi_def_cfa_offset 8
 3570              		.cfi_offset 7, -8
 3571              		.cfi_offset 14, -4
 3572 0002 00AF     		add	r7, sp, #0
 3573              		.cfi_def_cfa_register 7
1898:Core/Src/stm32f103xx_CMSIS.c **** 	// 
1899:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN); //   B
 3574              		.loc 1 1899 2
 3575 0004 624B     		ldr	r3, .L178
 3576 0006 9B69     		ldr	r3, [r3, #24]
 3577 0008 614A     		ldr	r2, .L178
 3578 000a 43F00803 		orr	r3, r3, #8
 3579 000e 9361     		str	r3, [r2, #24]
1900:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 3580              		.loc 1 1900 2
 3581 0010 5F4B     		ldr	r3, .L178
 3582 0012 9B69     		ldr	r3, [r3, #24]
 3583 0014 5E4A     		ldr	r2, .L178
 3584 0016 43F00103 		orr	r3, r3, #1
 3585 001a 9361     		str	r3, [r2, #24]
1901:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); //  I2C1
 3586              		.loc 1 1901 2
 3587 001c 5C4B     		ldr	r3, .L178
 3588 001e DB69     		ldr	r3, [r3, #28]
 3589 0020 5B4A     		ldr	r2, .L178
 3590 0022 43F40013 		orr	r3, r3, #2097152
 3591 0026 D361     		str	r3, [r2, #28]
1902:Core/Src/stm32f103xx_CMSIS.c **** 
1903:Core/Src/stm32f103xx_CMSIS.c **** 	//  SDA  SCL
1904:Core/Src/stm32f103xx_CMSIS.c **** 	//PB7 SDA (I2C Data I/O) Alternate function open drain
1905:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF7_Msk, 0b11 << GPIO_CRL_CNF7_Pos); //Alternate function open dr
 3592              		.loc 1 1905 2
 3593 0028 5A4B     		ldr	r3, .L178+4
 3594 002a 1B68     		ldr	r3, [r3]
 3595 002c 594A     		ldr	r2, .L178+4
 3596 002e 43F04043 		orr	r3, r3, #-1073741824
 3597 0032 1360     		str	r3, [r2]
1906:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOB->CRL, GPIO_CRL_MODE7_Msk, 0b11 << GPIO_CRL_MODE7_Pos); //Maximum output speed 50 
 3598              		.loc 1 1906 2
 3599 0034 574B     		ldr	r3, .L178+4
 3600 0036 1B68     		ldr	r3, [r3]
 3601 0038 564A     		ldr	r2, .L178+4
 3602 003a 43F04053 		orr	r3, r3, #805306368
 3603 003e 1360     		str	r3, [r2]
1907:Core/Src/stm32f103xx_CMSIS.c **** 	//PB6 SCL (I2C clock) Alternate function open drain
1908:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF6_Msk, 0b11 << GPIO_CRL_CNF6_Pos); //Alternate function open dr
 3604              		.loc 1 1908 2
 3605 0040 544B     		ldr	r3, .L178+4
 3606 0042 1B68     		ldr	r3, [r3]
 3607 0044 534A     		ldr	r2, .L178+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 124


 3608 0046 43F04063 		orr	r3, r3, #201326592
 3609 004a 1360     		str	r3, [r2]
1909:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOB->CRL, GPIO_CRL_MODE6_Msk, 0b11 << GPIO_CRL_MODE6_Pos); //Maximum output speed 50 
 3610              		.loc 1 1909 2
 3611 004c 514B     		ldr	r3, .L178+4
 3612 004e 1B68     		ldr	r3, [r3]
 3613 0050 504A     		ldr	r2, .L178+4
 3614 0052 43F04073 		orr	r3, r3, #50331648
 3615 0056 1360     		str	r3, [r2]
1910:Core/Src/stm32f103xx_CMSIS.c **** 
1911:Core/Src/stm32f103xx_CMSIS.c **** 	//26.6 I2C registers( . Reference Manual . 772)
1912:Core/Src/stm32f103xx_CMSIS.c **** 
1913:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.1 I2C Control register 1 (I2C_CR1) (. 772)
1914:Core/Src/stm32f103xx_CMSIS.c **** 	CMSIS_I2C_Reset();
 3616              		.loc 1 1914 2
 3617 0058 FFF7FEFF 		bl	CMSIS_I2C_Reset
1915:Core/Src/stm32f103xx_CMSIS.c **** 
1916:Core/Src/stm32f103xx_CMSIS.c **** 	/*     .      
1917:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_ALERT); //Releases SMBA pin high.Alert Response Address Header follow
 3618              		.loc 1 1917 2
 3619 005c 4E4B     		ldr	r3, .L178+8
 3620 005e 1B68     		ldr	r3, [r3]
 3621 0060 4D4A     		ldr	r2, .L178+8
 3622 0062 23F40053 		bic	r3, r3, #8192
 3623 0066 1360     		str	r3, [r2]
1918:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_PEC); //No PEC transfer
 3624              		.loc 1 1918 2
 3625 0068 4B4B     		ldr	r3, .L178+8
 3626 006a 1B68     		ldr	r3, [r3]
 3627 006c 4A4A     		ldr	r2, .L178+8
 3628 006e 23F48053 		bic	r3, r3, #4096
 3629 0072 1360     		str	r3, [r2]
1919:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_POS); //ACK bit controls the (N)ACK of the current byte being receive
 3630              		.loc 1 1919 2
 3631 0074 484B     		ldr	r3, .L178+8
 3632 0076 1B68     		ldr	r3, [r3]
 3633 0078 474A     		ldr	r2, .L178+8
 3634 007a 23F40063 		bic	r3, r3, #2048
 3635 007e 1360     		str	r3, [r2]
1920:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_ACK); //No acknowledge returned
 3636              		.loc 1 1920 2
 3637 0080 454B     		ldr	r3, .L178+8
 3638 0082 1B68     		ldr	r3, [r3]
 3639 0084 444A     		ldr	r2, .L178+8
 3640 0086 23F48063 		bic	r3, r3, #1024
 3641 008a 1360     		str	r3, [r2]
1921:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_STOP); //No Stop generation
 3642              		.loc 1 1921 2
 3643 008c 424B     		ldr	r3, .L178+8
 3644 008e 1B68     		ldr	r3, [r3]
 3645 0090 414A     		ldr	r2, .L178+8
 3646 0092 23F40073 		bic	r3, r3, #512
 3647 0096 1360     		str	r3, [r2]
1922:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_START); //No Start generation
 3648              		.loc 1 1922 2
 3649 0098 3F4B     		ldr	r3, .L178+8
 3650 009a 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 125


 3651 009c 3E4A     		ldr	r2, .L178+8
 3652 009e 23F48073 		bic	r3, r3, #256
 3653 00a2 1360     		str	r3, [r2]
1923:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_NOSTRETCH); //Clock stretching enabled
 3654              		.loc 1 1923 2
 3655 00a4 3C4B     		ldr	r3, .L178+8
 3656 00a6 1B68     		ldr	r3, [r3]
 3657 00a8 3B4A     		ldr	r2, .L178+8
 3658 00aa 23F08003 		bic	r3, r3, #128
 3659 00ae 1360     		str	r3, [r2]
1924:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_ENGC); //General call disabled. Address 00h is NACKed.
 3660              		.loc 1 1924 2
 3661 00b0 394B     		ldr	r3, .L178+8
 3662 00b2 1B68     		ldr	r3, [r3]
 3663 00b4 384A     		ldr	r2, .L178+8
 3664 00b6 23F04003 		bic	r3, r3, #64
 3665 00ba 1360     		str	r3, [r2]
1925:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_ENPEC); //PEC calculation disabled
 3666              		.loc 1 1925 2
 3667 00bc 364B     		ldr	r3, .L178+8
 3668 00be 1B68     		ldr	r3, [r3]
 3669 00c0 354A     		ldr	r2, .L178+8
 3670 00c2 23F02003 		bic	r3, r3, #32
 3671 00c6 1360     		str	r3, [r2]
1926:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_ENARP); //ARP disable
 3672              		.loc 1 1926 2
 3673 00c8 334B     		ldr	r3, .L178+8
 3674 00ca 1B68     		ldr	r3, [r3]
 3675 00cc 324A     		ldr	r2, .L178+8
 3676 00ce 23F01003 		bic	r3, r3, #16
 3677 00d2 1360     		str	r3, [r2]
1927:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_SMBTYPE); //SMBus Device
 3678              		.loc 1 1927 2
 3679 00d4 304B     		ldr	r3, .L178+8
 3680 00d6 1B68     		ldr	r3, [r3]
 3681 00d8 2F4A     		ldr	r2, .L178+8
 3682 00da 23F00803 		bic	r3, r3, #8
 3683 00de 1360     		str	r3, [r2]
1928:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_SMBUS); //I2C mode
 3684              		.loc 1 1928 2
 3685 00e0 2D4B     		ldr	r3, .L178+8
 3686 00e2 1B68     		ldr	r3, [r3]
 3687 00e4 2C4A     		ldr	r2, .L178+8
 3688 00e6 23F00203 		bic	r3, r3, #2
 3689 00ea 1360     		str	r3, [r2]
1929:Core/Src/stm32f103xx_CMSIS.c **** 
1930:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.2 I2C Control register 2(I2C_CR2)(.774)
1931:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR2, I2C_CR2_LAST); //Next DMA EOT is not the last transfer
 3690              		.loc 1 1931 2
 3691 00ec 2A4B     		ldr	r3, .L178+8
 3692 00ee 5B68     		ldr	r3, [r3, #4]
 3693 00f0 294A     		ldr	r2, .L178+8
 3694 00f2 23F48053 		bic	r3, r3, #4096
 3695 00f6 5360     		str	r3, [r2, #4]
1932:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR2, I2C_CR2_DMAEN); //DMA requests disabled
 3696              		.loc 1 1932 2
 3697 00f8 274B     		ldr	r3, .L178+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 126


 3698 00fa 5B68     		ldr	r3, [r3, #4]
 3699 00fc 264A     		ldr	r2, .L178+8
 3700 00fe 23F40063 		bic	r3, r3, #2048
 3701 0102 5360     		str	r3, [r2, #4]
1933:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR2, I2C_CR2_ITBUFEN); //TxE = 1 or RxNE = 1 does not generate any interrupt.
 3702              		.loc 1 1933 2
 3703 0104 244B     		ldr	r3, .L178+8
 3704 0106 5B68     		ldr	r3, [r3, #4]
 3705 0108 234A     		ldr	r2, .L178+8
 3706 010a 23F48063 		bic	r3, r3, #1024
 3707 010e 5360     		str	r3, [r2, #4]
1934:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR2, I2C_CR2_ITEVTEN); //Event interrupt disabled
 3708              		.loc 1 1934 2
 3709 0110 214B     		ldr	r3, .L178+8
 3710 0112 5B68     		ldr	r3, [r3, #4]
 3711 0114 204A     		ldr	r2, .L178+8
 3712 0116 23F40073 		bic	r3, r3, #512
 3713 011a 5360     		str	r3, [r2, #4]
1935:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR2, I2C_CR2_ITERREN); //Error interrupt disabled
 3714              		.loc 1 1935 2
 3715 011c 1E4B     		ldr	r3, .L178+8
 3716 011e 5B68     		ldr	r3, [r3, #4]
 3717 0120 1D4A     		ldr	r2, .L178+8
 3718 0122 23F48073 		bic	r3, r3, #256
 3719 0126 5360     		str	r3, [r2, #4]
1936:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(I2C1->CR2, I2C_CR2_FREQ_Msk, 36 << I2C_CR2_FREQ_Pos); //f PCLK1 = 36 
 3720              		.loc 1 1936 2
 3721 0128 1B4B     		ldr	r3, .L178+8
 3722 012a 5B68     		ldr	r3, [r3, #4]
 3723 012c 23F03F03 		bic	r3, r3, #63
 3724 0130 194A     		ldr	r2, .L178+8
 3725 0132 43F02403 		orr	r3, r3, #36
 3726 0136 5360     		str	r3, [r2, #4]
1937:Core/Src/stm32f103xx_CMSIS.c **** 
1938:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.3 I2C Own address register 1(I2C_OAR1)(.776)
1939:Core/Src/stm32f103xx_CMSIS.c **** 	I2C1->OAR1 = 0;
 3727              		.loc 1 1939 6
 3728 0138 174B     		ldr	r3, .L178+8
 3729              		.loc 1 1939 13
 3730 013a 0022     		movs	r2, #0
 3731 013c 9A60     		str	r2, [r3, #8]
1940:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.4 I2C Own address register 1(I2C_OAR2)(.776)
1941:Core/Src/stm32f103xx_CMSIS.c **** 	I2C1->OAR2 = 0;
 3732              		.loc 1 1941 6
 3733 013e 164B     		ldr	r3, .L178+8
 3734              		.loc 1 1941 13
 3735 0140 0022     		movs	r2, #0
 3736 0142 DA60     		str	r2, [r3, #12]
1942:Core/Src/stm32f103xx_CMSIS.c **** 
1943:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.8 I2C Clock control register (I2C_CCR)(.781)
1944:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CCR, I2C_CCR_FS); //Standard mode I2C
 3737              		.loc 1 1944 2
 3738 0144 144B     		ldr	r3, .L178+8
 3739 0146 DB69     		ldr	r3, [r3, #28]
 3740 0148 134A     		ldr	r2, .L178+8
 3741 014a 23F40043 		bic	r3, r3, #32768
 3742 014e D361     		str	r3, [r2, #28]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 127


1945:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(I2C1->CCR, I2C_CCR_FS); //Fast mode I2C
1946:Core/Src/stm32f103xx_CMSIS.c **** 
1947:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CCR, I2C_CCR_DUTY); //Fm mode tlow/thigh = 2
 3743              		.loc 1 1947 2
 3744 0150 114B     		ldr	r3, .L178+8
 3745 0152 DB69     		ldr	r3, [r3, #28]
 3746 0154 104A     		ldr	r2, .L178+8
 3747 0156 23F48043 		bic	r3, r3, #16384
 3748 015a D361     		str	r3, [r2, #28]
1948:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(I2C1->CCR, I2C_CCR_DUTY); //Fm mode tlow/thigh = 16/9 (see CCR)
1949:Core/Src/stm32f103xx_CMSIS.c **** 
1950:Core/Src/stm32f103xx_CMSIS.c **** 	// CCR.   
1951:Core/Src/stm32f103xx_CMSIS.c **** 	//MODIFY_REG(I2C1->CCR, I2C_CCR_CCR_Msk, 180 << I2C_CCR_CCR_Pos); // Sm mode
1952:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(I2C1->CCR, I2C_CCR_CCR_Msk, 30 << I2C_CCR_CCR_Pos); // Fm mode. DUTY 0.
 3749              		.loc 1 1952 2
 3750 015c 0E4B     		ldr	r3, .L178+8
 3751 015e DB69     		ldr	r3, [r3, #28]
 3752 0160 23F47F63 		bic	r3, r3, #4080
 3753 0164 23F00F03 		bic	r3, r3, #15
 3754 0168 0B4A     		ldr	r2, .L178+8
 3755 016a 43F01E03 		orr	r3, r3, #30
 3756 016e D361     		str	r3, [r2, #28]
1953:Core/Src/stm32f103xx_CMSIS.c **** 	//MODIFY_REG(I2C1->CCR, I2C_CCR_CCR_Msk, 4 << I2C_CCR_CCR_Pos); // Fm mode. DUTY 1.
1954:Core/Src/stm32f103xx_CMSIS.c **** 
1955:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.9 I2C TRISE register (I2C_TRISE)(. 782)
1956:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(I2C1->TRISE, I2C_TRISE_TRISE_Msk, 37 << I2C_TRISE_TRISE_Pos); // Sm mode
 3757              		.loc 1 1956 2
 3758 0170 094B     		ldr	r3, .L178+8
 3759 0172 1B6A     		ldr	r3, [r3, #32]
 3760 0174 23F03F03 		bic	r3, r3, #63
 3761 0178 074A     		ldr	r2, .L178+8
 3762 017a 43F02503 		orr	r3, r3, #37
 3763 017e 1362     		str	r3, [r2, #32]
1957:Core/Src/stm32f103xx_CMSIS.c **** 	//MODIFY_REG(I2C1->TRISE, I2C_TRISE_TRISE_Msk, 12 << I2C_TRISE_TRISE_Pos); // Fm mode
1958:Core/Src/stm32f103xx_CMSIS.c **** 
1959:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C1->CR1, I2C_CR1_PE); //I2C1 enable
 3764              		.loc 1 1959 2
 3765 0180 054B     		ldr	r3, .L178+8
 3766 0182 1B68     		ldr	r3, [r3]
 3767 0184 044A     		ldr	r2, .L178+8
 3768 0186 43F00103 		orr	r3, r3, #1
 3769 018a 1360     		str	r3, [r2]
1960:Core/Src/stm32f103xx_CMSIS.c **** }
 3770              		.loc 1 1960 1
 3771 018c 00BF     		nop
 3772 018e 80BD     		pop	{r7, pc}
 3773              	.L179:
 3774              		.align	2
 3775              	.L178:
 3776 0190 00100240 		.word	1073876992
 3777 0194 000C0140 		.word	1073810432
 3778 0198 00540040 		.word	1073763328
 3779              		.cfi_endproc
 3780              	.LFE103:
 3782              		.section	.text.CMSIS_I2C_Adress_Device_Scan,"ax",%progbits
 3783              		.align	1
 3784              		.global	CMSIS_I2C_Adress_Device_Scan
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 128


 3785              		.syntax unified
 3786              		.thumb
 3787              		.thumb_func
 3789              	CMSIS_I2C_Adress_Device_Scan:
 3790              	.LFB104:
1961:Core/Src/stm32f103xx_CMSIS.c **** 
1962:Core/Src/stm32f103xx_CMSIS.c **** 
1963:Core/Src/stm32f103xx_CMSIS.c **** /**
1964:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
1965:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      7-
1966:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
1967:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
1968:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    true -    
1969:Core/Src/stm32f103xx_CMSIS.c ****  *           false -       
1970:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
1971:Core/Src/stm32f103xx_CMSIS.c ****  */
1972:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_Adress_Device_Scan(I2C_TypeDef* I2C, uint8_t Adress_Device, uint32_t Timeout_ms) {
 3791              		.loc 1 1972 97
 3792              		.cfi_startproc
 3793              		@ args = 0, pretend = 0, frame = 16
 3794              		@ frame_needed = 1, uses_anonymous_args = 0
 3795 0000 80B5     		push	{r7, lr}
 3796              		.cfi_def_cfa_offset 8
 3797              		.cfi_offset 7, -8
 3798              		.cfi_offset 14, -4
 3799 0002 84B0     		sub	sp, sp, #16
 3800              		.cfi_def_cfa_offset 24
 3801 0004 00AF     		add	r7, sp, #0
 3802              		.cfi_def_cfa_register 7
 3803 0006 F860     		str	r0, [r7, #12]
 3804 0008 0B46     		mov	r3, r1
 3805 000a 7A60     		str	r2, [r7, #4]
 3806 000c FB72     		strb	r3, [r7, #11]
1973:Core/Src/stm32f103xx_CMSIS.c **** 
1974:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
1975:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 3807              		.loc 1 1975 6
 3808 000e FB68     		ldr	r3, [r7, #12]
 3809 0010 9B69     		ldr	r3, [r3, #24]
 3810 0012 03F00203 		and	r3, r3, #2
 3811              		.loc 1 1975 5
 3812 0016 002B     		cmp	r3, #0
 3813 0018 2DD0     		beq	.L181
1976:Core/Src/stm32f103xx_CMSIS.c **** 		//  
1977:Core/Src/stm32f103xx_CMSIS.c **** 
1978:Core/Src/stm32f103xx_CMSIS.c **** 		if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 3814              		.loc 1 1978 8
 3815 001a 444B     		ldr	r3, .L192
 3816 001c 9B68     		ldr	r3, [r3, #8]
 3817 001e 03F04003 		and	r3, r3, #64
 3818              		.loc 1 1978 6
 3819 0022 002B     		cmp	r3, #0
 3820 0024 09D0     		beq	.L182
 3821              		.loc 1 1978 49 discriminator 1
 3822 0026 414B     		ldr	r3, .L192
 3823 0028 9B68     		ldr	r3, [r3, #8]
 3824 002a 03F08003 		and	r3, r3, #128
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 129


 3825              		.loc 1 1978 45 discriminator 1
 3826 002e 002B     		cmp	r3, #0
 3827 0030 03D0     		beq	.L182
1979:Core/Src/stm32f103xx_CMSIS.c **** 			//     ,  BUSY 
1980:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C_Reset(); //
 3828              		.loc 1 1980 4
 3829 0032 FFF7FEFF 		bl	CMSIS_I2C_Reset
1981:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C1_Init(); // 
 3830              		.loc 1 1981 4
 3831 0036 FFF7FEFF 		bl	CMSIS_I2C1_Init
 3832              	.L182:
1982:Core/Src/stm32f103xx_CMSIS.c **** 		}
1983:Core/Src/stm32f103xx_CMSIS.c **** 
1984:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 3833              		.loc 1 1984 7
 3834 003a FB68     		ldr	r3, [r7, #12]
 3835 003c 9B69     		ldr	r3, [r3, #24]
 3836 003e 03F00103 		and	r3, r3, #1
 3837              		.loc 1 1984 6
 3838 0042 002B     		cmp	r3, #0
 3839 0044 05D0     		beq	.L183
1985:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,    
1986:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 3840              		.loc 1 1986 4
 3841 0046 FB68     		ldr	r3, [r7, #12]
 3842 0048 1B68     		ldr	r3, [r3]
 3843 004a 43F40072 		orr	r2, r3, #512
 3844 004e FB68     		ldr	r3, [r7, #12]
 3845 0050 1A60     		str	r2, [r3]
 3846              	.L183:
1987:Core/Src/stm32f103xx_CMSIS.c **** 		}
1988:Core/Src/stm32f103xx_CMSIS.c **** 
1989:Core/Src/stm32f103xx_CMSIS.c **** 		if (I2C->CR1 != 1) {
 3847              		.loc 1 1989 10
 3848 0052 FB68     		ldr	r3, [r7, #12]
 3849 0054 1B68     		ldr	r3, [r3]
 3850              		.loc 1 1989 6
 3851 0056 012B     		cmp	r3, #1
 3852 0058 0BD0     		beq	.L184
1990:Core/Src/stm32f103xx_CMSIS.c **** 			//  CR1 - ,   I2C
1991:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 3853              		.loc 1 1991 4
 3854 005a FB68     		ldr	r3, [r7, #12]
 3855 005c 1B68     		ldr	r3, [r3]
 3856 005e 23F00102 		bic	r2, r3, #1
 3857 0062 FB68     		ldr	r3, [r7, #12]
 3858 0064 1A60     		str	r2, [r3]
1992:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_PE);
 3859              		.loc 1 1992 4
 3860 0066 FB68     		ldr	r3, [r7, #12]
 3861 0068 1B68     		ldr	r3, [r3]
 3862 006a 43F00102 		orr	r2, r3, #1
 3863 006e FB68     		ldr	r3, [r7, #12]
 3864 0070 1A60     		str	r2, [r3]
 3865              	.L184:
1993:Core/Src/stm32f103xx_CMSIS.c **** 		}
1994:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 130


1995:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 3866              		.loc 1 1995 10
 3867 0072 0023     		movs	r3, #0
 3868 0074 56E0     		b	.L185
 3869              	.L181:
1996:Core/Src/stm32f103xx_CMSIS.c **** 	}
1997:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
1998:Core/Src/stm32f103xx_CMSIS.c **** 
1999:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C->CR1, I2C_CR1_POS); // ACK  (N)ACK  
 3870              		.loc 1 1999 2
 3871 0076 FB68     		ldr	r3, [r7, #12]
 3872 0078 1B68     		ldr	r3, [r3]
 3873 007a 23F40062 		bic	r2, r3, #2048
 3874 007e FB68     		ldr	r3, [r7, #12]
 3875 0080 1A60     		str	r2, [r3]
2000:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C->CR1, I2C_CR1_START); //  START
 3876              		.loc 1 2000 2
 3877 0082 FB68     		ldr	r3, [r7, #12]
 3878 0084 1B68     		ldr	r3, [r3]
 3879 0086 43F48072 		orr	r2, r3, #256
 3880 008a FB68     		ldr	r3, [r7, #12]
 3881 008c 1A60     		str	r2, [r3]
2001:Core/Src/stm32f103xx_CMSIS.c **** 
2002:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 3882              		.loc 1 2002 21
 3883 008e 284A     		ldr	r2, .L192+4
 3884 0090 7B68     		ldr	r3, [r7, #4]
 3885 0092 1360     		str	r3, [r2]
2003:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 3886              		.loc 1 2003 8
 3887 0094 05E0     		b	.L186
 3888              	.L187:
2004:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,    Start condition generated
2005:Core/Src/stm32f103xx_CMSIS.c **** 
2006:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 3889              		.loc 1 2006 7
 3890 0096 264B     		ldr	r3, .L192+4
 3891 0098 1B68     		ldr	r3, [r3]
 3892              		.loc 1 2006 6
 3893 009a 002B     		cmp	r3, #0
 3894 009c 01D1     		bne	.L186
2007:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 3895              		.loc 1 2007 11
 3896 009e 0023     		movs	r3, #0
 3897 00a0 40E0     		b	.L185
 3898              	.L186:
2003:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 3899              		.loc 1 2003 9
 3900 00a2 FB68     		ldr	r3, [r7, #12]
 3901 00a4 5B69     		ldr	r3, [r3, #20]
 3902 00a6 03F00103 		and	r3, r3, #1
2003:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 3903              		.loc 1 2003 40
 3904 00aa 002B     		cmp	r3, #0
 3905 00ac F3D0     		beq	.L187
2008:Core/Src/stm32f103xx_CMSIS.c **** 		}
2009:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 131


2010:Core/Src/stm32f103xx_CMSIS.c **** 	}
2011:Core/Src/stm32f103xx_CMSIS.c **** 	//!
2012:Core/Src/stm32f103xx_CMSIS.c **** 	/*  I2C_SR1_SB     
2013:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->SR1;
 3906              		.loc 1 2013 5
 3907 00ae FB68     		ldr	r3, [r7, #12]
 3908 00b0 5B69     		ldr	r3, [r3, #20]
2014:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->DR = (Adress_Device << 1); // + Write
 3909              		.loc 1 2014 27
 3910 00b2 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 3911 00b4 5A00     		lsls	r2, r3, #1
 3912              		.loc 1 2014 10
 3913 00b6 FB68     		ldr	r3, [r7, #12]
 3914 00b8 1A61     		str	r2, [r3, #16]
2015:Core/Src/stm32f103xx_CMSIS.c **** 
2016:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 3915              		.loc 1 2016 21
 3916 00ba 1D4A     		ldr	r2, .L192+4
 3917 00bc 7B68     		ldr	r3, [r7, #4]
 3918 00be 1360     		str	r3, [r2]
2017:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 3919              		.loc 1 2017 8
 3920 00c0 05E0     		b	.L188
 3921              	.L190:
2018:Core/Src/stm32f103xx_CMSIS.c **** 		//,   
2019:Core/Src/stm32f103xx_CMSIS.c **** 
2020:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 3922              		.loc 1 2020 7
 3923 00c2 1B4B     		ldr	r3, .L192+4
 3924 00c4 1B68     		ldr	r3, [r3]
 3925              		.loc 1 2020 6
 3926 00c6 002B     		cmp	r3, #0
 3927 00c8 01D1     		bne	.L188
2021:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 3928              		.loc 1 2021 11
 3929 00ca 0023     		movs	r3, #0
 3930 00cc 2AE0     		b	.L185
 3931              	.L188:
2017:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 3932              		.loc 1 2017 10
 3933 00ce FB68     		ldr	r3, [r7, #12]
 3934 00d0 5B69     		ldr	r3, [r3, #20]
 3935 00d2 03F48063 		and	r3, r3, #1024
2017:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 3936              		.loc 1 2017 47
 3937 00d6 002B     		cmp	r3, #0
 3938 00d8 05D1     		bne	.L189
2017:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 3939              		.loc 1 2017 51 discriminator 1
 3940 00da FB68     		ldr	r3, [r7, #12]
 3941 00dc 5B69     		ldr	r3, [r3, #20]
 3942 00de 03F00203 		and	r3, r3, #2
2017:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 3943              		.loc 1 2017 47 discriminator 1
 3944 00e2 002B     		cmp	r3, #0
 3945 00e4 EDD0     		beq	.L190
 3946              	.L189:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 132


2022:Core/Src/stm32f103xx_CMSIS.c **** 		}
2023:Core/Src/stm32f103xx_CMSIS.c **** 
2024:Core/Src/stm32f103xx_CMSIS.c **** 	}
2025:Core/Src/stm32f103xx_CMSIS.c **** 
2026:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 3947              		.loc 1 2026 6
 3948 00e6 FB68     		ldr	r3, [r7, #12]
 3949 00e8 5B69     		ldr	r3, [r3, #20]
 3950 00ea 03F00203 		and	r3, r3, #2
 3951              		.loc 1 2026 5
 3952 00ee 002B     		cmp	r3, #0
 3953 00f0 0BD0     		beq	.L191
2027:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2028:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 3954              		.loc 1 2028 3
 3955 00f2 FB68     		ldr	r3, [r7, #12]
 3956 00f4 1B68     		ldr	r3, [r3]
 3957 00f6 43F40072 		orr	r2, r3, #512
 3958 00fa FB68     		ldr	r3, [r7, #12]
 3959 00fc 1A60     		str	r2, [r3]
2029:Core/Src/stm32f103xx_CMSIS.c **** 		/*  ADDR   SR1,   SR2*/
2030:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR1;
 3960              		.loc 1 2030 6
 3961 00fe FB68     		ldr	r3, [r7, #12]
 3962 0100 5B69     		ldr	r3, [r3, #20]
2031:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR2;
 3963              		.loc 1 2031 6
 3964 0102 FB68     		ldr	r3, [r7, #12]
 3965 0104 9B69     		ldr	r3, [r3, #24]
2032:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 3966              		.loc 1 2032 10
 3967 0106 0123     		movs	r3, #1
 3968 0108 0CE0     		b	.L185
 3969              	.L191:
2033:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2034:Core/Src/stm32f103xx_CMSIS.c **** 		//   ,  1  I2C_SR1_AF 
2035:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 3970              		.loc 1 2035 3
 3971 010a FB68     		ldr	r3, [r7, #12]
 3972 010c 1B68     		ldr	r3, [r3]
 3973 010e 43F40072 		orr	r2, r3, #512
 3974 0112 FB68     		ldr	r3, [r7, #12]
 3975 0114 1A60     		str	r2, [r3]
2036:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 3976              		.loc 1 2036 3
 3977 0116 FB68     		ldr	r3, [r7, #12]
 3978 0118 5B69     		ldr	r3, [r3, #20]
 3979 011a 23F48062 		bic	r2, r3, #1024
 3980 011e FB68     		ldr	r3, [r7, #12]
 3981 0120 5A61     		str	r2, [r3, #20]
2037:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 3982              		.loc 1 2037 10
 3983 0122 0023     		movs	r3, #0
 3984              	.L185:
2038:Core/Src/stm32f103xx_CMSIS.c **** 	}
2039:Core/Src/stm32f103xx_CMSIS.c **** }
 3985              		.loc 1 2039 1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 133


 3986 0124 1846     		mov	r0, r3
 3987 0126 1037     		adds	r7, r7, #16
 3988              		.cfi_def_cfa_offset 8
 3989 0128 BD46     		mov	sp, r7
 3990              		.cfi_def_cfa_register 13
 3991              		@ sp needed
 3992 012a 80BD     		pop	{r7, pc}
 3993              	.L193:
 3994              		.align	2
 3995              	.L192:
 3996 012c 000C0140 		.word	1073810432
 3997 0130 00000000 		.word	Timeout_counter_ms
 3998              		.cfi_endproc
 3999              	.LFE104:
 4001              		.section	.text.CMSIS_I2C_Data_Transmit,"ax",%progbits
 4002              		.align	1
 4003              		.global	CMSIS_I2C_Data_Transmit
 4004              		.syntax unified
 4005              		.thumb
 4006              		.thumb_func
 4008              	CMSIS_I2C_Data_Transmit:
 4009              	.LFB105:
2040:Core/Src/stm32f103xx_CMSIS.c **** 
2041:Core/Src/stm32f103xx_CMSIS.c **** 
2042:Core/Src/stm32f103xx_CMSIS.c **** 
2043:Core/Src/stm32f103xx_CMSIS.c **** /**
2044:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2045:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif     I2C
2046:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2047:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2048:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   
2049:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2050:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval     . True - 
2051:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2052:Core/Src/stm32f103xx_CMSIS.c ****  */
2053:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_Data_Transmit(I2C_TypeDef* I2C, uint8_t Adress_Device, uint8_t* data, uint16_t Size_
 4010              		.loc 1 2053 127
 4011              		.cfi_startproc
 4012              		@ args = 4, pretend = 0, frame = 24
 4013              		@ frame_needed = 1, uses_anonymous_args = 0
 4014 0000 80B5     		push	{r7, lr}
 4015              		.cfi_def_cfa_offset 8
 4016              		.cfi_offset 7, -8
 4017              		.cfi_offset 14, -4
 4018 0002 86B0     		sub	sp, sp, #24
 4019              		.cfi_def_cfa_offset 32
 4020 0004 00AF     		add	r7, sp, #0
 4021              		.cfi_def_cfa_register 7
 4022 0006 F860     		str	r0, [r7, #12]
 4023 0008 7A60     		str	r2, [r7, #4]
 4024 000a 1A46     		mov	r2, r3
 4025 000c 0B46     		mov	r3, r1
 4026 000e FB72     		strb	r3, [r7, #11]
 4027 0010 1346     		mov	r3, r2	@ movhi
 4028 0012 3B81     		strh	r3, [r7, #8]	@ movhi
2054:Core/Src/stm32f103xx_CMSIS.c **** 
2055:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 134


2056:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 4029              		.loc 1 2056 6
 4030 0014 FB68     		ldr	r3, [r7, #12]
 4031 0016 9B69     		ldr	r3, [r3, #24]
 4032 0018 03F00203 		and	r3, r3, #2
 4033              		.loc 1 2056 5
 4034 001c 002B     		cmp	r3, #0
 4035 001e 2DD0     		beq	.L195
2057:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2058:Core/Src/stm32f103xx_CMSIS.c **** 
2059:Core/Src/stm32f103xx_CMSIS.c **** 		if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 4036              		.loc 1 2059 8
 4037 0020 5A4B     		ldr	r3, .L210
 4038 0022 9B68     		ldr	r3, [r3, #8]
 4039 0024 03F04003 		and	r3, r3, #64
 4040              		.loc 1 2059 6
 4041 0028 002B     		cmp	r3, #0
 4042 002a 09D0     		beq	.L196
 4043              		.loc 1 2059 49 discriminator 1
 4044 002c 574B     		ldr	r3, .L210
 4045 002e 9B68     		ldr	r3, [r3, #8]
 4046 0030 03F08003 		and	r3, r3, #128
 4047              		.loc 1 2059 45 discriminator 1
 4048 0034 002B     		cmp	r3, #0
 4049 0036 03D0     		beq	.L196
2060:Core/Src/stm32f103xx_CMSIS.c **** 			//     ,  BUSY 
2061:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C_Reset(); //
 4050              		.loc 1 2061 4
 4051 0038 FFF7FEFF 		bl	CMSIS_I2C_Reset
2062:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C1_Init(); // 
 4052              		.loc 1 2062 4
 4053 003c FFF7FEFF 		bl	CMSIS_I2C1_Init
 4054              	.L196:
2063:Core/Src/stm32f103xx_CMSIS.c **** 		}
2064:Core/Src/stm32f103xx_CMSIS.c **** 
2065:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 4055              		.loc 1 2065 7
 4056 0040 FB68     		ldr	r3, [r7, #12]
 4057 0042 9B69     		ldr	r3, [r3, #24]
 4058 0044 03F00103 		and	r3, r3, #1
 4059              		.loc 1 2065 6
 4060 0048 002B     		cmp	r3, #0
 4061 004a 05D0     		beq	.L197
2066:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,    
2067:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 4062              		.loc 1 2067 4
 4063 004c FB68     		ldr	r3, [r7, #12]
 4064 004e 1B68     		ldr	r3, [r3]
 4065 0050 43F40072 		orr	r2, r3, #512
 4066 0054 FB68     		ldr	r3, [r7, #12]
 4067 0056 1A60     		str	r2, [r3]
 4068              	.L197:
2068:Core/Src/stm32f103xx_CMSIS.c **** 		}
2069:Core/Src/stm32f103xx_CMSIS.c **** 
2070:Core/Src/stm32f103xx_CMSIS.c **** 		if (I2C->CR1 != 1) {
 4069              		.loc 1 2070 10
 4070 0058 FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 135


 4071 005a 1B68     		ldr	r3, [r3]
 4072              		.loc 1 2070 6
 4073 005c 012B     		cmp	r3, #1
 4074 005e 0BD0     		beq	.L198
2071:Core/Src/stm32f103xx_CMSIS.c **** 			//  CR1 - ,   I2C
2072:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 4075              		.loc 1 2072 4
 4076 0060 FB68     		ldr	r3, [r7, #12]
 4077 0062 1B68     		ldr	r3, [r3]
 4078 0064 23F00102 		bic	r2, r3, #1
 4079 0068 FB68     		ldr	r3, [r7, #12]
 4080 006a 1A60     		str	r2, [r3]
2073:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_PE);
 4081              		.loc 1 2073 4
 4082 006c FB68     		ldr	r3, [r7, #12]
 4083 006e 1B68     		ldr	r3, [r3]
 4084 0070 43F00102 		orr	r2, r3, #1
 4085 0074 FB68     		ldr	r3, [r7, #12]
 4086 0076 1A60     		str	r2, [r3]
 4087              	.L198:
2074:Core/Src/stm32f103xx_CMSIS.c **** 		}
2075:Core/Src/stm32f103xx_CMSIS.c **** 
2076:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4088              		.loc 1 2076 10
 4089 0078 0023     		movs	r3, #0
 4090 007a 82E0     		b	.L199
 4091              	.L195:
2077:Core/Src/stm32f103xx_CMSIS.c **** 	}
2078:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2079:Core/Src/stm32f103xx_CMSIS.c **** 
2080:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C->CR1, I2C_CR1_POS); // ACK  (N)ACK  
 4092              		.loc 1 2080 2
 4093 007c FB68     		ldr	r3, [r7, #12]
 4094 007e 1B68     		ldr	r3, [r3]
 4095 0080 23F40062 		bic	r2, r3, #2048
 4096 0084 FB68     		ldr	r3, [r7, #12]
 4097 0086 1A60     		str	r2, [r3]
2081:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C->CR1, I2C_CR1_START); //.
 4098              		.loc 1 2081 2
 4099 0088 FB68     		ldr	r3, [r7, #12]
 4100 008a 1B68     		ldr	r3, [r3]
 4101 008c 43F48072 		orr	r2, r3, #256
 4102 0090 FB68     		ldr	r3, [r7, #12]
 4103 0092 1A60     		str	r2, [r3]
2082:Core/Src/stm32f103xx_CMSIS.c **** 
2083:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4104              		.loc 1 2083 21
 4105 0094 3E4A     		ldr	r2, .L210+4
 4106 0096 3B6A     		ldr	r3, [r7, #32]
 4107 0098 1360     		str	r3, [r2]
2084:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4108              		.loc 1 2084 8
 4109 009a 05E0     		b	.L200
 4110              	.L201:
2085:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,    Start condition generated
2086:Core/Src/stm32f103xx_CMSIS.c **** 
2087:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 136


 4111              		.loc 1 2087 7
 4112 009c 3C4B     		ldr	r3, .L210+4
 4113 009e 1B68     		ldr	r3, [r3]
 4114              		.loc 1 2087 6
 4115 00a0 002B     		cmp	r3, #0
 4116 00a2 01D1     		bne	.L200
2088:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4117              		.loc 1 2088 11
 4118 00a4 0023     		movs	r3, #0
 4119 00a6 6CE0     		b	.L199
 4120              	.L200:
2084:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4121              		.loc 1 2084 9
 4122 00a8 FB68     		ldr	r3, [r7, #12]
 4123 00aa 5B69     		ldr	r3, [r3, #20]
 4124 00ac 03F00103 		and	r3, r3, #1
2084:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4125              		.loc 1 2084 40
 4126 00b0 002B     		cmp	r3, #0
 4127 00b2 F3D0     		beq	.L201
2089:Core/Src/stm32f103xx_CMSIS.c **** 		}
2090:Core/Src/stm32f103xx_CMSIS.c **** 
2091:Core/Src/stm32f103xx_CMSIS.c **** 	}
2092:Core/Src/stm32f103xx_CMSIS.c **** 	//!
2093:Core/Src/stm32f103xx_CMSIS.c **** 	/*  I2C_SR1_SB     
2094:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->SR1;
 4128              		.loc 1 2094 5
 4129 00b4 FB68     		ldr	r3, [r7, #12]
 4130 00b6 5B69     		ldr	r3, [r3, #20]
2095:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->DR = (Adress_Device << 1); // + Write
 4131              		.loc 1 2095 27
 4132 00b8 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 4133 00ba 5A00     		lsls	r2, r3, #1
 4134              		.loc 1 2095 10
 4135 00bc FB68     		ldr	r3, [r7, #12]
 4136 00be 1A61     		str	r2, [r3, #16]
2096:Core/Src/stm32f103xx_CMSIS.c **** 
2097:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4137              		.loc 1 2097 21
 4138 00c0 334A     		ldr	r2, .L210+4
 4139 00c2 3B6A     		ldr	r3, [r7, #32]
 4140 00c4 1360     		str	r3, [r2]
2098:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4141              		.loc 1 2098 8
 4142 00c6 05E0     		b	.L202
 4143              	.L204:
2099:Core/Src/stm32f103xx_CMSIS.c **** 		//,   
2100:Core/Src/stm32f103xx_CMSIS.c **** 
2101:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4144              		.loc 1 2101 7
 4145 00c8 314B     		ldr	r3, .L210+4
 4146 00ca 1B68     		ldr	r3, [r3]
 4147              		.loc 1 2101 6
 4148 00cc 002B     		cmp	r3, #0
 4149 00ce 01D1     		bne	.L202
2102:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4150              		.loc 1 2102 11
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 137


 4151 00d0 0023     		movs	r3, #0
 4152 00d2 56E0     		b	.L199
 4153              	.L202:
2098:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4154              		.loc 1 2098 10
 4155 00d4 FB68     		ldr	r3, [r7, #12]
 4156 00d6 5B69     		ldr	r3, [r3, #20]
 4157 00d8 03F48063 		and	r3, r3, #1024
2098:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4158              		.loc 1 2098 47
 4159 00dc 002B     		cmp	r3, #0
 4160 00de 05D1     		bne	.L203
2098:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4161              		.loc 1 2098 51 discriminator 1
 4162 00e0 FB68     		ldr	r3, [r7, #12]
 4163 00e2 5B69     		ldr	r3, [r3, #20]
 4164 00e4 03F00203 		and	r3, r3, #2
2098:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4165              		.loc 1 2098 47 discriminator 1
 4166 00e8 002B     		cmp	r3, #0
 4167 00ea EDD0     		beq	.L204
 4168              	.L203:
2103:Core/Src/stm32f103xx_CMSIS.c **** 		}
2104:Core/Src/stm32f103xx_CMSIS.c **** 
2105:Core/Src/stm32f103xx_CMSIS.c **** 	}
2106:Core/Src/stm32f103xx_CMSIS.c **** 
2107:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 4169              		.loc 1 2107 6
 4170 00ec FB68     		ldr	r3, [r7, #12]
 4171 00ee 5B69     		ldr	r3, [r3, #20]
 4172 00f0 03F00203 		and	r3, r3, #2
 4173              		.loc 1 2107 5
 4174 00f4 002B     		cmp	r3, #0
 4175 00f6 37D0     		beq	.L205
2108:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,   ADDR
2109:Core/Src/stm32f103xx_CMSIS.c **** 		/*  ADDR   SR1,   SR2*/
2110:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR1;
 4176              		.loc 1 2110 6
 4177 00f8 FB68     		ldr	r3, [r7, #12]
 4178 00fa 5B69     		ldr	r3, [r3, #20]
2111:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR2;
 4179              		.loc 1 2111 6
 4180 00fc FB68     		ldr	r3, [r7, #12]
 4181 00fe 9B69     		ldr	r3, [r3, #24]
 4182              	.LBB3:
2112:Core/Src/stm32f103xx_CMSIS.c **** 
2113:Core/Src/stm32f103xx_CMSIS.c **** 		/* */
2114:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_data; i++) {
 4183              		.loc 1 2114 17
 4184 0100 0023     		movs	r3, #0
 4185 0102 FB82     		strh	r3, [r7, #22]	@ movhi
 4186              		.loc 1 2114 3
 4187 0104 24E0     		b	.L206
 4188              	.L209:
2115:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *(data + i); // 
 4189              		.loc 1 2115 21
 4190 0106 FB8A     		ldrh	r3, [r7, #22]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 138


 4191 0108 7A68     		ldr	r2, [r7, #4]
 4192 010a 1344     		add	r3, r3, r2
 4193              		.loc 1 2115 14
 4194 010c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4195 010e 1A46     		mov	r2, r3
 4196              		.loc 1 2115 12
 4197 0110 FB68     		ldr	r3, [r7, #12]
 4198 0112 1A61     		str	r2, [r3, #16]
2116:Core/Src/stm32f103xx_CMSIS.c **** 			while (READ_BIT(I2C->SR1, I2C_SR1_TXE) == 0) {
 4199              		.loc 1 2116 10
 4200 0114 13E0     		b	.L207
 4201              	.L208:
2117:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
2118:Core/Src/stm32f103xx_CMSIS.c **** 
2119:Core/Src/stm32f103xx_CMSIS.c **** 				if ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 1)) {
 4202              		.loc 1 2119 10
 4203 0116 FB68     		ldr	r3, [r7, #12]
 4204 0118 5B69     		ldr	r3, [r3, #20]
 4205 011a 03F48063 		and	r3, r3, #1024
 4206              		.loc 1 2119 8
 4207 011e 012B     		cmp	r3, #1
 4208 0120 0DD1     		bne	.L207
2120:Core/Src/stm32f103xx_CMSIS.c **** 					//   ,  1  I2C_SR1_AF 
2121:Core/Src/stm32f103xx_CMSIS.c **** 					SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4209              		.loc 1 2121 6
 4210 0122 FB68     		ldr	r3, [r7, #12]
 4211 0124 1B68     		ldr	r3, [r3]
 4212 0126 43F40072 		orr	r2, r3, #512
 4213 012a FB68     		ldr	r3, [r7, #12]
 4214 012c 1A60     		str	r2, [r3]
2122:Core/Src/stm32f103xx_CMSIS.c **** 					CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 4215              		.loc 1 2122 6
 4216 012e FB68     		ldr	r3, [r7, #12]
 4217 0130 5B69     		ldr	r3, [r3, #20]
 4218 0132 23F48062 		bic	r2, r3, #1024
 4219 0136 FB68     		ldr	r3, [r7, #12]
 4220 0138 5A61     		str	r2, [r3, #20]
2123:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 4221              		.loc 1 2123 13
 4222 013a 0023     		movs	r3, #0
 4223 013c 21E0     		b	.L199
 4224              	.L207:
2116:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 4225              		.loc 1 2116 11
 4226 013e FB68     		ldr	r3, [r7, #12]
 4227 0140 5B69     		ldr	r3, [r3, #20]
 4228 0142 03F08003 		and	r3, r3, #128
2116:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 4229              		.loc 1 2116 43
 4230 0146 002B     		cmp	r3, #0
 4231 0148 E5D0     		beq	.L208
2114:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *(data + i); // 
 4232              		.loc 1 2114 40 discriminator 2
 4233 014a FB8A     		ldrh	r3, [r7, #22]
 4234 014c 0133     		adds	r3, r3, #1
 4235 014e FB82     		strh	r3, [r7, #22]	@ movhi
 4236              	.L206:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 139


2114:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *(data + i); // 
 4237              		.loc 1 2114 26 discriminator 1
 4238 0150 FA8A     		ldrh	r2, [r7, #22]
 4239 0152 3B89     		ldrh	r3, [r7, #8]
 4240 0154 9A42     		cmp	r2, r3
 4241 0156 D6D3     		bcc	.L209
 4242              	.LBE3:
2124:Core/Src/stm32f103xx_CMSIS.c **** 				}
2125:Core/Src/stm32f103xx_CMSIS.c **** 			}
2126:Core/Src/stm32f103xx_CMSIS.c **** 		}
2127:Core/Src/stm32f103xx_CMSIS.c **** 
2128:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4243              		.loc 1 2128 3
 4244 0158 FB68     		ldr	r3, [r7, #12]
 4245 015a 1B68     		ldr	r3, [r3]
 4246 015c 43F40072 		orr	r2, r3, #512
 4247 0160 FB68     		ldr	r3, [r7, #12]
 4248 0162 1A60     		str	r2, [r3]
2129:Core/Src/stm32f103xx_CMSIS.c **** 
2130:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 4249              		.loc 1 2130 10
 4250 0164 0123     		movs	r3, #1
 4251 0166 0CE0     		b	.L199
 4252              	.L205:
2131:Core/Src/stm32f103xx_CMSIS.c **** 
2132:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2133:Core/Src/stm32f103xx_CMSIS.c **** 		//   ,  1  I2C_SR1_AF 
2134:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4253              		.loc 1 2134 3
 4254 0168 FB68     		ldr	r3, [r7, #12]
 4255 016a 1B68     		ldr	r3, [r3]
 4256 016c 43F40072 		orr	r2, r3, #512
 4257 0170 FB68     		ldr	r3, [r7, #12]
 4258 0172 1A60     		str	r2, [r3]
2135:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 4259              		.loc 1 2135 3
 4260 0174 FB68     		ldr	r3, [r7, #12]
 4261 0176 5B69     		ldr	r3, [r3, #20]
 4262 0178 23F48062 		bic	r2, r3, #1024
 4263 017c FB68     		ldr	r3, [r7, #12]
 4264 017e 5A61     		str	r2, [r3, #20]
2136:Core/Src/stm32f103xx_CMSIS.c **** 
2137:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4265              		.loc 1 2137 10
 4266 0180 0023     		movs	r3, #0
 4267              	.L199:
2138:Core/Src/stm32f103xx_CMSIS.c **** 	}
2139:Core/Src/stm32f103xx_CMSIS.c **** }
 4268              		.loc 1 2139 1
 4269 0182 1846     		mov	r0, r3
 4270 0184 1837     		adds	r7, r7, #24
 4271              		.cfi_def_cfa_offset 8
 4272 0186 BD46     		mov	sp, r7
 4273              		.cfi_def_cfa_register 13
 4274              		@ sp needed
 4275 0188 80BD     		pop	{r7, pc}
 4276              	.L211:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 140


 4277 018a 00BF     		.align	2
 4278              	.L210:
 4279 018c 000C0140 		.word	1073810432
 4280 0190 00000000 		.word	Timeout_counter_ms
 4281              		.cfi_endproc
 4282              	.LFE105:
 4284              		.section	.text.CMSIS_I2C_Data_Receive,"ax",%progbits
 4285              		.align	1
 4286              		.global	CMSIS_I2C_Data_Receive
 4287              		.syntax unified
 4288              		.thumb
 4289              		.thumb_func
 4291              	CMSIS_I2C_Data_Receive:
 4292              	.LFB106:
2140:Core/Src/stm32f103xx_CMSIS.c **** 
2141:Core/Src/stm32f103xx_CMSIS.c **** 
2142:Core/Src/stm32f103xx_CMSIS.c **** /**
2143:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2144:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif     I2C
2145:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2146:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2147:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data -     
2148:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2149:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval     . True - . Fa
2150:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2151:Core/Src/stm32f103xx_CMSIS.c ****  */
2152:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_Data_Receive(I2C_TypeDef* I2C, uint8_t Adress_Device, uint8_t* data, uint16_t Size_d
 4293              		.loc 1 2152 126
 4294              		.cfi_startproc
 4295              		@ args = 4, pretend = 0, frame = 24
 4296              		@ frame_needed = 1, uses_anonymous_args = 0
 4297 0000 80B5     		push	{r7, lr}
 4298              		.cfi_def_cfa_offset 8
 4299              		.cfi_offset 7, -8
 4300              		.cfi_offset 14, -4
 4301 0002 86B0     		sub	sp, sp, #24
 4302              		.cfi_def_cfa_offset 32
 4303 0004 00AF     		add	r7, sp, #0
 4304              		.cfi_def_cfa_register 7
 4305 0006 F860     		str	r0, [r7, #12]
 4306 0008 7A60     		str	r2, [r7, #4]
 4307 000a 1A46     		mov	r2, r3
 4308 000c 0B46     		mov	r3, r1
 4309 000e FB72     		strb	r3, [r7, #11]
 4310 0010 1346     		mov	r3, r2	@ movhi
 4311 0012 3B81     		strh	r3, [r7, #8]	@ movhi
2153:Core/Src/stm32f103xx_CMSIS.c **** 
2154:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2155:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 4312              		.loc 1 2155 6
 4313 0014 FB68     		ldr	r3, [r7, #12]
 4314 0016 9B69     		ldr	r3, [r3, #24]
 4315 0018 03F00203 		and	r3, r3, #2
 4316              		.loc 1 2155 5
 4317 001c 002B     		cmp	r3, #0
 4318 001e 2DD0     		beq	.L213
2156:Core/Src/stm32f103xx_CMSIS.c **** 		//  
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 141


2157:Core/Src/stm32f103xx_CMSIS.c **** 
2158:Core/Src/stm32f103xx_CMSIS.c **** 		if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 4319              		.loc 1 2158 8
 4320 0020 6A4B     		ldr	r3, .L232
 4321 0022 9B68     		ldr	r3, [r3, #8]
 4322 0024 03F04003 		and	r3, r3, #64
 4323              		.loc 1 2158 6
 4324 0028 002B     		cmp	r3, #0
 4325 002a 09D0     		beq	.L214
 4326              		.loc 1 2158 49 discriminator 1
 4327 002c 674B     		ldr	r3, .L232
 4328 002e 9B68     		ldr	r3, [r3, #8]
 4329 0030 03F08003 		and	r3, r3, #128
 4330              		.loc 1 2158 45 discriminator 1
 4331 0034 002B     		cmp	r3, #0
 4332 0036 03D0     		beq	.L214
2159:Core/Src/stm32f103xx_CMSIS.c **** 			//     ,  BUSY 
2160:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C_Reset(); //
 4333              		.loc 1 2160 4
 4334 0038 FFF7FEFF 		bl	CMSIS_I2C_Reset
2161:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C1_Init(); // 
 4335              		.loc 1 2161 4
 4336 003c FFF7FEFF 		bl	CMSIS_I2C1_Init
 4337              	.L214:
2162:Core/Src/stm32f103xx_CMSIS.c **** 		}
2163:Core/Src/stm32f103xx_CMSIS.c **** 
2164:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 4338              		.loc 1 2164 7
 4339 0040 FB68     		ldr	r3, [r7, #12]
 4340 0042 9B69     		ldr	r3, [r3, #24]
 4341 0044 03F00103 		and	r3, r3, #1
 4342              		.loc 1 2164 6
 4343 0048 002B     		cmp	r3, #0
 4344 004a 05D0     		beq	.L215
2165:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,    
2166:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 4345              		.loc 1 2166 4
 4346 004c FB68     		ldr	r3, [r7, #12]
 4347 004e 1B68     		ldr	r3, [r3]
 4348 0050 43F40072 		orr	r2, r3, #512
 4349 0054 FB68     		ldr	r3, [r7, #12]
 4350 0056 1A60     		str	r2, [r3]
 4351              	.L215:
2167:Core/Src/stm32f103xx_CMSIS.c **** 		}
2168:Core/Src/stm32f103xx_CMSIS.c **** 
2169:Core/Src/stm32f103xx_CMSIS.c **** 		if (I2C->CR1 != 1) {
 4352              		.loc 1 2169 10
 4353 0058 FB68     		ldr	r3, [r7, #12]
 4354 005a 1B68     		ldr	r3, [r3]
 4355              		.loc 1 2169 6
 4356 005c 012B     		cmp	r3, #1
 4357 005e 0BD0     		beq	.L216
2170:Core/Src/stm32f103xx_CMSIS.c **** 			//  CR1 - ,   I2C
2171:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 4358              		.loc 1 2171 4
 4359 0060 FB68     		ldr	r3, [r7, #12]
 4360 0062 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 142


 4361 0064 23F00102 		bic	r2, r3, #1
 4362 0068 FB68     		ldr	r3, [r7, #12]
 4363 006a 1A60     		str	r2, [r3]
2172:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_PE);
 4364              		.loc 1 2172 4
 4365 006c FB68     		ldr	r3, [r7, #12]
 4366 006e 1B68     		ldr	r3, [r3]
 4367 0070 43F00102 		orr	r2, r3, #1
 4368 0074 FB68     		ldr	r3, [r7, #12]
 4369 0076 1A60     		str	r2, [r3]
 4370              	.L216:
2173:Core/Src/stm32f103xx_CMSIS.c **** 		}
2174:Core/Src/stm32f103xx_CMSIS.c **** 
2175:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4371              		.loc 1 2175 10
 4372 0078 0023     		movs	r3, #0
 4373 007a A3E0     		b	.L217
 4374              	.L213:
2176:Core/Src/stm32f103xx_CMSIS.c **** 	}
2177:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2178:Core/Src/stm32f103xx_CMSIS.c **** 
2179:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C->CR1, I2C_CR1_POS); // ACK  (N)ACK  
 4375              		.loc 1 2179 2
 4376 007c FB68     		ldr	r3, [r7, #12]
 4377 007e 1B68     		ldr	r3, [r3]
 4378 0080 23F40062 		bic	r2, r3, #2048
 4379 0084 FB68     		ldr	r3, [r7, #12]
 4380 0086 1A60     		str	r2, [r3]
2180:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C->CR1, I2C_CR1_START); //.
 4381              		.loc 1 2180 2
 4382 0088 FB68     		ldr	r3, [r7, #12]
 4383 008a 1B68     		ldr	r3, [r3]
 4384 008c 43F48072 		orr	r2, r3, #256
 4385 0090 FB68     		ldr	r3, [r7, #12]
 4386 0092 1A60     		str	r2, [r3]
2181:Core/Src/stm32f103xx_CMSIS.c **** 
2182:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4387              		.loc 1 2182 21
 4388 0094 4E4A     		ldr	r2, .L232+4
 4389 0096 3B6A     		ldr	r3, [r7, #32]
 4390 0098 1360     		str	r3, [r2]
2183:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4391              		.loc 1 2183 8
 4392 009a 05E0     		b	.L218
 4393              	.L219:
2184:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,    Start condition generated
2185:Core/Src/stm32f103xx_CMSIS.c **** 
2186:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4394              		.loc 1 2186 7
 4395 009c 4C4B     		ldr	r3, .L232+4
 4396 009e 1B68     		ldr	r3, [r3]
 4397              		.loc 1 2186 6
 4398 00a0 002B     		cmp	r3, #0
 4399 00a2 01D1     		bne	.L218
2187:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4400              		.loc 1 2187 11
 4401 00a4 0023     		movs	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 143


 4402 00a6 8DE0     		b	.L217
 4403              	.L218:
2183:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4404              		.loc 1 2183 9
 4405 00a8 FB68     		ldr	r3, [r7, #12]
 4406 00aa 5B69     		ldr	r3, [r3, #20]
 4407 00ac 03F00103 		and	r3, r3, #1
2183:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4408              		.loc 1 2183 40
 4409 00b0 002B     		cmp	r3, #0
 4410 00b2 F3D0     		beq	.L219
2188:Core/Src/stm32f103xx_CMSIS.c **** 		}
2189:Core/Src/stm32f103xx_CMSIS.c **** 
2190:Core/Src/stm32f103xx_CMSIS.c **** 	}
2191:Core/Src/stm32f103xx_CMSIS.c **** 	//!
2192:Core/Src/stm32f103xx_CMSIS.c **** 	/*  I2C_SR1_SB     
2193:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->SR1;
 4411              		.loc 1 2193 5
 4412 00b4 FB68     		ldr	r3, [r7, #12]
 4413 00b6 5B69     		ldr	r3, [r3, #20]
2194:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->DR = (Adress_Device << 1 | 1); // +  Read
 4414              		.loc 1 2194 27
 4415 00b8 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 4416 00ba 5B00     		lsls	r3, r3, #1
 4417              		.loc 1 2194 32
 4418 00bc 43F00103 		orr	r3, r3, #1
 4419 00c0 1A46     		mov	r2, r3
 4420              		.loc 1 2194 10
 4421 00c2 FB68     		ldr	r3, [r7, #12]
 4422 00c4 1A61     		str	r2, [r3, #16]
2195:Core/Src/stm32f103xx_CMSIS.c **** 
2196:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4423              		.loc 1 2196 21
 4424 00c6 424A     		ldr	r2, .L232+4
 4425 00c8 3B6A     		ldr	r3, [r7, #32]
 4426 00ca 1360     		str	r3, [r2]
2197:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4427              		.loc 1 2197 8
 4428 00cc 05E0     		b	.L220
 4429              	.L222:
2198:Core/Src/stm32f103xx_CMSIS.c **** 		//,   
2199:Core/Src/stm32f103xx_CMSIS.c **** 
2200:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4430              		.loc 1 2200 7
 4431 00ce 404B     		ldr	r3, .L232+4
 4432 00d0 1B68     		ldr	r3, [r3]
 4433              		.loc 1 2200 6
 4434 00d2 002B     		cmp	r3, #0
 4435 00d4 01D1     		bne	.L220
2201:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4436              		.loc 1 2201 11
 4437 00d6 0023     		movs	r3, #0
 4438 00d8 74E0     		b	.L217
 4439              	.L220:
2197:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4440              		.loc 1 2197 10
 4441 00da FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 144


 4442 00dc 5B69     		ldr	r3, [r3, #20]
 4443 00de 03F48063 		and	r3, r3, #1024
2197:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4444              		.loc 1 2197 47
 4445 00e2 002B     		cmp	r3, #0
 4446 00e4 05D1     		bne	.L221
2197:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4447              		.loc 1 2197 51 discriminator 1
 4448 00e6 FB68     		ldr	r3, [r7, #12]
 4449 00e8 5B69     		ldr	r3, [r3, #20]
 4450 00ea 03F00203 		and	r3, r3, #2
2197:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4451              		.loc 1 2197 47 discriminator 1
 4452 00ee 002B     		cmp	r3, #0
 4453 00f0 EDD0     		beq	.L222
 4454              	.L221:
2202:Core/Src/stm32f103xx_CMSIS.c **** 		}
2203:Core/Src/stm32f103xx_CMSIS.c **** 
2204:Core/Src/stm32f103xx_CMSIS.c **** 	}
2205:Core/Src/stm32f103xx_CMSIS.c **** 
2206:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 4455              		.loc 1 2206 6
 4456 00f2 FB68     		ldr	r3, [r7, #12]
 4457 00f4 5B69     		ldr	r3, [r3, #20]
 4458 00f6 03F00203 		and	r3, r3, #2
 4459              		.loc 1 2206 5
 4460 00fa 002B     		cmp	r3, #0
 4461 00fc 55D0     		beq	.L223
2207:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,   ADDR
2208:Core/Src/stm32f103xx_CMSIS.c **** 		/*  ADDR   SR1,   SR2*/
2209:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR1;
 4462              		.loc 1 2209 6
 4463 00fe FB68     		ldr	r3, [r7, #12]
 4464 0100 5B69     		ldr	r3, [r3, #20]
2210:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR2;
 4465              		.loc 1 2210 6
 4466 0102 FB68     		ldr	r3, [r7, #12]
 4467 0104 9B69     		ldr	r3, [r3, #24]
 4468              	.LBB4:
2211:Core/Src/stm32f103xx_CMSIS.c **** 
2212:Core/Src/stm32f103xx_CMSIS.c **** 		/* */
2213:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_data; i++) {
 4469              		.loc 1 2213 17
 4470 0106 0023     		movs	r3, #0
 4471 0108 FB82     		strh	r3, [r7, #22]	@ movhi
 4472              		.loc 1 2213 3
 4473 010a 48E0     		b	.L224
 4474              	.L231:
2214:Core/Src/stm32f103xx_CMSIS.c **** 			if (i < Size_data - 1) {
 4475              		.loc 1 2214 10
 4476 010c FA8A     		ldrh	r2, [r7, #22]
 4477              		.loc 1 2214 22
 4478 010e 3B89     		ldrh	r3, [r7, #8]
 4479 0110 013B     		subs	r3, r3, #1
 4480              		.loc 1 2214 7
 4481 0112 9A42     		cmp	r2, r3
 4482 0114 1DDA     		bge	.L225
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 145


2215:Core/Src/stm32f103xx_CMSIS.c **** 				SET_BIT(I2C->CR1, I2C_CR1_ACK); //     
 4483              		.loc 1 2215 5
 4484 0116 FB68     		ldr	r3, [r7, #12]
 4485 0118 1B68     		ldr	r3, [r3]
 4486 011a 43F48062 		orr	r2, r3, #1024
 4487 011e FB68     		ldr	r3, [r7, #12]
 4488 0120 1A60     		str	r2, [r3]
2216:Core/Src/stm32f103xx_CMSIS.c **** 
2217:Core/Src/stm32f103xx_CMSIS.c **** 				Timeout_counter_ms = Timeout_ms;
 4489              		.loc 1 2217 24
 4490 0122 2B4A     		ldr	r2, .L232+4
 4491 0124 3B6A     		ldr	r3, [r7, #32]
 4492 0126 1360     		str	r3, [r2]
2218:Core/Src/stm32f103xx_CMSIS.c **** 				while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4493              		.loc 1 2218 11
 4494 0128 05E0     		b	.L226
 4495              	.L227:
2219:Core/Src/stm32f103xx_CMSIS.c **** 					//,      
2220:Core/Src/stm32f103xx_CMSIS.c **** 					if (!Timeout_counter_ms) {
 4496              		.loc 1 2220 10
 4497 012a 294B     		ldr	r3, .L232+4
 4498 012c 1B68     		ldr	r3, [r3]
 4499              		.loc 1 2220 9
 4500 012e 002B     		cmp	r3, #0
 4501 0130 01D1     		bne	.L226
2221:Core/Src/stm32f103xx_CMSIS.c **** 						return false;
 4502              		.loc 1 2221 14
 4503 0132 0023     		movs	r3, #0
 4504 0134 46E0     		b	.L217
 4505              	.L226:
2218:Core/Src/stm32f103xx_CMSIS.c **** 				while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4506              		.loc 1 2218 12
 4507 0136 FB68     		ldr	r3, [r7, #12]
 4508 0138 5B69     		ldr	r3, [r3, #20]
 4509 013a 03F04003 		and	r3, r3, #64
2218:Core/Src/stm32f103xx_CMSIS.c **** 				while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4510              		.loc 1 2218 45
 4511 013e 002B     		cmp	r3, #0
 4512 0140 F3D0     		beq	.L227
2222:Core/Src/stm32f103xx_CMSIS.c **** 					}
2223:Core/Src/stm32f103xx_CMSIS.c **** 				}
2224:Core/Src/stm32f103xx_CMSIS.c **** 
2225:Core/Src/stm32f103xx_CMSIS.c **** 				*(data + i) = I2C->DR; // 
 4513              		.loc 1 2225 22
 4514 0142 FB68     		ldr	r3, [r7, #12]
 4515 0144 1969     		ldr	r1, [r3, #16]
 4516              		.loc 1 2225 12
 4517 0146 FB8A     		ldrh	r3, [r7, #22]
 4518 0148 7A68     		ldr	r2, [r7, #4]
 4519 014a 1344     		add	r3, r3, r2
 4520              		.loc 1 2225 17
 4521 014c CAB2     		uxtb	r2, r1
 4522 014e 1A70     		strb	r2, [r3]
 4523 0150 22E0     		b	.L228
 4524              	.L225:
2226:Core/Src/stm32f103xx_CMSIS.c **** 			} else {
2227:Core/Src/stm32f103xx_CMSIS.c **** 				CLEAR_BIT(I2C->CR1, I2C_CR1_ACK); //  ,   
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 146


 4525              		.loc 1 2227 5
 4526 0152 FB68     		ldr	r3, [r7, #12]
 4527 0154 1B68     		ldr	r3, [r3]
 4528 0156 23F48062 		bic	r2, r3, #1024
 4529 015a FB68     		ldr	r3, [r7, #12]
 4530 015c 1A60     		str	r2, [r3]
2228:Core/Src/stm32f103xx_CMSIS.c **** 
2229:Core/Src/stm32f103xx_CMSIS.c **** 				SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4531              		.loc 1 2229 5
 4532 015e FB68     		ldr	r3, [r7, #12]
 4533 0160 1B68     		ldr	r3, [r3]
 4534 0162 43F40072 		orr	r2, r3, #512
 4535 0166 FB68     		ldr	r3, [r7, #12]
 4536 0168 1A60     		str	r2, [r3]
2230:Core/Src/stm32f103xx_CMSIS.c **** 				Timeout_counter_ms = Timeout_ms;
 4537              		.loc 1 2230 24
 4538 016a 194A     		ldr	r2, .L232+4
 4539 016c 3B6A     		ldr	r3, [r7, #32]
 4540 016e 1360     		str	r3, [r2]
2231:Core/Src/stm32f103xx_CMSIS.c **** 				while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4541              		.loc 1 2231 11
 4542 0170 05E0     		b	.L229
 4543              	.L230:
2232:Core/Src/stm32f103xx_CMSIS.c **** 					//,      
2233:Core/Src/stm32f103xx_CMSIS.c **** 					if (!Timeout_counter_ms) {
 4544              		.loc 1 2233 10
 4545 0172 174B     		ldr	r3, .L232+4
 4546 0174 1B68     		ldr	r3, [r3]
 4547              		.loc 1 2233 9
 4548 0176 002B     		cmp	r3, #0
 4549 0178 01D1     		bne	.L229
2234:Core/Src/stm32f103xx_CMSIS.c **** 						return false;
 4550              		.loc 1 2234 14
 4551 017a 0023     		movs	r3, #0
 4552 017c 22E0     		b	.L217
 4553              	.L229:
2231:Core/Src/stm32f103xx_CMSIS.c **** 				while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4554              		.loc 1 2231 12
 4555 017e FB68     		ldr	r3, [r7, #12]
 4556 0180 5B69     		ldr	r3, [r3, #20]
 4557 0182 03F04003 		and	r3, r3, #64
2231:Core/Src/stm32f103xx_CMSIS.c **** 				while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4558              		.loc 1 2231 45
 4559 0186 002B     		cmp	r3, #0
 4560 0188 F3D0     		beq	.L230
2235:Core/Src/stm32f103xx_CMSIS.c **** 					}
2236:Core/Src/stm32f103xx_CMSIS.c **** 				}
2237:Core/Src/stm32f103xx_CMSIS.c **** 				*(data + i) = I2C->DR; // 
 4561              		.loc 1 2237 22
 4562 018a FB68     		ldr	r3, [r7, #12]
 4563 018c 1969     		ldr	r1, [r3, #16]
 4564              		.loc 1 2237 12
 4565 018e FB8A     		ldrh	r3, [r7, #22]
 4566 0190 7A68     		ldr	r2, [r7, #4]
 4567 0192 1344     		add	r3, r3, r2
 4568              		.loc 1 2237 17
 4569 0194 CAB2     		uxtb	r2, r1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 147


 4570 0196 1A70     		strb	r2, [r3]
 4571              	.L228:
2213:Core/Src/stm32f103xx_CMSIS.c **** 			if (i < Size_data - 1) {
 4572              		.loc 1 2213 40 discriminator 2
 4573 0198 FB8A     		ldrh	r3, [r7, #22]
 4574 019a 0133     		adds	r3, r3, #1
 4575 019c FB82     		strh	r3, [r7, #22]	@ movhi
 4576              	.L224:
2213:Core/Src/stm32f103xx_CMSIS.c **** 			if (i < Size_data - 1) {
 4577              		.loc 1 2213 26 discriminator 1
 4578 019e FA8A     		ldrh	r2, [r7, #22]
 4579 01a0 3B89     		ldrh	r3, [r7, #8]
 4580 01a2 9A42     		cmp	r2, r3
 4581 01a4 B2D3     		bcc	.L231
 4582              	.LBE4:
2238:Core/Src/stm32f103xx_CMSIS.c **** 			}
2239:Core/Src/stm32f103xx_CMSIS.c **** 		} return true;
 4583              		.loc 1 2239 12
 4584 01a6 0123     		movs	r3, #1
 4585 01a8 0CE0     		b	.L217
 4586              	.L223:
2240:Core/Src/stm32f103xx_CMSIS.c **** 
2241:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2242:Core/Src/stm32f103xx_CMSIS.c **** 		//   ,  1  I2C_SR1_AF 
2243:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4587              		.loc 1 2243 3
 4588 01aa FB68     		ldr	r3, [r7, #12]
 4589 01ac 1B68     		ldr	r3, [r3]
 4590 01ae 43F40072 		orr	r2, r3, #512
 4591 01b2 FB68     		ldr	r3, [r7, #12]
 4592 01b4 1A60     		str	r2, [r3]
2244:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 4593              		.loc 1 2244 3
 4594 01b6 FB68     		ldr	r3, [r7, #12]
 4595 01b8 5B69     		ldr	r3, [r3, #20]
 4596 01ba 23F48062 		bic	r2, r3, #1024
 4597 01be FB68     		ldr	r3, [r7, #12]
 4598 01c0 5A61     		str	r2, [r3, #20]
2245:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4599              		.loc 1 2245 10
 4600 01c2 0023     		movs	r3, #0
 4601              	.L217:
2246:Core/Src/stm32f103xx_CMSIS.c **** 	}
2247:Core/Src/stm32f103xx_CMSIS.c **** 
2248:Core/Src/stm32f103xx_CMSIS.c **** }
 4602              		.loc 1 2248 1
 4603 01c4 1846     		mov	r0, r3
 4604 01c6 1837     		adds	r7, r7, #24
 4605              		.cfi_def_cfa_offset 8
 4606 01c8 BD46     		mov	sp, r7
 4607              		.cfi_def_cfa_register 13
 4608              		@ sp needed
 4609 01ca 80BD     		pop	{r7, pc}
 4610              	.L233:
 4611              		.align	2
 4612              	.L232:
 4613 01cc 000C0140 		.word	1073810432
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 148


 4614 01d0 00000000 		.word	Timeout_counter_ms
 4615              		.cfi_endproc
 4616              	.LFE106:
 4618              		.section	.text.CMSIS_I2C_MemWrite,"ax",%progbits
 4619              		.align	1
 4620              		.global	CMSIS_I2C_MemWrite
 4621              		.syntax unified
 4622              		.thumb
 4623              		.thumb_func
 4625              	CMSIS_I2C_MemWrite:
 4626              	.LFB107:
2249:Core/Src/stm32f103xx_CMSIS.c **** 
2250:Core/Src/stm32f103xx_CMSIS.c **** 
2251:Core/Src/stm32f103xx_CMSIS.c **** /**
2252:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2253:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif       
2254:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2255:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2256:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_data -   ,    
2257:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_adress -    . : 1 - 8 
2258:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   
2259:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2260:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2261:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2262:Core/Src/stm32f103xx_CMSIS.c ****  */
2263:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_MemWrite(I2C_TypeDef* I2C, uint8_t Adress_Device, uint16_t Adress_data, uint8_t Size
 4627              		.loc 1 2263 165
 4628              		.cfi_startproc
 4629              		@ args = 12, pretend = 0, frame = 16
 4630              		@ frame_needed = 1, uses_anonymous_args = 0
 4631 0000 80B5     		push	{r7, lr}
 4632              		.cfi_def_cfa_offset 8
 4633              		.cfi_offset 7, -8
 4634              		.cfi_offset 14, -4
 4635 0002 84B0     		sub	sp, sp, #16
 4636              		.cfi_def_cfa_offset 24
 4637 0004 00AF     		add	r7, sp, #0
 4638              		.cfi_def_cfa_register 7
 4639 0006 7860     		str	r0, [r7, #4]
 4640 0008 0846     		mov	r0, r1
 4641 000a 1146     		mov	r1, r2
 4642 000c 1A46     		mov	r2, r3
 4643 000e 0346     		mov	r3, r0
 4644 0010 FB70     		strb	r3, [r7, #3]
 4645 0012 0B46     		mov	r3, r1	@ movhi
 4646 0014 3B80     		strh	r3, [r7]	@ movhi
 4647 0016 1346     		mov	r3, r2
 4648 0018 BB70     		strb	r3, [r7, #2]
2264:Core/Src/stm32f103xx_CMSIS.c **** 
2265:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2266:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 4649              		.loc 1 2266 6
 4650 001a 7B68     		ldr	r3, [r7, #4]
 4651 001c 9B69     		ldr	r3, [r3, #24]
 4652 001e 03F00203 		and	r3, r3, #2
 4653              		.loc 1 2266 5
 4654 0022 002B     		cmp	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 149


 4655 0024 2DD0     		beq	.L235
2267:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2268:Core/Src/stm32f103xx_CMSIS.c **** 
2269:Core/Src/stm32f103xx_CMSIS.c **** 		if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 4656              		.loc 1 2269 8
 4657 0026 734B     		ldr	r3, .L254
 4658 0028 9B68     		ldr	r3, [r3, #8]
 4659 002a 03F04003 		and	r3, r3, #64
 4660              		.loc 1 2269 6
 4661 002e 002B     		cmp	r3, #0
 4662 0030 09D0     		beq	.L236
 4663              		.loc 1 2269 49 discriminator 1
 4664 0032 704B     		ldr	r3, .L254
 4665 0034 9B68     		ldr	r3, [r3, #8]
 4666 0036 03F08003 		and	r3, r3, #128
 4667              		.loc 1 2269 45 discriminator 1
 4668 003a 002B     		cmp	r3, #0
 4669 003c 03D0     		beq	.L236
2270:Core/Src/stm32f103xx_CMSIS.c **** 			//     ,  BUSY 
2271:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C_Reset(); //
 4670              		.loc 1 2271 4
 4671 003e FFF7FEFF 		bl	CMSIS_I2C_Reset
2272:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C1_Init(); // 
 4672              		.loc 1 2272 4
 4673 0042 FFF7FEFF 		bl	CMSIS_I2C1_Init
 4674              	.L236:
2273:Core/Src/stm32f103xx_CMSIS.c **** 		}
2274:Core/Src/stm32f103xx_CMSIS.c **** 
2275:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 4675              		.loc 1 2275 7
 4676 0046 7B68     		ldr	r3, [r7, #4]
 4677 0048 9B69     		ldr	r3, [r3, #24]
 4678 004a 03F00103 		and	r3, r3, #1
 4679              		.loc 1 2275 6
 4680 004e 002B     		cmp	r3, #0
 4681 0050 05D0     		beq	.L237
2276:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,    
2277:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 4682              		.loc 1 2277 4
 4683 0052 7B68     		ldr	r3, [r7, #4]
 4684 0054 1B68     		ldr	r3, [r3]
 4685 0056 43F40072 		orr	r2, r3, #512
 4686 005a 7B68     		ldr	r3, [r7, #4]
 4687 005c 1A60     		str	r2, [r3]
 4688              	.L237:
2278:Core/Src/stm32f103xx_CMSIS.c **** 		}
2279:Core/Src/stm32f103xx_CMSIS.c **** 
2280:Core/Src/stm32f103xx_CMSIS.c **** 		if (I2C->CR1 != 1) {
 4689              		.loc 1 2280 10
 4690 005e 7B68     		ldr	r3, [r7, #4]
 4691 0060 1B68     		ldr	r3, [r3]
 4692              		.loc 1 2280 6
 4693 0062 012B     		cmp	r3, #1
 4694 0064 0BD0     		beq	.L238
2281:Core/Src/stm32f103xx_CMSIS.c **** 			//  CR1 - ,   I2C
2282:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 4695              		.loc 1 2282 4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 150


 4696 0066 7B68     		ldr	r3, [r7, #4]
 4697 0068 1B68     		ldr	r3, [r3]
 4698 006a 23F00102 		bic	r2, r3, #1
 4699 006e 7B68     		ldr	r3, [r7, #4]
 4700 0070 1A60     		str	r2, [r3]
2283:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_PE);
 4701              		.loc 1 2283 4
 4702 0072 7B68     		ldr	r3, [r7, #4]
 4703 0074 1B68     		ldr	r3, [r3]
 4704 0076 43F00102 		orr	r2, r3, #1
 4705 007a 7B68     		ldr	r3, [r7, #4]
 4706 007c 1A60     		str	r2, [r3]
 4707              	.L238:
2284:Core/Src/stm32f103xx_CMSIS.c **** 		}
2285:Core/Src/stm32f103xx_CMSIS.c **** 
2286:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4708              		.loc 1 2286 10
 4709 007e 0023     		movs	r3, #0
 4710 0080 B3E0     		b	.L239
 4711              	.L235:
2287:Core/Src/stm32f103xx_CMSIS.c **** 	}
2288:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2289:Core/Src/stm32f103xx_CMSIS.c **** 
2290:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C->CR1, I2C_CR1_POS); // ACK  (N)ACK  
 4712              		.loc 1 2290 2
 4713 0082 7B68     		ldr	r3, [r7, #4]
 4714 0084 1B68     		ldr	r3, [r3]
 4715 0086 23F40062 		bic	r2, r3, #2048
 4716 008a 7B68     		ldr	r3, [r7, #4]
 4717 008c 1A60     		str	r2, [r3]
2291:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C->CR1, I2C_CR1_START); //.
 4718              		.loc 1 2291 2
 4719 008e 7B68     		ldr	r3, [r7, #4]
 4720 0090 1B68     		ldr	r3, [r3]
 4721 0092 43F48072 		orr	r2, r3, #256
 4722 0096 7B68     		ldr	r3, [r7, #4]
 4723 0098 1A60     		str	r2, [r3]
2292:Core/Src/stm32f103xx_CMSIS.c **** 
2293:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4724              		.loc 1 2293 21
 4725 009a 574A     		ldr	r2, .L254+4
 4726 009c 3B6A     		ldr	r3, [r7, #32]
 4727 009e 1360     		str	r3, [r2]
2294:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4728              		.loc 1 2294 8
 4729 00a0 05E0     		b	.L240
 4730              	.L241:
2295:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,    Start condition generated
2296:Core/Src/stm32f103xx_CMSIS.c **** 
2297:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4731              		.loc 1 2297 7
 4732 00a2 554B     		ldr	r3, .L254+4
 4733 00a4 1B68     		ldr	r3, [r3]
 4734              		.loc 1 2297 6
 4735 00a6 002B     		cmp	r3, #0
 4736 00a8 01D1     		bne	.L240
2298:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 151


 4737              		.loc 1 2298 11
 4738 00aa 0023     		movs	r3, #0
 4739 00ac 9DE0     		b	.L239
 4740              	.L240:
2294:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4741              		.loc 1 2294 9
 4742 00ae 7B68     		ldr	r3, [r7, #4]
 4743 00b0 5B69     		ldr	r3, [r3, #20]
 4744 00b2 03F00103 		and	r3, r3, #1
2294:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4745              		.loc 1 2294 40
 4746 00b6 002B     		cmp	r3, #0
 4747 00b8 F3D0     		beq	.L241
2299:Core/Src/stm32f103xx_CMSIS.c **** 		}
2300:Core/Src/stm32f103xx_CMSIS.c **** 
2301:Core/Src/stm32f103xx_CMSIS.c **** 	}
2302:Core/Src/stm32f103xx_CMSIS.c **** 	//!
2303:Core/Src/stm32f103xx_CMSIS.c **** 	/*  I2C_SR1_SB     
2304:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->SR1;
 4748              		.loc 1 2304 5
 4749 00ba 7B68     		ldr	r3, [r7, #4]
 4750 00bc 5B69     		ldr	r3, [r3, #20]
2305:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->DR = (Adress_Device << 1); // + Write
 4751              		.loc 1 2305 27
 4752 00be FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4753 00c0 5A00     		lsls	r2, r3, #1
 4754              		.loc 1 2305 10
 4755 00c2 7B68     		ldr	r3, [r7, #4]
 4756 00c4 1A61     		str	r2, [r3, #16]
2306:Core/Src/stm32f103xx_CMSIS.c **** 
2307:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4757              		.loc 1 2307 21
 4758 00c6 4C4A     		ldr	r2, .L254+4
 4759 00c8 3B6A     		ldr	r3, [r7, #32]
 4760 00ca 1360     		str	r3, [r2]
2308:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4761              		.loc 1 2308 8
 4762 00cc 05E0     		b	.L242
 4763              	.L244:
2309:Core/Src/stm32f103xx_CMSIS.c **** 		//,   
2310:Core/Src/stm32f103xx_CMSIS.c **** 
2311:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4764              		.loc 1 2311 7
 4765 00ce 4A4B     		ldr	r3, .L254+4
 4766 00d0 1B68     		ldr	r3, [r3]
 4767              		.loc 1 2311 6
 4768 00d2 002B     		cmp	r3, #0
 4769 00d4 01D1     		bne	.L242
2312:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4770              		.loc 1 2312 11
 4771 00d6 0023     		movs	r3, #0
 4772 00d8 87E0     		b	.L239
 4773              	.L242:
2308:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4774              		.loc 1 2308 10
 4775 00da 7B68     		ldr	r3, [r7, #4]
 4776 00dc 5B69     		ldr	r3, [r3, #20]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 152


 4777 00de 03F48063 		and	r3, r3, #1024
2308:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4778              		.loc 1 2308 47
 4779 00e2 002B     		cmp	r3, #0
 4780 00e4 05D1     		bne	.L243
2308:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4781              		.loc 1 2308 51 discriminator 1
 4782 00e6 7B68     		ldr	r3, [r7, #4]
 4783 00e8 5B69     		ldr	r3, [r3, #20]
 4784 00ea 03F00203 		and	r3, r3, #2
2308:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4785              		.loc 1 2308 47 discriminator 1
 4786 00ee 002B     		cmp	r3, #0
 4787 00f0 EDD0     		beq	.L244
 4788              	.L243:
2313:Core/Src/stm32f103xx_CMSIS.c **** 		}
2314:Core/Src/stm32f103xx_CMSIS.c **** 
2315:Core/Src/stm32f103xx_CMSIS.c **** 	}
2316:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 4789              		.loc 1 2316 6
 4790 00f2 7B68     		ldr	r3, [r7, #4]
 4791 00f4 5B69     		ldr	r3, [r3, #20]
 4792 00f6 03F00203 		and	r3, r3, #2
 4793              		.loc 1 2316 5
 4794 00fa 002B     		cmp	r3, #0
 4795 00fc 68D0     		beq	.L245
2317:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,   ADDR
2318:Core/Src/stm32f103xx_CMSIS.c **** 		/*  ADDR   SR1,   SR2*/
2319:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR1;
 4796              		.loc 1 2319 6
 4797 00fe 7B68     		ldr	r3, [r7, #4]
 4798 0100 5B69     		ldr	r3, [r3, #20]
2320:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR2;
 4799              		.loc 1 2320 6
 4800 0102 7B68     		ldr	r3, [r7, #4]
 4801 0104 9B69     		ldr	r3, [r3, #24]
 4802              	.LBB5:
2321:Core/Src/stm32f103xx_CMSIS.c **** 
2322:Core/Src/stm32f103xx_CMSIS.c **** 		/*  */
2323:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_adress; i++) {
 4803              		.loc 1 2323 17
 4804 0106 0023     		movs	r3, #0
 4805 0108 FB81     		strh	r3, [r7, #14]	@ movhi
 4806              		.loc 1 2323 3
 4807 010a 28E0     		b	.L246
 4808              	.L249:
2324:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 4809              		.loc 1 2324 54
 4810 010c BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 4811 010e 5A1E     		subs	r2, r3, #1
 4812              		.loc 1 2324 58
 4813 0110 FB89     		ldrh	r3, [r7, #14]
 4814 0112 D31A     		subs	r3, r2, r3
 4815 0114 1A46     		mov	r2, r3
 4816              		.loc 1 2324 39
 4817 0116 3B46     		mov	r3, r7
 4818 0118 1344     		add	r3, r3, r2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 153


 4819              		.loc 1 2324 14
 4820 011a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4821 011c 1A46     		mov	r2, r3
 4822              		.loc 1 2324 12
 4823 011e 7B68     		ldr	r3, [r7, #4]
 4824 0120 1A61     		str	r2, [r3, #16]
2325:Core/Src/stm32f103xx_CMSIS.c **** 			while (READ_BIT(I2C->SR1, I2C_SR1_TXE) == 0) {
 4825              		.loc 1 2325 10
 4826 0122 13E0     		b	.L247
 4827              	.L248:
2326:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
2327:Core/Src/stm32f103xx_CMSIS.c **** 
2328:Core/Src/stm32f103xx_CMSIS.c **** 				if ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 1)) {
 4828              		.loc 1 2328 10
 4829 0124 7B68     		ldr	r3, [r7, #4]
 4830 0126 5B69     		ldr	r3, [r3, #20]
 4831 0128 03F48063 		and	r3, r3, #1024
 4832              		.loc 1 2328 8
 4833 012c 012B     		cmp	r3, #1
 4834 012e 0DD1     		bne	.L247
2329:Core/Src/stm32f103xx_CMSIS.c **** 					//   ,  1  I2C_SR1_AF 
2330:Core/Src/stm32f103xx_CMSIS.c **** 					SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4835              		.loc 1 2330 6
 4836 0130 7B68     		ldr	r3, [r7, #4]
 4837 0132 1B68     		ldr	r3, [r3]
 4838 0134 43F40072 		orr	r2, r3, #512
 4839 0138 7B68     		ldr	r3, [r7, #4]
 4840 013a 1A60     		str	r2, [r3]
2331:Core/Src/stm32f103xx_CMSIS.c **** 					CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 4841              		.loc 1 2331 6
 4842 013c 7B68     		ldr	r3, [r7, #4]
 4843 013e 5B69     		ldr	r3, [r3, #20]
 4844 0140 23F48062 		bic	r2, r3, #1024
 4845 0144 7B68     		ldr	r3, [r7, #4]
 4846 0146 5A61     		str	r2, [r3, #20]
2332:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 4847              		.loc 1 2332 13
 4848 0148 0023     		movs	r3, #0
 4849 014a 4EE0     		b	.L239
 4850              	.L247:
2325:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 4851              		.loc 1 2325 11
 4852 014c 7B68     		ldr	r3, [r7, #4]
 4853 014e 5B69     		ldr	r3, [r3, #20]
 4854 0150 03F08003 		and	r3, r3, #128
2325:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 4855              		.loc 1 2325 43
 4856 0154 002B     		cmp	r3, #0
 4857 0156 E5D0     		beq	.L248
2323:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 4858              		.loc 1 2323 42 discriminator 2
 4859 0158 FB89     		ldrh	r3, [r7, #14]
 4860 015a 0133     		adds	r3, r3, #1
 4861 015c FB81     		strh	r3, [r7, #14]	@ movhi
 4862              	.L246:
2323:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 4863              		.loc 1 2323 26 discriminator 1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 154


 4864 015e BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 4865 0160 9BB2     		uxth	r3, r3
 4866 0162 FA89     		ldrh	r2, [r7, #14]
 4867 0164 9A42     		cmp	r2, r3
 4868 0166 D1D3     		bcc	.L249
 4869              	.LBE5:
 4870              	.LBB6:
2333:Core/Src/stm32f103xx_CMSIS.c **** 				}
2334:Core/Src/stm32f103xx_CMSIS.c **** 			}
2335:Core/Src/stm32f103xx_CMSIS.c **** 		}
2336:Core/Src/stm32f103xx_CMSIS.c **** 
2337:Core/Src/stm32f103xx_CMSIS.c **** 		/*     ,   
2338:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_data; i++) {
 4871              		.loc 1 2338 17
 4872 0168 0023     		movs	r3, #0
 4873 016a BB81     		strh	r3, [r7, #12]	@ movhi
 4874              		.loc 1 2338 3
 4875 016c 24E0     		b	.L250
 4876              	.L253:
2339:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *(data + i); // 
 4877              		.loc 1 2339 21
 4878 016e BB89     		ldrh	r3, [r7, #12]
 4879 0170 BA69     		ldr	r2, [r7, #24]
 4880 0172 1344     		add	r3, r3, r2
 4881              		.loc 1 2339 14
 4882 0174 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4883 0176 1A46     		mov	r2, r3
 4884              		.loc 1 2339 12
 4885 0178 7B68     		ldr	r3, [r7, #4]
 4886 017a 1A61     		str	r2, [r3, #16]
2340:Core/Src/stm32f103xx_CMSIS.c **** 			while (READ_BIT(I2C->SR1, I2C_SR1_TXE) == 0) {
 4887              		.loc 1 2340 10
 4888 017c 13E0     		b	.L251
 4889              	.L252:
2341:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
2342:Core/Src/stm32f103xx_CMSIS.c **** 
2343:Core/Src/stm32f103xx_CMSIS.c **** 				if ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 1)) {
 4890              		.loc 1 2343 10
 4891 017e 7B68     		ldr	r3, [r7, #4]
 4892 0180 5B69     		ldr	r3, [r3, #20]
 4893 0182 03F48063 		and	r3, r3, #1024
 4894              		.loc 1 2343 8
 4895 0186 012B     		cmp	r3, #1
 4896 0188 0DD1     		bne	.L251
2344:Core/Src/stm32f103xx_CMSIS.c **** 					//   ,  1  I2C_SR1_AF 
2345:Core/Src/stm32f103xx_CMSIS.c **** 					SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4897              		.loc 1 2345 6
 4898 018a 7B68     		ldr	r3, [r7, #4]
 4899 018c 1B68     		ldr	r3, [r3]
 4900 018e 43F40072 		orr	r2, r3, #512
 4901 0192 7B68     		ldr	r3, [r7, #4]
 4902 0194 1A60     		str	r2, [r3]
2346:Core/Src/stm32f103xx_CMSIS.c **** 					CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 4903              		.loc 1 2346 6
 4904 0196 7B68     		ldr	r3, [r7, #4]
 4905 0198 5B69     		ldr	r3, [r3, #20]
 4906 019a 23F48062 		bic	r2, r3, #1024
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 155


 4907 019e 7B68     		ldr	r3, [r7, #4]
 4908 01a0 5A61     		str	r2, [r3, #20]
2347:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 4909              		.loc 1 2347 13
 4910 01a2 0023     		movs	r3, #0
 4911 01a4 21E0     		b	.L239
 4912              	.L251:
2340:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 4913              		.loc 1 2340 11
 4914 01a6 7B68     		ldr	r3, [r7, #4]
 4915 01a8 5B69     		ldr	r3, [r3, #20]
 4916 01aa 03F08003 		and	r3, r3, #128
2340:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 4917              		.loc 1 2340 43
 4918 01ae 002B     		cmp	r3, #0
 4919 01b0 E5D0     		beq	.L252
2338:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *(data + i); // 
 4920              		.loc 1 2338 40 discriminator 2
 4921 01b2 BB89     		ldrh	r3, [r7, #12]
 4922 01b4 0133     		adds	r3, r3, #1
 4923 01b6 BB81     		strh	r3, [r7, #12]	@ movhi
 4924              	.L250:
2338:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *(data + i); // 
 4925              		.loc 1 2338 26 discriminator 1
 4926 01b8 BA89     		ldrh	r2, [r7, #12]
 4927 01ba BB8B     		ldrh	r3, [r7, #28]
 4928 01bc 9A42     		cmp	r2, r3
 4929 01be D6D3     		bcc	.L253
 4930              	.LBE6:
2348:Core/Src/stm32f103xx_CMSIS.c **** 				}
2349:Core/Src/stm32f103xx_CMSIS.c **** 			}
2350:Core/Src/stm32f103xx_CMSIS.c **** 		}
2351:Core/Src/stm32f103xx_CMSIS.c **** 
2352:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4931              		.loc 1 2352 3
 4932 01c0 7B68     		ldr	r3, [r7, #4]
 4933 01c2 1B68     		ldr	r3, [r3]
 4934 01c4 43F40072 		orr	r2, r3, #512
 4935 01c8 7B68     		ldr	r3, [r7, #4]
 4936 01ca 1A60     		str	r2, [r3]
2353:Core/Src/stm32f103xx_CMSIS.c **** 
2354:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 4937              		.loc 1 2354 10
 4938 01cc 0123     		movs	r3, #1
 4939 01ce 0CE0     		b	.L239
 4940              	.L245:
2355:Core/Src/stm32f103xx_CMSIS.c **** 
2356:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2357:Core/Src/stm32f103xx_CMSIS.c **** 		//   ,  1  I2C_SR1_AF 
2358:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4941              		.loc 1 2358 3
 4942 01d0 7B68     		ldr	r3, [r7, #4]
 4943 01d2 1B68     		ldr	r3, [r3]
 4944 01d4 43F40072 		orr	r2, r3, #512
 4945 01d8 7B68     		ldr	r3, [r7, #4]
 4946 01da 1A60     		str	r2, [r3]
2359:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 156


 4947              		.loc 1 2359 3
 4948 01dc 7B68     		ldr	r3, [r7, #4]
 4949 01de 5B69     		ldr	r3, [r3, #20]
 4950 01e0 23F48062 		bic	r2, r3, #1024
 4951 01e4 7B68     		ldr	r3, [r7, #4]
 4952 01e6 5A61     		str	r2, [r3, #20]
2360:Core/Src/stm32f103xx_CMSIS.c **** 
2361:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4953              		.loc 1 2361 10
 4954 01e8 0023     		movs	r3, #0
 4955              	.L239:
2362:Core/Src/stm32f103xx_CMSIS.c **** 	}
2363:Core/Src/stm32f103xx_CMSIS.c **** }
 4956              		.loc 1 2363 1
 4957 01ea 1846     		mov	r0, r3
 4958 01ec 1037     		adds	r7, r7, #16
 4959              		.cfi_def_cfa_offset 8
 4960 01ee BD46     		mov	sp, r7
 4961              		.cfi_def_cfa_register 13
 4962              		@ sp needed
 4963 01f0 80BD     		pop	{r7, pc}
 4964              	.L255:
 4965 01f2 00BF     		.align	2
 4966              	.L254:
 4967 01f4 000C0140 		.word	1073810432
 4968 01f8 00000000 		.word	Timeout_counter_ms
 4969              		.cfi_endproc
 4970              	.LFE107:
 4972              		.section	.text.CMSIS_I2C_MemRead,"ax",%progbits
 4973              		.align	1
 4974              		.global	CMSIS_I2C_MemRead
 4975              		.syntax unified
 4976              		.thumb
 4977              		.thumb_func
 4979              	CMSIS_I2C_MemRead:
 4980              	.LFB108:
2364:Core/Src/stm32f103xx_CMSIS.c **** 
2365:Core/Src/stm32f103xx_CMSIS.c **** 
2366:Core/Src/stm32f103xx_CMSIS.c **** /**
2367:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2368:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif       
2369:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2370:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2371:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_data -   ,    
2372:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_adress -    . : 1 - 8 
2373:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,     
2374:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2375:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False -
2376:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2377:Core/Src/stm32f103xx_CMSIS.c ****  */
2378:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_MemRead(I2C_TypeDef* I2C, uint8_t Adress_Device, uint16_t Adress_data, uint8_t Size_
 4981              		.loc 1 2378 164
 4982              		.cfi_startproc
 4983              		@ args = 12, pretend = 0, frame = 16
 4984              		@ frame_needed = 1, uses_anonymous_args = 0
 4985 0000 80B5     		push	{r7, lr}
 4986              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 157


 4987              		.cfi_offset 7, -8
 4988              		.cfi_offset 14, -4
 4989 0002 84B0     		sub	sp, sp, #16
 4990              		.cfi_def_cfa_offset 24
 4991 0004 00AF     		add	r7, sp, #0
 4992              		.cfi_def_cfa_register 7
 4993 0006 7860     		str	r0, [r7, #4]
 4994 0008 0846     		mov	r0, r1
 4995 000a 1146     		mov	r1, r2
 4996 000c 1A46     		mov	r2, r3
 4997 000e 0346     		mov	r3, r0
 4998 0010 FB70     		strb	r3, [r7, #3]
 4999 0012 0B46     		mov	r3, r1	@ movhi
 5000 0014 3B80     		strh	r3, [r7]	@ movhi
 5001 0016 1346     		mov	r3, r2
 5002 0018 BB70     		strb	r3, [r7, #2]
2379:Core/Src/stm32f103xx_CMSIS.c **** 
2380:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2381:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 5003              		.loc 1 2381 6
 5004 001a 7B68     		ldr	r3, [r7, #4]
 5005 001c 9B69     		ldr	r3, [r3, #24]
 5006 001e 03F00203 		and	r3, r3, #2
 5007              		.loc 1 2381 5
 5008 0022 002B     		cmp	r3, #0
 5009 0024 2DD0     		beq	.L257
2382:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2383:Core/Src/stm32f103xx_CMSIS.c **** 
2384:Core/Src/stm32f103xx_CMSIS.c **** 		if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 5010              		.loc 1 2384 8
 5011 0026 904B     		ldr	r3, .L284
 5012 0028 9B68     		ldr	r3, [r3, #8]
 5013 002a 03F04003 		and	r3, r3, #64
 5014              		.loc 1 2384 6
 5015 002e 002B     		cmp	r3, #0
 5016 0030 09D0     		beq	.L258
 5017              		.loc 1 2384 49 discriminator 1
 5018 0032 8D4B     		ldr	r3, .L284
 5019 0034 9B68     		ldr	r3, [r3, #8]
 5020 0036 03F08003 		and	r3, r3, #128
 5021              		.loc 1 2384 45 discriminator 1
 5022 003a 002B     		cmp	r3, #0
 5023 003c 03D0     		beq	.L258
2385:Core/Src/stm32f103xx_CMSIS.c **** 			//     ,  BUSY 
2386:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C_Reset(); //
 5024              		.loc 1 2386 4
 5025 003e FFF7FEFF 		bl	CMSIS_I2C_Reset
2387:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C1_Init(); // 
 5026              		.loc 1 2387 4
 5027 0042 FFF7FEFF 		bl	CMSIS_I2C1_Init
 5028              	.L258:
2388:Core/Src/stm32f103xx_CMSIS.c **** 		}
2389:Core/Src/stm32f103xx_CMSIS.c **** 
2390:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 5029              		.loc 1 2390 7
 5030 0046 7B68     		ldr	r3, [r7, #4]
 5031 0048 9B69     		ldr	r3, [r3, #24]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 158


 5032 004a 03F00103 		and	r3, r3, #1
 5033              		.loc 1 2390 6
 5034 004e 002B     		cmp	r3, #0
 5035 0050 05D0     		beq	.L259
2391:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,    
2392:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 5036              		.loc 1 2392 4
 5037 0052 7B68     		ldr	r3, [r7, #4]
 5038 0054 1B68     		ldr	r3, [r3]
 5039 0056 43F40072 		orr	r2, r3, #512
 5040 005a 7B68     		ldr	r3, [r7, #4]
 5041 005c 1A60     		str	r2, [r3]
 5042              	.L259:
2393:Core/Src/stm32f103xx_CMSIS.c **** 		}
2394:Core/Src/stm32f103xx_CMSIS.c **** 
2395:Core/Src/stm32f103xx_CMSIS.c **** 		if (I2C->CR1 != 1) {
 5043              		.loc 1 2395 10
 5044 005e 7B68     		ldr	r3, [r7, #4]
 5045 0060 1B68     		ldr	r3, [r3]
 5046              		.loc 1 2395 6
 5047 0062 012B     		cmp	r3, #1
 5048 0064 0BD0     		beq	.L260
2396:Core/Src/stm32f103xx_CMSIS.c **** 			//  CR1 - ,   I2C
2397:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 5049              		.loc 1 2397 4
 5050 0066 7B68     		ldr	r3, [r7, #4]
 5051 0068 1B68     		ldr	r3, [r3]
 5052 006a 23F00102 		bic	r2, r3, #1
 5053 006e 7B68     		ldr	r3, [r7, #4]
 5054 0070 1A60     		str	r2, [r3]
2398:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_PE);
 5055              		.loc 1 2398 4
 5056 0072 7B68     		ldr	r3, [r7, #4]
 5057 0074 1B68     		ldr	r3, [r3]
 5058 0076 43F00102 		orr	r2, r3, #1
 5059 007a 7B68     		ldr	r3, [r7, #4]
 5060 007c 1A60     		str	r2, [r3]
 5061              	.L260:
2399:Core/Src/stm32f103xx_CMSIS.c **** 		}
2400:Core/Src/stm32f103xx_CMSIS.c **** 
2401:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 5062              		.loc 1 2401 10
 5063 007e 0023     		movs	r3, #0
 5064 0080 11E1     		b	.L261
 5065              	.L257:
2402:Core/Src/stm32f103xx_CMSIS.c **** 	}
2403:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2404:Core/Src/stm32f103xx_CMSIS.c **** 
2405:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C->CR1, I2C_CR1_POS); // ACK  (N)ACK  
 5066              		.loc 1 2405 2
 5067 0082 7B68     		ldr	r3, [r7, #4]
 5068 0084 1B68     		ldr	r3, [r3]
 5069 0086 23F40062 		bic	r2, r3, #2048
 5070 008a 7B68     		ldr	r3, [r7, #4]
 5071 008c 1A60     		str	r2, [r3]
2406:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C->CR1, I2C_CR1_START); //.
 5072              		.loc 1 2406 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 159


 5073 008e 7B68     		ldr	r3, [r7, #4]
 5074 0090 1B68     		ldr	r3, [r3]
 5075 0092 43F48072 		orr	r2, r3, #256
 5076 0096 7B68     		ldr	r3, [r7, #4]
 5077 0098 1A60     		str	r2, [r3]
2407:Core/Src/stm32f103xx_CMSIS.c **** 
2408:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 5078              		.loc 1 2408 21
 5079 009a 744A     		ldr	r2, .L284+4
 5080 009c 3B6A     		ldr	r3, [r7, #32]
 5081 009e 1360     		str	r3, [r2]
2409:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5082              		.loc 1 2409 8
 5083 00a0 05E0     		b	.L262
 5084              	.L263:
2410:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,    Start condition generated
2411:Core/Src/stm32f103xx_CMSIS.c **** 
2412:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 5085              		.loc 1 2412 7
 5086 00a2 724B     		ldr	r3, .L284+4
 5087 00a4 1B68     		ldr	r3, [r3]
 5088              		.loc 1 2412 6
 5089 00a6 002B     		cmp	r3, #0
 5090 00a8 01D1     		bne	.L262
2413:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 5091              		.loc 1 2413 11
 5092 00aa 0023     		movs	r3, #0
 5093 00ac FBE0     		b	.L261
 5094              	.L262:
2409:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5095              		.loc 1 2409 9
 5096 00ae 7B68     		ldr	r3, [r7, #4]
 5097 00b0 5B69     		ldr	r3, [r3, #20]
 5098 00b2 03F00103 		and	r3, r3, #1
2409:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5099              		.loc 1 2409 40
 5100 00b6 002B     		cmp	r3, #0
 5101 00b8 F3D0     		beq	.L263
2414:Core/Src/stm32f103xx_CMSIS.c **** 		}
2415:Core/Src/stm32f103xx_CMSIS.c **** 
2416:Core/Src/stm32f103xx_CMSIS.c **** 	}
2417:Core/Src/stm32f103xx_CMSIS.c **** 	//!
2418:Core/Src/stm32f103xx_CMSIS.c **** 	/*  I2C_SR1_SB     
2419:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->SR1;
 5102              		.loc 1 2419 5
 5103 00ba 7B68     		ldr	r3, [r7, #4]
 5104 00bc 5B69     		ldr	r3, [r3, #20]
2420:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->DR = (Adress_Device << 1); // +  Write
 5105              		.loc 1 2420 27
 5106 00be FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5107 00c0 5A00     		lsls	r2, r3, #1
 5108              		.loc 1 2420 10
 5109 00c2 7B68     		ldr	r3, [r7, #4]
 5110 00c4 1A61     		str	r2, [r3, #16]
2421:Core/Src/stm32f103xx_CMSIS.c **** 
2422:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 5111              		.loc 1 2422 21
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 160


 5112 00c6 694A     		ldr	r2, .L284+4
 5113 00c8 3B6A     		ldr	r3, [r7, #32]
 5114 00ca 1360     		str	r3, [r2]
2423:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5115              		.loc 1 2423 8
 5116 00cc 05E0     		b	.L264
 5117              	.L266:
2424:Core/Src/stm32f103xx_CMSIS.c **** 		//,   
2425:Core/Src/stm32f103xx_CMSIS.c **** 
2426:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 5118              		.loc 1 2426 7
 5119 00ce 674B     		ldr	r3, .L284+4
 5120 00d0 1B68     		ldr	r3, [r3]
 5121              		.loc 1 2426 6
 5122 00d2 002B     		cmp	r3, #0
 5123 00d4 01D1     		bne	.L264
2427:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 5124              		.loc 1 2427 11
 5125 00d6 0023     		movs	r3, #0
 5126 00d8 E5E0     		b	.L261
 5127              	.L264:
2423:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5128              		.loc 1 2423 10
 5129 00da 7B68     		ldr	r3, [r7, #4]
 5130 00dc 5B69     		ldr	r3, [r3, #20]
 5131 00de 03F48063 		and	r3, r3, #1024
2423:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5132              		.loc 1 2423 47
 5133 00e2 002B     		cmp	r3, #0
 5134 00e4 05D1     		bne	.L265
2423:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5135              		.loc 1 2423 51 discriminator 1
 5136 00e6 7B68     		ldr	r3, [r7, #4]
 5137 00e8 5B69     		ldr	r3, [r3, #20]
 5138 00ea 03F00203 		and	r3, r3, #2
2423:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5139              		.loc 1 2423 47 discriminator 1
 5140 00ee 002B     		cmp	r3, #0
 5141 00f0 EDD0     		beq	.L266
 5142              	.L265:
2428:Core/Src/stm32f103xx_CMSIS.c **** 		}
2429:Core/Src/stm32f103xx_CMSIS.c **** 
2430:Core/Src/stm32f103xx_CMSIS.c **** 	}
2431:Core/Src/stm32f103xx_CMSIS.c **** 
2432:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 5143              		.loc 1 2432 6
 5144 00f2 7B68     		ldr	r3, [r7, #4]
 5145 00f4 5B69     		ldr	r3, [r3, #20]
 5146 00f6 03F00203 		and	r3, r3, #2
 5147              		.loc 1 2432 5
 5148 00fa 002B     		cmp	r3, #0
 5149 00fc 00F0C680 		beq	.L267
2433:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,   ADDR
2434:Core/Src/stm32f103xx_CMSIS.c **** 		/*  ADDR   SR1,   SR2*/
2435:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR1;
 5150              		.loc 1 2435 6
 5151 0100 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 161


 5152 0102 5B69     		ldr	r3, [r3, #20]
2436:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR2;
 5153              		.loc 1 2436 6
 5154 0104 7B68     		ldr	r3, [r7, #4]
 5155 0106 9B69     		ldr	r3, [r3, #24]
 5156              	.LBB7:
2437:Core/Src/stm32f103xx_CMSIS.c **** 
2438:Core/Src/stm32f103xx_CMSIS.c **** 		/*  */
2439:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_adress; i++) {
 5157              		.loc 1 2439 17
 5158 0108 0023     		movs	r3, #0
 5159 010a FB81     		strh	r3, [r7, #14]	@ movhi
 5160              		.loc 1 2439 3
 5161 010c 28E0     		b	.L268
 5162              	.L271:
2440:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 5163              		.loc 1 2440 54
 5164 010e BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 5165 0110 5A1E     		subs	r2, r3, #1
 5166              		.loc 1 2440 58
 5167 0112 FB89     		ldrh	r3, [r7, #14]
 5168 0114 D31A     		subs	r3, r2, r3
 5169 0116 1A46     		mov	r2, r3
 5170              		.loc 1 2440 39
 5171 0118 3B46     		mov	r3, r7
 5172 011a 1344     		add	r3, r3, r2
 5173              		.loc 1 2440 14
 5174 011c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5175 011e 1A46     		mov	r2, r3
 5176              		.loc 1 2440 12
 5177 0120 7B68     		ldr	r3, [r7, #4]
 5178 0122 1A61     		str	r2, [r3, #16]
2441:Core/Src/stm32f103xx_CMSIS.c **** 			while (READ_BIT(I2C->SR1, I2C_SR1_TXE) == 0) {
 5179              		.loc 1 2441 10
 5180 0124 13E0     		b	.L269
 5181              	.L270:
2442:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
2443:Core/Src/stm32f103xx_CMSIS.c **** 
2444:Core/Src/stm32f103xx_CMSIS.c **** 				if ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 1)) {
 5182              		.loc 1 2444 10
 5183 0126 7B68     		ldr	r3, [r7, #4]
 5184 0128 5B69     		ldr	r3, [r3, #20]
 5185 012a 03F48063 		and	r3, r3, #1024
 5186              		.loc 1 2444 8
 5187 012e 012B     		cmp	r3, #1
 5188 0130 0DD1     		bne	.L269
2445:Core/Src/stm32f103xx_CMSIS.c **** 					//   ,  1  I2C_SR1_AF 
2446:Core/Src/stm32f103xx_CMSIS.c **** 					SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 5189              		.loc 1 2446 6
 5190 0132 7B68     		ldr	r3, [r7, #4]
 5191 0134 1B68     		ldr	r3, [r3]
 5192 0136 43F40072 		orr	r2, r3, #512
 5193 013a 7B68     		ldr	r3, [r7, #4]
 5194 013c 1A60     		str	r2, [r3]
2447:Core/Src/stm32f103xx_CMSIS.c **** 					CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 5195              		.loc 1 2447 6
 5196 013e 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 162


 5197 0140 5B69     		ldr	r3, [r3, #20]
 5198 0142 23F48062 		bic	r2, r3, #1024
 5199 0146 7B68     		ldr	r3, [r7, #4]
 5200 0148 5A61     		str	r2, [r3, #20]
2448:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 5201              		.loc 1 2448 13
 5202 014a 0023     		movs	r3, #0
 5203 014c ABE0     		b	.L261
 5204              	.L269:
2441:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 5205              		.loc 1 2441 11
 5206 014e 7B68     		ldr	r3, [r7, #4]
 5207 0150 5B69     		ldr	r3, [r3, #20]
 5208 0152 03F08003 		and	r3, r3, #128
2441:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 5209              		.loc 1 2441 43
 5210 0156 002B     		cmp	r3, #0
 5211 0158 E5D0     		beq	.L270
2439:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 5212              		.loc 1 2439 42 discriminator 2
 5213 015a FB89     		ldrh	r3, [r7, #14]
 5214 015c 0133     		adds	r3, r3, #1
 5215 015e FB81     		strh	r3, [r7, #14]	@ movhi
 5216              	.L268:
2439:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 5217              		.loc 1 2439 26 discriminator 1
 5218 0160 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 5219 0162 9BB2     		uxth	r3, r3
 5220 0164 FA89     		ldrh	r2, [r7, #14]
 5221 0166 9A42     		cmp	r2, r3
 5222 0168 D1D3     		bcc	.L271
 5223              	.LBE7:
2449:Core/Src/stm32f103xx_CMSIS.c **** 				}
2450:Core/Src/stm32f103xx_CMSIS.c **** 			}
2451:Core/Src/stm32f103xx_CMSIS.c **** 		}
2452:Core/Src/stm32f103xx_CMSIS.c **** 
2453:Core/Src/stm32f103xx_CMSIS.c **** 		// 
2454:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_START); //.
 5224              		.loc 1 2454 3
 5225 016a 7B68     		ldr	r3, [r7, #4]
 5226 016c 1B68     		ldr	r3, [r3]
 5227 016e 43F48072 		orr	r2, r3, #256
 5228 0172 7B68     		ldr	r3, [r7, #4]
 5229 0174 1A60     		str	r2, [r3]
2455:Core/Src/stm32f103xx_CMSIS.c **** 
2456:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 5230              		.loc 1 2456 22
 5231 0176 3D4A     		ldr	r2, .L284+4
 5232 0178 3B6A     		ldr	r3, [r7, #32]
 5233 017a 1360     		str	r3, [r2]
2457:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5234              		.loc 1 2457 9
 5235 017c 05E0     		b	.L272
 5236              	.L273:
2458:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,    Start condition generated
2459:Core/Src/stm32f103xx_CMSIS.c **** 
2460:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 163


 5237              		.loc 1 2460 8
 5238 017e 3B4B     		ldr	r3, .L284+4
 5239 0180 1B68     		ldr	r3, [r3]
 5240              		.loc 1 2460 7
 5241 0182 002B     		cmp	r3, #0
 5242 0184 01D1     		bne	.L272
2461:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 5243              		.loc 1 2461 12
 5244 0186 0023     		movs	r3, #0
 5245 0188 8DE0     		b	.L261
 5246              	.L272:
2457:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5247              		.loc 1 2457 10
 5248 018a 7B68     		ldr	r3, [r7, #4]
 5249 018c 5B69     		ldr	r3, [r3, #20]
 5250 018e 03F00103 		and	r3, r3, #1
2457:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5251              		.loc 1 2457 41
 5252 0192 002B     		cmp	r3, #0
 5253 0194 F3D0     		beq	.L273
2462:Core/Src/stm32f103xx_CMSIS.c **** 			}
2463:Core/Src/stm32f103xx_CMSIS.c **** 
2464:Core/Src/stm32f103xx_CMSIS.c **** 		}
2465:Core/Src/stm32f103xx_CMSIS.c **** 		//!
2466:Core/Src/stm32f103xx_CMSIS.c **** 		/*  I2C_SR1_SB     
2467:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR1;
 5254              		.loc 1 2467 6
 5255 0196 7B68     		ldr	r3, [r7, #4]
 5256 0198 5B69     		ldr	r3, [r3, #20]
2468:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->DR = (Adress_Device << 1 | 1); // +  Read
 5257              		.loc 1 2468 28
 5258 019a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5259 019c 5B00     		lsls	r3, r3, #1
 5260              		.loc 1 2468 33
 5261 019e 43F00103 		orr	r3, r3, #1
 5262 01a2 1A46     		mov	r2, r3
 5263              		.loc 1 2468 11
 5264 01a4 7B68     		ldr	r3, [r7, #4]
 5265 01a6 1A61     		str	r2, [r3, #16]
2469:Core/Src/stm32f103xx_CMSIS.c **** 
2470:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 5266              		.loc 1 2470 22
 5267 01a8 304A     		ldr	r2, .L284+4
 5268 01aa 3B6A     		ldr	r3, [r7, #32]
 5269 01ac 1360     		str	r3, [r2]
2471:Core/Src/stm32f103xx_CMSIS.c **** 		while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5270              		.loc 1 2471 9
 5271 01ae 05E0     		b	.L274
 5272              	.L276:
2472:Core/Src/stm32f103xx_CMSIS.c **** 			//,   
2473:Core/Src/stm32f103xx_CMSIS.c **** 
2474:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 5273              		.loc 1 2474 8
 5274 01b0 2E4B     		ldr	r3, .L284+4
 5275 01b2 1B68     		ldr	r3, [r3]
 5276              		.loc 1 2474 7
 5277 01b4 002B     		cmp	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 164


 5278 01b6 01D1     		bne	.L274
2475:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 5279              		.loc 1 2475 12
 5280 01b8 0023     		movs	r3, #0
 5281 01ba 74E0     		b	.L261
 5282              	.L274:
2471:Core/Src/stm32f103xx_CMSIS.c **** 		while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5283              		.loc 1 2471 11
 5284 01bc 7B68     		ldr	r3, [r7, #4]
 5285 01be 5B69     		ldr	r3, [r3, #20]
 5286 01c0 03F48063 		and	r3, r3, #1024
2471:Core/Src/stm32f103xx_CMSIS.c **** 		while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5287              		.loc 1 2471 48
 5288 01c4 002B     		cmp	r3, #0
 5289 01c6 05D1     		bne	.L275
2471:Core/Src/stm32f103xx_CMSIS.c **** 		while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5290              		.loc 1 2471 52 discriminator 1
 5291 01c8 7B68     		ldr	r3, [r7, #4]
 5292 01ca 5B69     		ldr	r3, [r3, #20]
 5293 01cc 03F00203 		and	r3, r3, #2
2471:Core/Src/stm32f103xx_CMSIS.c **** 		while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5294              		.loc 1 2471 48 discriminator 1
 5295 01d0 002B     		cmp	r3, #0
 5296 01d2 EDD0     		beq	.L276
 5297              	.L275:
2476:Core/Src/stm32f103xx_CMSIS.c **** 			}
2477:Core/Src/stm32f103xx_CMSIS.c **** 
2478:Core/Src/stm32f103xx_CMSIS.c **** 		}
2479:Core/Src/stm32f103xx_CMSIS.c **** 
2480:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 5298              		.loc 1 2480 7
 5299 01d4 7B68     		ldr	r3, [r7, #4]
 5300 01d6 5B69     		ldr	r3, [r3, #20]
 5301 01d8 03F00203 		and	r3, r3, #2
 5302              		.loc 1 2480 6
 5303 01dc 002B     		cmp	r3, #0
 5304 01de 47D0     		beq	.L277
2481:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,   ADDR
2482:Core/Src/stm32f103xx_CMSIS.c **** 			/*  ADDR   SR1,   SR2*/
2483:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->SR1;
 5305              		.loc 1 2483 7
 5306 01e0 7B68     		ldr	r3, [r7, #4]
 5307 01e2 5B69     		ldr	r3, [r3, #20]
2484:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->SR2;
 5308              		.loc 1 2484 7
 5309 01e4 7B68     		ldr	r3, [r7, #4]
 5310 01e6 9B69     		ldr	r3, [r3, #24]
 5311              	.LBB8:
2485:Core/Src/stm32f103xx_CMSIS.c **** 
2486:Core/Src/stm32f103xx_CMSIS.c **** 			/* ,    */
2487:Core/Src/stm32f103xx_CMSIS.c **** 			for (uint16_t i = 0; i < Size_data; i++) {
 5312              		.loc 1 2487 18
 5313 01e8 0023     		movs	r3, #0
 5314 01ea BB81     		strh	r3, [r7, #12]	@ movhi
 5315              		.loc 1 2487 4
 5316 01ec 36E0     		b	.L278
 5317              	.L283:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 165


2488:Core/Src/stm32f103xx_CMSIS.c **** 				if (i < Size_data - 1) {
 5318              		.loc 1 2488 11
 5319 01ee BA89     		ldrh	r2, [r7, #12]
 5320              		.loc 1 2488 23
 5321 01f0 BB8B     		ldrh	r3, [r7, #28]
 5322 01f2 013B     		subs	r3, r3, #1
 5323              		.loc 1 2488 8
 5324 01f4 9A42     		cmp	r2, r3
 5325 01f6 14DA     		bge	.L279
2489:Core/Src/stm32f103xx_CMSIS.c **** 					SET_BIT(I2C->CR1, I2C_CR1_ACK); //     
 5326              		.loc 1 2489 6
 5327 01f8 7B68     		ldr	r3, [r7, #4]
 5328 01fa 1B68     		ldr	r3, [r3]
 5329 01fc 43F48062 		orr	r2, r3, #1024
 5330 0200 7B68     		ldr	r3, [r7, #4]
 5331 0202 1A60     		str	r2, [r3]
2490:Core/Src/stm32f103xx_CMSIS.c **** 					while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) ;
 5332              		.loc 1 2490 12
 5333 0204 00BF     		nop
 5334              	.L280:
 5335              		.loc 1 2490 13 discriminator 1
 5336 0206 7B68     		ldr	r3, [r7, #4]
 5337 0208 5B69     		ldr	r3, [r3, #20]
 5338 020a 03F04003 		and	r3, r3, #64
 5339              		.loc 1 2490 46 discriminator 1
 5340 020e 002B     		cmp	r3, #0
 5341 0210 F9D0     		beq	.L280
2491:Core/Src/stm32f103xx_CMSIS.c **** 					*(data + i) = I2C->DR; // 
 5342              		.loc 1 2491 23
 5343 0212 7B68     		ldr	r3, [r7, #4]
 5344 0214 1969     		ldr	r1, [r3, #16]
 5345              		.loc 1 2491 13
 5346 0216 BB89     		ldrh	r3, [r7, #12]
 5347 0218 BA69     		ldr	r2, [r7, #24]
 5348 021a 1344     		add	r3, r3, r2
 5349              		.loc 1 2491 18
 5350 021c CAB2     		uxtb	r2, r1
 5351 021e 1A70     		strb	r2, [r3]
 5352 0220 19E0     		b	.L281
 5353              	.L279:
2492:Core/Src/stm32f103xx_CMSIS.c **** 				} else {
2493:Core/Src/stm32f103xx_CMSIS.c **** 					CLEAR_BIT(I2C->CR1, I2C_CR1_ACK); //  ,   
 5354              		.loc 1 2493 6
 5355 0222 7B68     		ldr	r3, [r7, #4]
 5356 0224 1B68     		ldr	r3, [r3]
 5357 0226 23F48062 		bic	r2, r3, #1024
 5358 022a 7B68     		ldr	r3, [r7, #4]
 5359 022c 1A60     		str	r2, [r3]
2494:Core/Src/stm32f103xx_CMSIS.c **** 
2495:Core/Src/stm32f103xx_CMSIS.c **** 					SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 5360              		.loc 1 2495 6
 5361 022e 7B68     		ldr	r3, [r7, #4]
 5362 0230 1B68     		ldr	r3, [r3]
 5363 0232 43F40072 		orr	r2, r3, #512
 5364 0236 7B68     		ldr	r3, [r7, #4]
 5365 0238 1A60     		str	r2, [r3]
2496:Core/Src/stm32f103xx_CMSIS.c **** 					while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) ; //,  
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 166


 5366              		.loc 1 2496 12
 5367 023a 00BF     		nop
 5368              	.L282:
 5369              		.loc 1 2496 13 discriminator 1
 5370 023c 7B68     		ldr	r3, [r7, #4]
 5371 023e 5B69     		ldr	r3, [r3, #20]
 5372 0240 03F04003 		and	r3, r3, #64
 5373              		.loc 1 2496 46 discriminator 1
 5374 0244 002B     		cmp	r3, #0
 5375 0246 F9D0     		beq	.L282
2497:Core/Src/stm32f103xx_CMSIS.c **** 					*(data + i) = I2C->DR; // 
 5376              		.loc 1 2497 23
 5377 0248 7B68     		ldr	r3, [r7, #4]
 5378 024a 1969     		ldr	r1, [r3, #16]
 5379              		.loc 1 2497 13
 5380 024c BB89     		ldrh	r3, [r7, #12]
 5381 024e BA69     		ldr	r2, [r7, #24]
 5382 0250 1344     		add	r3, r3, r2
 5383              		.loc 1 2497 18
 5384 0252 CAB2     		uxtb	r2, r1
 5385 0254 1A70     		strb	r2, [r3]
 5386              	.L281:
2487:Core/Src/stm32f103xx_CMSIS.c **** 				if (i < Size_data - 1) {
 5387              		.loc 1 2487 41 discriminator 2
 5388 0256 BB89     		ldrh	r3, [r7, #12]
 5389 0258 0133     		adds	r3, r3, #1
 5390 025a BB81     		strh	r3, [r7, #12]	@ movhi
 5391              	.L278:
2487:Core/Src/stm32f103xx_CMSIS.c **** 				if (i < Size_data - 1) {
 5392              		.loc 1 2487 27 discriminator 1
 5393 025c BA89     		ldrh	r2, [r7, #12]
 5394 025e BB8B     		ldrh	r3, [r7, #28]
 5395 0260 9A42     		cmp	r2, r3
 5396 0262 C4D3     		bcc	.L283
 5397              	.LBE8:
2498:Core/Src/stm32f103xx_CMSIS.c **** 				}
2499:Core/Src/stm32f103xx_CMSIS.c **** 			} return true;
 5398              		.loc 1 2499 13
 5399 0264 0123     		movs	r3, #1
 5400 0266 1EE0     		b	.L261
 5401              	.L285:
 5402              		.align	2
 5403              	.L284:
 5404 0268 000C0140 		.word	1073810432
 5405 026c 00000000 		.word	Timeout_counter_ms
 5406              	.L277:
2500:Core/Src/stm32f103xx_CMSIS.c **** 
2501:Core/Src/stm32f103xx_CMSIS.c **** 		} else {
2502:Core/Src/stm32f103xx_CMSIS.c **** 			//   ,  1  I2C_SR1_AF 
2503:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 5407              		.loc 1 2503 4
 5408 0270 7B68     		ldr	r3, [r7, #4]
 5409 0272 1B68     		ldr	r3, [r3]
 5410 0274 43F40072 		orr	r2, r3, #512
 5411 0278 7B68     		ldr	r3, [r7, #4]
 5412 027a 1A60     		str	r2, [r3]
2504:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 167


 5413              		.loc 1 2504 4
 5414 027c 7B68     		ldr	r3, [r7, #4]
 5415 027e 5B69     		ldr	r3, [r3, #20]
 5416 0280 23F48062 		bic	r2, r3, #1024
 5417 0284 7B68     		ldr	r3, [r7, #4]
 5418 0286 5A61     		str	r2, [r3, #20]
2505:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 5419              		.loc 1 2505 11
 5420 0288 0023     		movs	r3, #0
 5421 028a 0CE0     		b	.L261
 5422              	.L267:
2506:Core/Src/stm32f103xx_CMSIS.c **** 		}
2507:Core/Src/stm32f103xx_CMSIS.c **** 
2508:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2509:Core/Src/stm32f103xx_CMSIS.c **** 		//   ,  1  I2C_SR1_AF 
2510:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 5423              		.loc 1 2510 3
 5424 028c 7B68     		ldr	r3, [r7, #4]
 5425 028e 1B68     		ldr	r3, [r3]
 5426 0290 43F40072 		orr	r2, r3, #512
 5427 0294 7B68     		ldr	r3, [r7, #4]
 5428 0296 1A60     		str	r2, [r3]
2511:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 5429              		.loc 1 2511 3
 5430 0298 7B68     		ldr	r3, [r7, #4]
 5431 029a 5B69     		ldr	r3, [r3, #20]
 5432 029c 23F48062 		bic	r2, r3, #1024
 5433 02a0 7B68     		ldr	r3, [r7, #4]
 5434 02a2 5A61     		str	r2, [r3, #20]
2512:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 5435              		.loc 1 2512 10
 5436 02a4 0023     		movs	r3, #0
 5437              	.L261:
2513:Core/Src/stm32f103xx_CMSIS.c **** 	}
2514:Core/Src/stm32f103xx_CMSIS.c **** }
 5438              		.loc 1 2514 1
 5439 02a6 1846     		mov	r0, r3
 5440 02a8 1037     		adds	r7, r7, #16
 5441              		.cfi_def_cfa_offset 8
 5442 02aa BD46     		mov	sp, r7
 5443              		.cfi_def_cfa_register 13
 5444              		@ sp needed
 5445 02ac 80BD     		pop	{r7, pc}
 5446              		.cfi_endproc
 5447              	.LFE108:
 5449 02ae 00BF     		.section	.text.CMSIS_SPI1_init,"ax",%progbits
 5450              		.align	1
 5451              		.global	CMSIS_SPI1_init
 5452              		.syntax unified
 5453              		.thumb
 5454              		.thumb_func
 5456              	CMSIS_SPI1_init:
 5457              	.LFB109:
2515:Core/Src/stm32f103xx_CMSIS.c **** 
2516:Core/Src/stm32f103xx_CMSIS.c **** 
2517:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  SPI ========================================
2518:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 168


2519:Core/Src/stm32f103xx_CMSIS.c **** /**
2520:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
2521:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Serial peripheral interface (SPI)
2522:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .25 Serial peripheral interface (SPI) (. 699)
2523:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
2524:Core/Src/stm32f103xx_CMSIS.c **** */
2525:Core/Src/stm32f103xx_CMSIS.c **** 
2526:Core/Src/stm32f103xx_CMSIS.c **** /* */
2527:Core/Src/stm32f103xx_CMSIS.c **** /*
2528:Core/Src/stm32f103xx_CMSIS.c ****  *  , , 
2529:Core/Src/stm32f103xx_CMSIS.c ****  *    ,  , 
2530:Core/Src/stm32f103xx_CMSIS.c ****  *   SCK    
2531:Core/Src/stm32f103xx_CMSIS.c ****  *     .
2532:Core/Src/stm32f103xx_CMSIS.c ****  */
2533:Core/Src/stm32f103xx_CMSIS.c **** 
2534:Core/Src/stm32f103xx_CMSIS.c ****  /*:*/
2535:Core/Src/stm32f103xx_CMSIS.c ****  /*
2536:Core/Src/stm32f103xx_CMSIS.c ****   * -        
2537:Core/Src/stm32f103xx_CMSIS.c ****   * -        
2538:Core/Src/stm32f103xx_CMSIS.c ****   * -   8  16   
2539:Core/Src/stm32f103xx_CMSIS.c ****   * -    Master  Slave
2540:Core/Src/stm32f103xx_CMSIS.c ****   * -     Multimaster
2541:Core/Src/stm32f103xx_CMSIS.c ****   * - 8     
2542:Core/Src/stm32f103xx_CMSIS.c ****   * -    (fPCLK/2 max)
2543:Core/Src/stm32f103xx_CMSIS.c ****   * -   ,   ,    
2544:Core/Src/stm32f103xx_CMSIS.c ****   * -  NSS     
2545:Core/Src/stm32f103xx_CMSIS.c ****   *      :    
2546:Core/Src/stm32f103xx_CMSIS.c ****   * -     (Polarity and phase)
2547:Core/Src/stm32f103xx_CMSIS.c ****   * -       
2548:Core/Src/stm32f103xx_CMSIS.c ****   * -       
2549:Core/Src/stm32f103xx_CMSIS.c ****   * -     SPI
2550:Core/Src/stm32f103xx_CMSIS.c ****   * -  CRC:
2551:Core/Src/stm32f103xx_CMSIS.c ****   *   -  CRC   ,   
2552:Core/Src/stm32f103xx_CMSIS.c ****   *   -    CRC   
2553:Core/Src/stm32f103xx_CMSIS.c ****   * -  ,    CRC  
2554:Core/Src/stm32f103xx_CMSIS.c ****   * - 1        DM
2555:Core/Src/stm32f103xx_CMSIS.c ****  */
2556:Core/Src/stm32f103xx_CMSIS.c **** 
2557:Core/Src/stm32f103xx_CMSIS.c ****  /*SPI interrupts (. .. 25.3.11 .722)*/
2558:Core/Src/stm32f103xx_CMSIS.c ****  /*---------------------SPI interrupt requests-------------------------*/
2559:Core/Src/stm32f103xx_CMSIS.c ****  /*______________________________________________________________________________
2560:Core/Src/stm32f103xx_CMSIS.c ****    |______Interrupt event________|_______Event flag______|___Enable Control bit__|
2561:Core/Src/stm32f103xx_CMSIS.c ****    |Transmit buffer empty flag   |          TXE          |          TXEIE        |
2562:Core/Src/stm32f103xx_CMSIS.c ****    |Receive buffer not empty flag|          RXNE         |__________RXNEIE_______|
2563:Core/Src/stm32f103xx_CMSIS.c ****    |Master Mode fault event      |          MODF         |                       |
2564:Core/Src/stm32f103xx_CMSIS.c ****    |Overrun error                |          OVR          |          ERRIE        |
2565:Core/Src/stm32f103xx_CMSIS.c ****    |CRC error flag_______________|__________CRCERR_______|_______________________|
2566:Core/Src/stm32f103xx_CMSIS.c **** 
2567:Core/Src/stm32f103xx_CMSIS.c ****    */
2568:Core/Src/stm32f103xx_CMSIS.c **** 
2569:Core/Src/stm32f103xx_CMSIS.c ****    /*----SPI and I2S registers( .. 25.5   742)-------*/
2570:Core/Src/stm32f103xx_CMSIS.c **** 
2571:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_SPI1_init(void) {
 5458              		.loc 1 2571 28
 5459              		.cfi_startproc
 5460              		@ args = 0, pretend = 0, frame = 0
 5461              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 169


 5462              		@ link register save eliminated.
 5463 0000 80B4     		push	{r7}
 5464              		.cfi_def_cfa_offset 4
 5465              		.cfi_offset 7, -4
 5466 0002 00AF     		add	r7, sp, #0
 5467              		.cfi_def_cfa_register 7
2572:Core/Src/stm32f103xx_CMSIS.c **** 	/* GPIO*/
2573:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 5468              		.loc 1 2573 2
 5469 0004 5F4B     		ldr	r3, .L287
 5470 0006 9B69     		ldr	r3, [r3, #24]
 5471 0008 5E4A     		ldr	r2, .L287
 5472 000a 43F00103 		orr	r3, r3, #1
 5473 000e 9361     		str	r3, [r2, #24]
2574:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); //  SPI1
 5474              		.loc 1 2574 2
 5475 0010 5C4B     		ldr	r3, .L287
 5476 0012 9B69     		ldr	r3, [r3, #24]
 5477 0014 5B4A     		ldr	r2, .L287
 5478 0016 43F48053 		orr	r3, r3, #4096
 5479 001a 9361     		str	r3, [r2, #24]
2575:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //  
 5480              		.loc 1 2575 2
 5481 001c 594B     		ldr	r3, .L287
 5482 001e 9B69     		ldr	r3, [r3, #24]
 5483 0020 584A     		ldr	r2, .L287
 5484 0022 43F00403 		orr	r3, r3, #4
 5485 0026 9361     		str	r3, [r2, #24]
2576:Core/Src/stm32f103xx_CMSIS.c **** 	/* :*/
2577:Core/Src/stm32f103xx_CMSIS.c **** 	//PA4 - NSS
2578:Core/Src/stm32f103xx_CMSIS.c **** 	//PA5 - SCK
2579:Core/Src/stm32f103xx_CMSIS.c **** 	//PA6 - MISO
2580:Core/Src/stm32f103xx_CMSIS.c **** 	//PA7 - MOSI
2581:Core/Src/stm32f103xx_CMSIS.c **** 	//   SPI   Master
2582:Core/Src/stm32f103xx_CMSIS.c **** 	/*
2583:Core/Src/stm32f103xx_CMSIS.c **** 	 * SPIx_SCK  Master - Alternate function push-pull
2584:Core/Src/stm32f103xx_CMSIS.c **** 	 * SPIx_MOSI:
2585:Core/Src/stm32f103xx_CMSIS.c **** 	 *             Full duplex / master - Alternate function push-pull
2586:Core/Src/stm32f103xx_CMSIS.c **** 	 *             Simplex bidirectional data wire / master - Alternate function push-pull
2587:Core/Src/stm32f103xx_CMSIS.c **** 	 * SPIx_MISO:
2588:Core/Src/stm32f103xx_CMSIS.c **** 	 *             Full duplex / master - Input floating / Input pull-up
2589:Core/Src/stm32f103xx_CMSIS.c **** 	 *
2590:Core/Src/stm32f103xx_CMSIS.c **** 	 * SPIx_NSS:
2591:Core/Src/stm32f103xx_CMSIS.c **** 	 *             Hardware master /slave - Input floating/ Input pull-up / Input pull-down
2592:Core/Src/stm32f103xx_CMSIS.c **** 	 *             Hardware master/ NSS output enabled - Alternate function push-pull
2593:Core/Src/stm32f103xx_CMSIS.c **** 	 *             Software - Not used. Can be used as a GPIO
2594:Core/Src/stm32f103xx_CMSIS.c **** 	 */
2595:Core/Src/stm32f103xx_CMSIS.c **** 	 //      SPI, 
2596:Core/Src/stm32f103xx_CMSIS.c **** 
2597:Core/Src/stm32f103xx_CMSIS.c **** 	 /*SPI control register 1 (SPI_CR1) (not used in I2S mode)(. .. 25.5.1  742)*/
2598:Core/Src/stm32f103xx_CMSIS.c **** 	/*
2599:Core/Src/stm32f103xx_CMSIS.c **** 	 * Bits 5:3 BR[2:0]: Baud rate control
2600:Core/Src/stm32f103xx_CMSIS.c **** 	 * 000: fPCLK/2
2601:Core/Src/stm32f103xx_CMSIS.c **** 	 * 001: fPCLK/4
2602:Core/Src/stm32f103xx_CMSIS.c **** 	 * 010: fPCLK/8
2603:Core/Src/stm32f103xx_CMSIS.c **** 	 * 011: fPCLK/16
2604:Core/Src/stm32f103xx_CMSIS.c **** 	 * 100: fPCLK/32
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 170


2605:Core/Src/stm32f103xx_CMSIS.c **** 	 * 101: fPCLK/64
2606:Core/Src/stm32f103xx_CMSIS.c **** 	 * 110: fPCLK/128
2607:Core/Src/stm32f103xx_CMSIS.c **** 	 * 111: fPCLK/256
2608:Core/Src/stm32f103xx_CMSIS.c **** 	 * */
2609:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(SPI1->CR1, SPI_CR1_BR, 0b011 << SPI_CR1_BR_Pos); //fPCLK/4. 72000000/32 = 2.22 MBits/s
 5486              		.loc 1 2609 2
 5487 0028 574B     		ldr	r3, .L287+4
 5488 002a 1B68     		ldr	r3, [r3]
 5489 002c 23F03803 		bic	r3, r3, #56
 5490 0030 554A     		ldr	r2, .L287+4
 5491 0032 43F01803 		orr	r3, r3, #24
 5492 0036 1360     		str	r3, [r2]
2610:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SPI1->CR1, SPI_CR1_CPOL); //
 5493              		.loc 1 2610 2
 5494 0038 534B     		ldr	r3, .L287+4
 5495 003a 1B68     		ldr	r3, [r3]
 5496 003c 524A     		ldr	r2, .L287+4
 5497 003e 43F00203 		orr	r3, r3, #2
 5498 0042 1360     		str	r3, [r2]
2611:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SPI1->CR1, SPI_CR1_CPHA); //
 5499              		.loc 1 2611 2
 5500 0044 504B     		ldr	r3, .L287+4
 5501 0046 1B68     		ldr	r3, [r3]
 5502 0048 4F4A     		ldr	r2, .L287+4
 5503 004a 43F00103 		orr	r3, r3, #1
 5504 004e 1360     		str	r3, [r2]
2612:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR1, SPI_CR1_DFF); //0: 8-bit data frame format is selected for transmission/recep
 5505              		.loc 1 2612 2
 5506 0050 4D4B     		ldr	r3, .L287+4
 5507 0052 1B68     		ldr	r3, [r3]
 5508 0054 4C4A     		ldr	r2, .L287+4
 5509 0056 23F40063 		bic	r3, r3, #2048
 5510 005a 1360     		str	r3, [r2]
2613:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR1, SPI_CR1_LSBFIRST); //0: MSB transmitted first
 5511              		.loc 1 2613 2
 5512 005c 4A4B     		ldr	r3, .L287+4
 5513 005e 1B68     		ldr	r3, [r3]
 5514 0060 494A     		ldr	r2, .L287+4
 5515 0062 23F08003 		bic	r3, r3, #128
 5516 0066 1360     		str	r3, [r2]
2614:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SPI1->CR1, SPI_CR1_SSM); //1: Software slave management enabled
 5517              		.loc 1 2614 2
 5518 0068 474B     		ldr	r3, .L287+4
 5519 006a 1B68     		ldr	r3, [r3]
 5520 006c 464A     		ldr	r2, .L287+4
 5521 006e 43F40073 		orr	r3, r3, #512
 5522 0072 1360     		str	r3, [r2]
2615:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SPI1->CR1, SPI_CR1_SSI); //1: Software slave management enabled
 5523              		.loc 1 2615 2
 5524 0074 444B     		ldr	r3, .L287+4
 5525 0076 1B68     		ldr	r3, [r3]
 5526 0078 434A     		ldr	r2, .L287+4
 5527 007a 43F48073 		orr	r3, r3, #256
 5528 007e 1360     		str	r3, [r2]
2616:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SPI1->CR1, SPI_CR1_MSTR); //1: Master configuration
 5529              		.loc 1 2616 2
 5530 0080 414B     		ldr	r3, .L287+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 171


 5531 0082 1B68     		ldr	r3, [r3]
 5532 0084 404A     		ldr	r2, .L287+4
 5533 0086 43F00403 		orr	r3, r3, #4
 5534 008a 1360     		str	r3, [r2]
2617:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR1, SPI_CR1_BIDIMODE); //0: 2-line unidirectional data mode selected
 5535              		.loc 1 2617 2
 5536 008c 3E4B     		ldr	r3, .L287+4
 5537 008e 1B68     		ldr	r3, [r3]
 5538 0090 3D4A     		ldr	r2, .L287+4
 5539 0092 23F40043 		bic	r3, r3, #32768
 5540 0096 1360     		str	r3, [r2]
2618:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR1, SPI_CR1_RXONLY); //0: Full duplex (Transmit and receive)
 5541              		.loc 1 2618 2
 5542 0098 3B4B     		ldr	r3, .L287+4
 5543 009a 1B68     		ldr	r3, [r3]
 5544 009c 3A4A     		ldr	r2, .L287+4
 5545 009e 23F48063 		bic	r3, r3, #1024
 5546 00a2 1360     		str	r3, [r2]
2619:Core/Src/stm32f103xx_CMSIS.c **** 
2620:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SPI1->CR1, SPI_CR1_SPE); // SPI
 5547              		.loc 1 2620 2
 5548 00a4 384B     		ldr	r3, .L287+4
 5549 00a6 1B68     		ldr	r3, [r3]
 5550 00a8 374A     		ldr	r2, .L287+4
 5551 00aa 43F04003 		orr	r3, r3, #64
 5552 00ae 1360     		str	r3, [r2]
2621:Core/Src/stm32f103xx_CMSIS.c ****     
2622:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR1, SPI_CR1_CRCEN); //0: CRC calculation disabled
 5553              		.loc 1 2622 2
 5554 00b0 354B     		ldr	r3, .L287+4
 5555 00b2 1B68     		ldr	r3, [r3]
 5556 00b4 344A     		ldr	r2, .L287+4
 5557 00b6 23F40053 		bic	r3, r3, #8192
 5558 00ba 1360     		str	r3, [r2]
2623:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR1, SPI_CR1_CRCNEXT); // 0: Data phase (no CRC phase) 
 5559              		.loc 1 2623 2
 5560 00bc 324B     		ldr	r3, .L287+4
 5561 00be 1B68     		ldr	r3, [r3]
 5562 00c0 314A     		ldr	r2, .L287+4
 5563 00c2 23F48053 		bic	r3, r3, #4096
 5564 00c6 1360     		str	r3, [r2]
2624:Core/Src/stm32f103xx_CMSIS.c ****  
2625:Core/Src/stm32f103xx_CMSIS.c **** 
2626:Core/Src/stm32f103xx_CMSIS.c **** 
2627:Core/Src/stm32f103xx_CMSIS.c **** 	/*SPI control register 2 (SPI_CR2) (. .. 25.5.2  744)*/
2628:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR2, SPI_CR2_RXDMAEN); //0: Rx buffer DMA disabled
 5565              		.loc 1 2628 2
 5566 00c8 2F4B     		ldr	r3, .L287+4
 5567 00ca 5B68     		ldr	r3, [r3, #4]
 5568 00cc 2E4A     		ldr	r2, .L287+4
 5569 00ce 23F00103 		bic	r3, r3, #1
 5570 00d2 5360     		str	r3, [r2, #4]
2629:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR2, SPI_CR2_TXDMAEN); //0: Tx buffer DMA disabled
 5571              		.loc 1 2629 2
 5572 00d4 2C4B     		ldr	r3, .L287+4
 5573 00d6 5B68     		ldr	r3, [r3, #4]
 5574 00d8 2B4A     		ldr	r2, .L287+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 172


 5575 00da 23F00203 		bic	r3, r3, #2
 5576 00de 5360     		str	r3, [r2, #4]
2630:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR2, SPI_CR2_SSOE); //0: SS output is disabled in master mode and the cell can wor
 5577              		.loc 1 2630 2
 5578 00e0 294B     		ldr	r3, .L287+4
 5579 00e2 5B68     		ldr	r3, [r3, #4]
 5580 00e4 284A     		ldr	r2, .L287+4
 5581 00e6 23F00403 		bic	r3, r3, #4
 5582 00ea 5360     		str	r3, [r2, #4]
2631:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR2, SPI_CR2_ERRIE); //0: Error interrupt is masked
 5583              		.loc 1 2631 2
 5584 00ec 264B     		ldr	r3, .L287+4
 5585 00ee 5B68     		ldr	r3, [r3, #4]
 5586 00f0 254A     		ldr	r2, .L287+4
 5587 00f2 23F02003 		bic	r3, r3, #32
 5588 00f6 5360     		str	r3, [r2, #4]
2632:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR2, SPI_CR2_RXNEIE); //0: RXNE interrupt masked 
 5589              		.loc 1 2632 2
 5590 00f8 234B     		ldr	r3, .L287+4
 5591 00fa 5B68     		ldr	r3, [r3, #4]
 5592 00fc 224A     		ldr	r2, .L287+4
 5593 00fe 23F04003 		bic	r3, r3, #64
 5594 0102 5360     		str	r3, [r2, #4]
2633:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR2, SPI_CR2_TXEIE); //0: TXE interrupt masked 
 5595              		.loc 1 2633 2
 5596 0104 204B     		ldr	r3, .L287+4
 5597 0106 5B68     		ldr	r3, [r3, #4]
 5598 0108 1F4A     		ldr	r2, .L287+4
 5599 010a 23F08003 		bic	r3, r3, #128
 5600 010e 5360     		str	r3, [r2, #4]
2634:Core/Src/stm32f103xx_CMSIS.c **** 
2635:Core/Src/stm32f103xx_CMSIS.c **** 	/*SPI_I2S configuration register (SPI_I2SCFGR) (. .. 25.5.8  748)*/
2636:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->I2SCFGR, SPI_I2SCFGR_I2SMOD); //..  F103C6T6  I2S,  
 5601              		.loc 1 2636 2
 5602 0110 1D4B     		ldr	r3, .L287+4
 5603 0112 DB69     		ldr	r3, [r3, #28]
 5604 0114 1C4A     		ldr	r2, .L287+4
 5605 0116 23F40063 		bic	r3, r3, #2048
 5606 011a D361     		str	r3, [r2, #28]
2637:Core/Src/stm32f103xx_CMSIS.c **** 
2638:Core/Src/stm32f103xx_CMSIS.c **** 
2639:Core/Src/stm32f103xx_CMSIS.c **** 	//SCK - PA5:
2640:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE5, 0b11 << GPIO_CRL_MODE5_Pos); //Maximum output speed 50 MHz
 5607              		.loc 1 2640 2
 5608 011c 1B4B     		ldr	r3, .L287+8
 5609 011e 1B68     		ldr	r3, [r3]
 5610 0120 1A4A     		ldr	r2, .L287+8
 5611 0122 43F44013 		orr	r3, r3, #3145728
 5612 0126 1360     		str	r3, [r2]
2641:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF5, 0b10 << GPIO_CRL_CNF5_Pos); //Alternate Function output Push
 5613              		.loc 1 2641 2
 5614 0128 184B     		ldr	r3, .L287+8
 5615 012a 1B68     		ldr	r3, [r3]
 5616 012c 23F44003 		bic	r3, r3, #12582912
 5617 0130 164A     		ldr	r2, .L287+8
 5618 0132 43F40003 		orr	r3, r3, #8388608
 5619 0136 1360     		str	r3, [r2]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 173


2642:Core/Src/stm32f103xx_CMSIS.c **** 	//MISO - PA6:
2643:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE6, 0b00 << GPIO_CRL_MODE6_Pos); //Reserved
 5620              		.loc 1 2643 2
 5621 0138 144B     		ldr	r3, .L287+8
 5622 013a 1B68     		ldr	r3, [r3]
 5623 013c 134A     		ldr	r2, .L287+8
 5624 013e 23F04073 		bic	r3, r3, #50331648
 5625 0142 1360     		str	r3, [r2]
2644:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF6, 0b1 << GPIO_CRL_CNF6_Pos); //Input pull-up
 5626              		.loc 1 2644 2
 5627 0144 114B     		ldr	r3, .L287+8
 5628 0146 1B68     		ldr	r3, [r3]
 5629 0148 23F04063 		bic	r3, r3, #201326592
 5630 014c 0F4A     		ldr	r2, .L287+8
 5631 014e 43F08063 		orr	r3, r3, #67108864
 5632 0152 1360     		str	r3, [r2]
2645:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(GPIOA->ODR, GPIO_ODR_ODR6); //Pull-Up
 5633              		.loc 1 2645 2
 5634 0154 0D4B     		ldr	r3, .L287+8
 5635 0156 DB68     		ldr	r3, [r3, #12]
 5636 0158 0C4A     		ldr	r2, .L287+8
 5637 015a 43F04003 		orr	r3, r3, #64
 5638 015e D360     		str	r3, [r2, #12]
2646:Core/Src/stm32f103xx_CMSIS.c **** 	//MOSI - PA7:
2647:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE7, 0b11 << GPIO_CRL_MODE7_Pos); //Maximum output speed 50 MHz
 5639              		.loc 1 2647 2
 5640 0160 0A4B     		ldr	r3, .L287+8
 5641 0162 1B68     		ldr	r3, [r3]
 5642 0164 094A     		ldr	r2, .L287+8
 5643 0166 43F04053 		orr	r3, r3, #805306368
 5644 016a 1360     		str	r3, [r2]
2648:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF7, 0b10 << GPIO_CRL_CNF7_Pos); //Alternate Function output Push
 5645              		.loc 1 2648 2
 5646 016c 074B     		ldr	r3, .L287+8
 5647 016e 1B68     		ldr	r3, [r3]
 5648 0170 23F04043 		bic	r3, r3, #-1073741824
 5649 0174 054A     		ldr	r2, .L287+8
 5650 0176 43F00043 		orr	r3, r3, #-2147483648
 5651 017a 1360     		str	r3, [r2]
2649:Core/Src/stm32f103xx_CMSIS.c **** }
 5652              		.loc 1 2649 1
 5653 017c 00BF     		nop
 5654 017e BD46     		mov	sp, r7
 5655              		.cfi_def_cfa_register 13
 5656              		@ sp needed
 5657 0180 80BC     		pop	{r7}
 5658              		.cfi_restore 7
 5659              		.cfi_def_cfa_offset 0
 5660 0182 7047     		bx	lr
 5661              	.L288:
 5662              		.align	2
 5663              	.L287:
 5664 0184 00100240 		.word	1073876992
 5665 0188 00300140 		.word	1073819648
 5666 018c 00080140 		.word	1073809408
 5667              		.cfi_endproc
 5668              	.LFE109:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 174


 5670              		.section	.text.CMSIS_SPI_Data_Transmit_8BIT,"ax",%progbits
 5671              		.align	1
 5672              		.global	CMSIS_SPI_Data_Transmit_8BIT
 5673              		.syntax unified
 5674              		.thumb
 5675              		.thumb_func
 5677              	CMSIS_SPI_Data_Transmit_8BIT:
 5678              	.LFB110:
2650:Core/Src/stm32f103xx_CMSIS.c **** 
2651:Core/Src/stm32f103xx_CMSIS.c **** /**
2652:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2653:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2654:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2655:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   .
2656:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2657:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2658:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2659:Core/Src/stm32f103xx_CMSIS.c ****  */
2660:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Transmit_8BIT(SPI_TypeDef* SPI, uint8_t* data, uint16_t Size_data, uint32_t Tim
 5679              		.loc 1 2660 109
 5680              		.cfi_startproc
 5681              		@ args = 0, pretend = 0, frame = 24
 5682              		@ frame_needed = 1, uses_anonymous_args = 0
 5683              		@ link register save eliminated.
 5684 0000 80B4     		push	{r7}
 5685              		.cfi_def_cfa_offset 4
 5686              		.cfi_offset 7, -4
 5687 0002 87B0     		sub	sp, sp, #28
 5688              		.cfi_def_cfa_offset 32
 5689 0004 00AF     		add	r7, sp, #0
 5690              		.cfi_def_cfa_register 7
 5691 0006 F860     		str	r0, [r7, #12]
 5692 0008 B960     		str	r1, [r7, #8]
 5693 000a 3B60     		str	r3, [r7]
 5694 000c 1346     		mov	r3, r2	@ movhi
 5695 000e FB80     		strh	r3, [r7, #6]	@ movhi
2661:Core/Src/stm32f103xx_CMSIS.c **** 	//(. Reference Manual . 712 Transmit-only procedure (BIDIMODE=0 RXONLY=0))
2662:Core/Src/stm32f103xx_CMSIS.c **** 	if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5696              		.loc 1 2662 7
 5697 0010 FB68     		ldr	r3, [r7, #12]
 5698 0012 9B68     		ldr	r3, [r3, #8]
 5699 0014 03F08003 		and	r3, r3, #128
 5700              		.loc 1 2662 5
 5701 0018 002B     		cmp	r3, #0
 5702 001a 47D1     		bne	.L290
2663:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2664:Core/Src/stm32f103xx_CMSIS.c **** 		SPI->DR = *(data); //     
 5703              		.loc 1 2664 13
 5704 001c BB68     		ldr	r3, [r7, #8]
 5705 001e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5706 0020 1A46     		mov	r2, r3
 5707              		.loc 1 2664 11
 5708 0022 FB68     		ldr	r3, [r7, #12]
 5709 0024 DA60     		str	r2, [r3, #12]
 5710              	.LBB9:
2665:Core/Src/stm32f103xx_CMSIS.c **** 		//(    TXE)
2666:Core/Src/stm32f103xx_CMSIS.c ****         
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 175


2667:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 1; i < Size_data; i++) {
 5711              		.loc 1 2667 17
 5712 0026 0123     		movs	r3, #1
 5713 0028 FB82     		strh	r3, [r7, #22]	@ movhi
 5714              		.loc 1 2667 3
 5715 002a 19E0     		b	.L291
 5716              	.L295:
2668:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 5717              		.loc 1 2668 23
 5718 002c 224A     		ldr	r2, .L300
 5719 002e 3B68     		ldr	r3, [r7]
 5720 0030 1360     		str	r3, [r2]
2669:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5721              		.loc 1 2669 10
 5722 0032 05E0     		b	.L292
 5723              	.L294:
2670:Core/Src/stm32f103xx_CMSIS.c **** 				//,      
2671:Core/Src/stm32f103xx_CMSIS.c **** 				if (!Timeout_counter_ms) {
 5724              		.loc 1 2671 9
 5725 0034 204B     		ldr	r3, .L300
 5726 0036 1B68     		ldr	r3, [r3]
 5727              		.loc 1 2671 8
 5728 0038 002B     		cmp	r3, #0
 5729 003a 01D1     		bne	.L292
2672:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 5730              		.loc 1 2672 13
 5731 003c 0023     		movs	r3, #0
 5732 003e 36E0     		b	.L293
 5733              	.L292:
2669:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5734              		.loc 1 2669 12
 5735 0040 FB68     		ldr	r3, [r7, #12]
 5736 0042 9B68     		ldr	r3, [r3, #8]
 5737 0044 03F00203 		and	r3, r3, #2
2669:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5738              		.loc 1 2669 11
 5739 0048 002B     		cmp	r3, #0
 5740 004a F3D0     		beq	.L294
2673:Core/Src/stm32f103xx_CMSIS.c **** 				}
2674:Core/Src/stm32f103xx_CMSIS.c **** 			}
2675:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = *(data + i); //   .
 5741              		.loc 1 2675 21 discriminator 2
 5742 004c FB8A     		ldrh	r3, [r7, #22]
 5743 004e BA68     		ldr	r2, [r7, #8]
 5744 0050 1344     		add	r3, r3, r2
 5745              		.loc 1 2675 14 discriminator 2
 5746 0052 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5747 0054 1A46     		mov	r2, r3
 5748              		.loc 1 2675 12 discriminator 2
 5749 0056 FB68     		ldr	r3, [r7, #12]
 5750 0058 DA60     		str	r2, [r3, #12]
2667:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 5751              		.loc 1 2667 40 discriminator 2
 5752 005a FB8A     		ldrh	r3, [r7, #22]
 5753 005c 0133     		adds	r3, r3, #1
 5754 005e FB82     		strh	r3, [r7, #22]	@ movhi
 5755              	.L291:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 176


2667:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 5756              		.loc 1 2667 26 discriminator 1
 5757 0060 FA8A     		ldrh	r2, [r7, #22]
 5758 0062 FB88     		ldrh	r3, [r7, #6]
 5759 0064 9A42     		cmp	r2, r3
 5760 0066 E1D3     		bcc	.L295
 5761              	.LBE9:
2676:Core/Src/stm32f103xx_CMSIS.c **** 		}
2677:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 5762              		.loc 1 2677 22
 5763 0068 134A     		ldr	r2, .L300
 5764 006a 3B68     		ldr	r3, [r7]
 5765 006c 1360     		str	r3, [r2]
2678:Core/Src/stm32f103xx_CMSIS.c **** 		while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5766              		.loc 1 2678 9
 5767 006e 05E0     		b	.L296
 5768              	.L297:
2679:Core/Src/stm32f103xx_CMSIS.c **** 			//       S
2680:Core/Src/stm32f103xx_CMSIS.c **** 			//,  TXE   1.
2681:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 5769              		.loc 1 2681 8
 5770 0070 114B     		ldr	r3, .L300
 5771 0072 1B68     		ldr	r3, [r3]
 5772              		.loc 1 2681 7
 5773 0074 002B     		cmp	r3, #0
 5774 0076 01D1     		bne	.L296
2682:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 5775              		.loc 1 2682 12
 5776 0078 0023     		movs	r3, #0
 5777 007a 18E0     		b	.L293
 5778              	.L296:
2678:Core/Src/stm32f103xx_CMSIS.c **** 		while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5779              		.loc 1 2678 11
 5780 007c FB68     		ldr	r3, [r7, #12]
 5781 007e 9B68     		ldr	r3, [r3, #8]
 5782 0080 03F00203 		and	r3, r3, #2
2678:Core/Src/stm32f103xx_CMSIS.c **** 		while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5783              		.loc 1 2678 10
 5784 0084 002B     		cmp	r3, #0
 5785 0086 F3D0     		beq	.L297
2683:Core/Src/stm32f103xx_CMSIS.c **** 			}
2684:Core/Src/stm32f103xx_CMSIS.c **** 		}
2685:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 5786              		.loc 1 2685 22
 5787 0088 0B4A     		ldr	r2, .L300
 5788 008a 3B68     		ldr	r3, [r7]
 5789 008c 1360     		str	r3, [r2]
2686:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5790              		.loc 1 2686 9
 5791 008e 05E0     		b	.L298
 5792              	.L299:
2687:Core/Src/stm32f103xx_CMSIS.c **** 			// ,  BSY   0.
2688:Core/Src/stm32f103xx_CMSIS.c **** 			//   ,     
2689:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 5793              		.loc 1 2689 8
 5794 0090 094B     		ldr	r3, .L300
 5795 0092 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 177


 5796              		.loc 1 2689 7
 5797 0094 002B     		cmp	r3, #0
 5798 0096 01D1     		bne	.L298
2690:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 5799              		.loc 1 2690 12
 5800 0098 0023     		movs	r3, #0
 5801 009a 08E0     		b	.L293
 5802              	.L298:
2686:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5803              		.loc 1 2686 10
 5804 009c FB68     		ldr	r3, [r7, #12]
 5805 009e 9B68     		ldr	r3, [r3, #8]
 5806 00a0 03F08003 		and	r3, r3, #128
 5807 00a4 002B     		cmp	r3, #0
 5808 00a6 F3D1     		bne	.L299
2691:Core/Src/stm32f103xx_CMSIS.c **** 			}
2692:Core/Src/stm32f103xx_CMSIS.c **** 		}
2693:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 5809              		.loc 1 2693 10
 5810 00a8 0123     		movs	r3, #1
 5811 00aa 00E0     		b	.L293
 5812              	.L290:
2694:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2695:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 5813              		.loc 1 2695 10
 5814 00ac 0023     		movs	r3, #0
 5815              	.L293:
2696:Core/Src/stm32f103xx_CMSIS.c **** 	}
2697:Core/Src/stm32f103xx_CMSIS.c **** 	//:
2698:Core/Src/stm32f103xx_CMSIS.c **** 	//       "transmit-o
2699:Core/Src/stm32f103xx_CMSIS.c **** }
 5816              		.loc 1 2699 1
 5817 00ae 1846     		mov	r0, r3
 5818 00b0 1C37     		adds	r7, r7, #28
 5819              		.cfi_def_cfa_offset 4
 5820 00b2 BD46     		mov	sp, r7
 5821              		.cfi_def_cfa_register 13
 5822              		@ sp needed
 5823 00b4 80BC     		pop	{r7}
 5824              		.cfi_restore 7
 5825              		.cfi_def_cfa_offset 0
 5826 00b6 7047     		bx	lr
 5827              	.L301:
 5828              		.align	2
 5829              	.L300:
 5830 00b8 00000000 		.word	Timeout_counter_ms
 5831              		.cfi_endproc
 5832              	.LFE110:
 5834              		.section	.text.CMSIS_SPI_Data_Transmit_16BIT,"ax",%progbits
 5835              		.align	1
 5836              		.global	CMSIS_SPI_Data_Transmit_16BIT
 5837              		.syntax unified
 5838              		.thumb
 5839              		.thumb_func
 5841              	CMSIS_SPI_Data_Transmit_16BIT:
 5842              	.LFB111:
2700:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 178


2701:Core/Src/stm32f103xx_CMSIS.c **** /**
2702:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2703:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2704:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2705:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   .
2706:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data -  16 -    . 
2707:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2708:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2709:Core/Src/stm32f103xx_CMSIS.c ****  */
2710:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Transmit_16BIT(SPI_TypeDef* SPI, uint16_t* data, uint16_t Size_data, uint32_t T
 5843              		.loc 1 2710 111
 5844              		.cfi_startproc
 5845              		@ args = 0, pretend = 0, frame = 24
 5846              		@ frame_needed = 1, uses_anonymous_args = 0
 5847              		@ link register save eliminated.
 5848 0000 80B4     		push	{r7}
 5849              		.cfi_def_cfa_offset 4
 5850              		.cfi_offset 7, -4
 5851 0002 87B0     		sub	sp, sp, #28
 5852              		.cfi_def_cfa_offset 32
 5853 0004 00AF     		add	r7, sp, #0
 5854              		.cfi_def_cfa_register 7
 5855 0006 F860     		str	r0, [r7, #12]
 5856 0008 B960     		str	r1, [r7, #8]
 5857 000a 3B60     		str	r3, [r7]
 5858 000c 1346     		mov	r3, r2	@ movhi
 5859 000e FB80     		strh	r3, [r7, #6]	@ movhi
2711:Core/Src/stm32f103xx_CMSIS.c **** 	//(. Reference Manual . 712 Transmit-only procedure (BIDIMODE=0 RXONLY=0))
2712:Core/Src/stm32f103xx_CMSIS.c **** 	if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5860              		.loc 1 2712 7
 5861 0010 FB68     		ldr	r3, [r7, #12]
 5862 0012 9B68     		ldr	r3, [r3, #8]
 5863 0014 03F08003 		and	r3, r3, #128
 5864              		.loc 1 2712 5
 5865 0018 002B     		cmp	r3, #0
 5866 001a 48D1     		bne	.L303
2713:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2714:Core/Src/stm32f103xx_CMSIS.c **** 		SPI->DR = *(data); //     
 5867              		.loc 1 2714 13
 5868 001c BB68     		ldr	r3, [r7, #8]
 5869 001e 1B88     		ldrh	r3, [r3]
 5870 0020 1A46     		mov	r2, r3
 5871              		.loc 1 2714 11
 5872 0022 FB68     		ldr	r3, [r7, #12]
 5873 0024 DA60     		str	r2, [r3, #12]
 5874              	.LBB10:
2715:Core/Src/stm32f103xx_CMSIS.c **** 		//(    TXE)
2716:Core/Src/stm32f103xx_CMSIS.c ****         
2717:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 1; i < Size_data; i++) {
 5875              		.loc 1 2717 17
 5876 0026 0123     		movs	r3, #1
 5877 0028 FB82     		strh	r3, [r7, #22]	@ movhi
 5878              		.loc 1 2717 3
 5879 002a 1AE0     		b	.L304
 5880              	.L308:
2718:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 5881              		.loc 1 2718 23
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 179


 5882 002c 234A     		ldr	r2, .L313
 5883 002e 3B68     		ldr	r3, [r7]
 5884 0030 1360     		str	r3, [r2]
2719:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5885              		.loc 1 2719 10
 5886 0032 05E0     		b	.L305
 5887              	.L307:
2720:Core/Src/stm32f103xx_CMSIS.c **** 				//,      
2721:Core/Src/stm32f103xx_CMSIS.c **** 				if (!Timeout_counter_ms) {
 5888              		.loc 1 2721 9
 5889 0034 214B     		ldr	r3, .L313
 5890 0036 1B68     		ldr	r3, [r3]
 5891              		.loc 1 2721 8
 5892 0038 002B     		cmp	r3, #0
 5893 003a 01D1     		bne	.L305
2722:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 5894              		.loc 1 2722 13
 5895 003c 0023     		movs	r3, #0
 5896 003e 37E0     		b	.L306
 5897              	.L305:
2719:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5898              		.loc 1 2719 12
 5899 0040 FB68     		ldr	r3, [r7, #12]
 5900 0042 9B68     		ldr	r3, [r3, #8]
 5901 0044 03F00203 		and	r3, r3, #2
2719:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5902              		.loc 1 2719 11
 5903 0048 002B     		cmp	r3, #0
 5904 004a F3D0     		beq	.L307
2723:Core/Src/stm32f103xx_CMSIS.c **** 				}
2724:Core/Src/stm32f103xx_CMSIS.c **** 			}
2725:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = *(data + i); //   .
 5905              		.loc 1 2725 21 discriminator 2
 5906 004c FB8A     		ldrh	r3, [r7, #22]
 5907 004e 5B00     		lsls	r3, r3, #1
 5908 0050 BA68     		ldr	r2, [r7, #8]
 5909 0052 1344     		add	r3, r3, r2
 5910              		.loc 1 2725 14 discriminator 2
 5911 0054 1B88     		ldrh	r3, [r3]
 5912 0056 1A46     		mov	r2, r3
 5913              		.loc 1 2725 12 discriminator 2
 5914 0058 FB68     		ldr	r3, [r7, #12]
 5915 005a DA60     		str	r2, [r3, #12]
2717:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 5916              		.loc 1 2717 40 discriminator 2
 5917 005c FB8A     		ldrh	r3, [r7, #22]
 5918 005e 0133     		adds	r3, r3, #1
 5919 0060 FB82     		strh	r3, [r7, #22]	@ movhi
 5920              	.L304:
2717:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 5921              		.loc 1 2717 26 discriminator 1
 5922 0062 FA8A     		ldrh	r2, [r7, #22]
 5923 0064 FB88     		ldrh	r3, [r7, #6]
 5924 0066 9A42     		cmp	r2, r3
 5925 0068 E0D3     		bcc	.L308
 5926              	.LBE10:
2726:Core/Src/stm32f103xx_CMSIS.c **** 		}
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 180


2727:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 5927              		.loc 1 2727 22
 5928 006a 144A     		ldr	r2, .L313
 5929 006c 3B68     		ldr	r3, [r7]
 5930 006e 1360     		str	r3, [r2]
2728:Core/Src/stm32f103xx_CMSIS.c **** 		while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5931              		.loc 1 2728 9
 5932 0070 05E0     		b	.L309
 5933              	.L310:
2729:Core/Src/stm32f103xx_CMSIS.c **** 			//       S
2730:Core/Src/stm32f103xx_CMSIS.c **** 			//,  TXE   1.
2731:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 5934              		.loc 1 2731 8
 5935 0072 124B     		ldr	r3, .L313
 5936 0074 1B68     		ldr	r3, [r3]
 5937              		.loc 1 2731 7
 5938 0076 002B     		cmp	r3, #0
 5939 0078 01D1     		bne	.L309
2732:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 5940              		.loc 1 2732 12
 5941 007a 0023     		movs	r3, #0
 5942 007c 18E0     		b	.L306
 5943              	.L309:
2728:Core/Src/stm32f103xx_CMSIS.c **** 		while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5944              		.loc 1 2728 11
 5945 007e FB68     		ldr	r3, [r7, #12]
 5946 0080 9B68     		ldr	r3, [r3, #8]
 5947 0082 03F00203 		and	r3, r3, #2
2728:Core/Src/stm32f103xx_CMSIS.c **** 		while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5948              		.loc 1 2728 10
 5949 0086 002B     		cmp	r3, #0
 5950 0088 F3D0     		beq	.L310
2733:Core/Src/stm32f103xx_CMSIS.c **** 			}
2734:Core/Src/stm32f103xx_CMSIS.c **** 		}
2735:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 5951              		.loc 1 2735 22
 5952 008a 0C4A     		ldr	r2, .L313
 5953 008c 3B68     		ldr	r3, [r7]
 5954 008e 1360     		str	r3, [r2]
2736:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5955              		.loc 1 2736 9
 5956 0090 05E0     		b	.L311
 5957              	.L312:
2737:Core/Src/stm32f103xx_CMSIS.c **** 			// ,  BSY   0.
2738:Core/Src/stm32f103xx_CMSIS.c **** 			//   ,     
2739:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 5958              		.loc 1 2739 8
 5959 0092 0A4B     		ldr	r3, .L313
 5960 0094 1B68     		ldr	r3, [r3]
 5961              		.loc 1 2739 7
 5962 0096 002B     		cmp	r3, #0
 5963 0098 01D1     		bne	.L311
2740:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 5964              		.loc 1 2740 12
 5965 009a 0023     		movs	r3, #0
 5966 009c 08E0     		b	.L306
 5967              	.L311:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 181


2736:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5968              		.loc 1 2736 10
 5969 009e FB68     		ldr	r3, [r7, #12]
 5970 00a0 9B68     		ldr	r3, [r3, #8]
 5971 00a2 03F08003 		and	r3, r3, #128
 5972 00a6 002B     		cmp	r3, #0
 5973 00a8 F3D1     		bne	.L312
2741:Core/Src/stm32f103xx_CMSIS.c **** 			}
2742:Core/Src/stm32f103xx_CMSIS.c **** 		}
2743:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 5974              		.loc 1 2743 10
 5975 00aa 0123     		movs	r3, #1
 5976 00ac 00E0     		b	.L306
 5977              	.L303:
2744:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2745:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 5978              		.loc 1 2745 10
 5979 00ae 0023     		movs	r3, #0
 5980              	.L306:
2746:Core/Src/stm32f103xx_CMSIS.c **** 	}
2747:Core/Src/stm32f103xx_CMSIS.c **** 	//:
2748:Core/Src/stm32f103xx_CMSIS.c **** 	//       "transmit-o
2749:Core/Src/stm32f103xx_CMSIS.c **** }
 5981              		.loc 1 2749 1
 5982 00b0 1846     		mov	r0, r3
 5983 00b2 1C37     		adds	r7, r7, #28
 5984              		.cfi_def_cfa_offset 4
 5985 00b4 BD46     		mov	sp, r7
 5986              		.cfi_def_cfa_register 13
 5987              		@ sp needed
 5988 00b6 80BC     		pop	{r7}
 5989              		.cfi_restore 7
 5990              		.cfi_def_cfa_offset 0
 5991 00b8 7047     		bx	lr
 5992              	.L314:
 5993 00ba 00BF     		.align	2
 5994              	.L313:
 5995 00bc 00000000 		.word	Timeout_counter_ms
 5996              		.cfi_endproc
 5997              	.LFE111:
 5999              		.section	.text.CMSIS_SPI_Data_Receive_8BIT,"ax",%progbits
 6000              		.align	1
 6001              		.global	CMSIS_SPI_Data_Receive_8BIT
 6002              		.syntax unified
 6003              		.thumb
 6004              		.thumb_func
 6006              	CMSIS_SPI_Data_Receive_8BIT:
 6007              	.LFB112:
2750:Core/Src/stm32f103xx_CMSIS.c **** 
2751:Core/Src/stm32f103xx_CMSIS.c **** /**
2752:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2753:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2754:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2755:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,     
2756:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2757:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2758:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 182


2759:Core/Src/stm32f103xx_CMSIS.c ****  */
2760:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Receive_8BIT(SPI_TypeDef* SPI, uint8_t* data, uint16_t Size_data, uint32_t Time
 6008              		.loc 1 2760 108
 6009              		.cfi_startproc
 6010              		@ args = 0, pretend = 0, frame = 24
 6011              		@ frame_needed = 1, uses_anonymous_args = 0
 6012              		@ link register save eliminated.
 6013 0000 80B4     		push	{r7}
 6014              		.cfi_def_cfa_offset 4
 6015              		.cfi_offset 7, -4
 6016 0002 87B0     		sub	sp, sp, #28
 6017              		.cfi_def_cfa_offset 32
 6018 0004 00AF     		add	r7, sp, #0
 6019              		.cfi_def_cfa_register 7
 6020 0006 F860     		str	r0, [r7, #12]
 6021 0008 B960     		str	r1, [r7, #8]
 6022 000a 3B60     		str	r3, [r7]
 6023 000c 1346     		mov	r3, r2	@ movhi
 6024 000e FB80     		strh	r3, [r7, #6]	@ movhi
2761:Core/Src/stm32f103xx_CMSIS.c **** 	if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6025              		.loc 1 2761 7
 6026 0010 FB68     		ldr	r3, [r7, #12]
 6027 0012 9B68     		ldr	r3, [r3, #8]
 6028 0014 03F08003 		and	r3, r3, #128
 6029              		.loc 1 2761 5
 6030 0018 002B     		cmp	r3, #0
 6031 001a 43D1     		bne	.L316
2762:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2763:Core/Src/stm32f103xx_CMSIS.c ****         
2764:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(SPI->SR, SPI_SR_OVR) || READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6032              		.loc 1 2764 7
 6033 001c FB68     		ldr	r3, [r7, #12]
 6034 001e 9B68     		ldr	r3, [r3, #8]
 6035 0020 03F04003 		and	r3, r3, #64
 6036              		.loc 1 2764 6
 6037 0024 002B     		cmp	r3, #0
 6038 0026 05D1     		bne	.L317
 6039              		.loc 1 2764 40 discriminator 1
 6040 0028 FB68     		ldr	r3, [r7, #12]
 6041 002a 9B68     		ldr	r3, [r3, #8]
 6042 002c 03F00103 		and	r3, r3, #1
 6043              		.loc 1 2764 37 discriminator 1
 6044 0030 002B     		cmp	r3, #0
 6045 0032 01D0     		beq	.L318
 6046              	.L317:
2765:Core/Src/stm32f103xx_CMSIS.c **** 			//..       , 
2766:Core/Src/stm32f103xx_CMSIS.c **** 			//    OVR  RXNE.    
2767:Core/Src/stm32f103xx_CMSIS.c **** 			//       DR.
2768:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR;
 6047              		.loc 1 2768 7
 6048 0034 FB68     		ldr	r3, [r7, #12]
 6049 0036 DB68     		ldr	r3, [r3, #12]
 6050              	.L318:
 6051              	.LBB11:
2769:Core/Src/stm32f103xx_CMSIS.c **** 		}
2770:Core/Src/stm32f103xx_CMSIS.c ****         
2771:Core/Src/stm32f103xx_CMSIS.c **** 		//  
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 183


2772:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_data; i++) {
 6052              		.loc 1 2772 17
 6053 0038 0023     		movs	r3, #0
 6054 003a FB82     		strh	r3, [r7, #22]	@ movhi
 6055              		.loc 1 2772 3
 6056 003c 1CE0     		b	.L319
 6057              	.L323:
2773:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = 0; // ,   8 
 6058              		.loc 1 2773 12
 6059 003e FB68     		ldr	r3, [r7, #12]
 6060 0040 0022     		movs	r2, #0
 6061 0042 DA60     		str	r2, [r3, #12]
2774:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 6062              		.loc 1 2774 23
 6063 0044 1A4A     		ldr	r2, .L326
 6064 0046 3B68     		ldr	r3, [r7]
 6065 0048 1360     		str	r3, [r2]
2775:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6066              		.loc 1 2775 10
 6067 004a 05E0     		b	.L320
 6068              	.L322:
2776:Core/Src/stm32f103xx_CMSIS.c **** 				//,      
2777:Core/Src/stm32f103xx_CMSIS.c **** 				if (!Timeout_counter_ms) {
 6069              		.loc 1 2777 9
 6070 004c 184B     		ldr	r3, .L326
 6071 004e 1B68     		ldr	r3, [r3]
 6072              		.loc 1 2777 8
 6073 0050 002B     		cmp	r3, #0
 6074 0052 01D1     		bne	.L320
2778:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 6075              		.loc 1 2778 13
 6076 0054 0023     		movs	r3, #0
 6077 0056 26E0     		b	.L321
 6078              	.L320:
2775:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6079              		.loc 1 2775 12
 6080 0058 FB68     		ldr	r3, [r7, #12]
 6081 005a 9B68     		ldr	r3, [r3, #8]
 6082 005c 03F00103 		and	r3, r3, #1
2775:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6083              		.loc 1 2775 11
 6084 0060 002B     		cmp	r3, #0
 6085 0062 F3D0     		beq	.L322
2779:Core/Src/stm32f103xx_CMSIS.c **** 				}
2780:Core/Src/stm32f103xx_CMSIS.c **** 			}
2781:Core/Src/stm32f103xx_CMSIS.c **** 			*(data + i) = SPI->DR; // 
 6086              		.loc 1 2781 21 discriminator 2
 6087 0064 FB68     		ldr	r3, [r7, #12]
 6088 0066 D968     		ldr	r1, [r3, #12]
 6089              		.loc 1 2781 11 discriminator 2
 6090 0068 FB8A     		ldrh	r3, [r7, #22]
 6091 006a BA68     		ldr	r2, [r7, #8]
 6092 006c 1344     		add	r3, r3, r2
 6093              		.loc 1 2781 16 discriminator 2
 6094 006e CAB2     		uxtb	r2, r1
 6095 0070 1A70     		strb	r2, [r3]
2772:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = 0; // ,   8 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 184


 6096              		.loc 1 2772 40 discriminator 2
 6097 0072 FB8A     		ldrh	r3, [r7, #22]
 6098 0074 0133     		adds	r3, r3, #1
 6099 0076 FB82     		strh	r3, [r7, #22]	@ movhi
 6100              	.L319:
2772:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = 0; // ,   8 
 6101              		.loc 1 2772 26 discriminator 1
 6102 0078 FA8A     		ldrh	r2, [r7, #22]
 6103 007a FB88     		ldrh	r3, [r7, #6]
 6104 007c 9A42     		cmp	r2, r3
 6105 007e DED3     		bcc	.L323
 6106              	.LBE11:
2782:Core/Src/stm32f103xx_CMSIS.c **** 		}
2783:Core/Src/stm32f103xx_CMSIS.c ****         
2784:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 6107              		.loc 1 2784 22
 6108 0080 0B4A     		ldr	r2, .L326
 6109 0082 3B68     		ldr	r3, [r7]
 6110 0084 1360     		str	r3, [r2]
2785:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6111              		.loc 1 2785 9
 6112 0086 05E0     		b	.L324
 6113              	.L325:
2786:Core/Src/stm32f103xx_CMSIS.c **** 			// ,  BSY   0.
2787:Core/Src/stm32f103xx_CMSIS.c **** 			//   ,     
2788:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 6114              		.loc 1 2788 8
 6115 0088 094B     		ldr	r3, .L326
 6116 008a 1B68     		ldr	r3, [r3]
 6117              		.loc 1 2788 7
 6118 008c 002B     		cmp	r3, #0
 6119 008e 01D1     		bne	.L324
2789:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 6120              		.loc 1 2789 12
 6121 0090 0023     		movs	r3, #0
 6122 0092 08E0     		b	.L321
 6123              	.L324:
2785:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6124              		.loc 1 2785 10
 6125 0094 FB68     		ldr	r3, [r7, #12]
 6126 0096 9B68     		ldr	r3, [r3, #8]
 6127 0098 03F08003 		and	r3, r3, #128
 6128 009c 002B     		cmp	r3, #0
 6129 009e F3D1     		bne	.L325
2790:Core/Src/stm32f103xx_CMSIS.c **** 			}
2791:Core/Src/stm32f103xx_CMSIS.c **** 		}
2792:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 6130              		.loc 1 2792 10
 6131 00a0 0123     		movs	r3, #1
 6132 00a2 00E0     		b	.L321
 6133              	.L316:
2793:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2794:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 6134              		.loc 1 2794 10
 6135 00a4 0023     		movs	r3, #0
 6136              	.L321:
2795:Core/Src/stm32f103xx_CMSIS.c **** 	}
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 185


2796:Core/Src/stm32f103xx_CMSIS.c **** }
 6137              		.loc 1 2796 1
 6138 00a6 1846     		mov	r0, r3
 6139 00a8 1C37     		adds	r7, r7, #28
 6140              		.cfi_def_cfa_offset 4
 6141 00aa BD46     		mov	sp, r7
 6142              		.cfi_def_cfa_register 13
 6143              		@ sp needed
 6144 00ac 80BC     		pop	{r7}
 6145              		.cfi_restore 7
 6146              		.cfi_def_cfa_offset 0
 6147 00ae 7047     		bx	lr
 6148              	.L327:
 6149              		.align	2
 6150              	.L326:
 6151 00b0 00000000 		.word	Timeout_counter_ms
 6152              		.cfi_endproc
 6153              	.LFE112:
 6155              		.section	.text.CMSIS_SPI_Data_Receive_16BIT,"ax",%progbits
 6156              		.align	1
 6157              		.global	CMSIS_SPI_Data_Receive_16BIT
 6158              		.syntax unified
 6159              		.thumb
 6160              		.thumb_func
 6162              	CMSIS_SPI_Data_Receive_16BIT:
 6163              	.LFB113:
2797:Core/Src/stm32f103xx_CMSIS.c **** 
2798:Core/Src/stm32f103xx_CMSIS.c **** /**
2799:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2800:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2801:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2802:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,     
2803:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,  16 -    
2804:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2805:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2806:Core/Src/stm32f103xx_CMSIS.c ****  */
2807:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Receive_16BIT(SPI_TypeDef* SPI, uint16_t* data, uint16_t Size_data, uint32_t Ti
 6164              		.loc 1 2807 110
 6165              		.cfi_startproc
 6166              		@ args = 0, pretend = 0, frame = 24
 6167              		@ frame_needed = 1, uses_anonymous_args = 0
 6168              		@ link register save eliminated.
 6169 0000 80B4     		push	{r7}
 6170              		.cfi_def_cfa_offset 4
 6171              		.cfi_offset 7, -4
 6172 0002 87B0     		sub	sp, sp, #28
 6173              		.cfi_def_cfa_offset 32
 6174 0004 00AF     		add	r7, sp, #0
 6175              		.cfi_def_cfa_register 7
 6176 0006 F860     		str	r0, [r7, #12]
 6177 0008 B960     		str	r1, [r7, #8]
 6178 000a 3B60     		str	r3, [r7]
 6179 000c 1346     		mov	r3, r2	@ movhi
 6180 000e FB80     		strh	r3, [r7, #6]	@ movhi
2808:Core/Src/stm32f103xx_CMSIS.c **** 	if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6181              		.loc 1 2808 7
 6182 0010 FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 186


 6183 0012 9B68     		ldr	r3, [r3, #8]
 6184 0014 03F08003 		and	r3, r3, #128
 6185              		.loc 1 2808 5
 6186 0018 002B     		cmp	r3, #0
 6187 001a 44D1     		bne	.L329
2809:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2810:Core/Src/stm32f103xx_CMSIS.c ****         
2811:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(SPI->SR, SPI_SR_OVR) || READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6188              		.loc 1 2811 7
 6189 001c FB68     		ldr	r3, [r7, #12]
 6190 001e 9B68     		ldr	r3, [r3, #8]
 6191 0020 03F04003 		and	r3, r3, #64
 6192              		.loc 1 2811 6
 6193 0024 002B     		cmp	r3, #0
 6194 0026 05D1     		bne	.L330
 6195              		.loc 1 2811 40 discriminator 1
 6196 0028 FB68     		ldr	r3, [r7, #12]
 6197 002a 9B68     		ldr	r3, [r3, #8]
 6198 002c 03F00103 		and	r3, r3, #1
 6199              		.loc 1 2811 37 discriminator 1
 6200 0030 002B     		cmp	r3, #0
 6201 0032 01D0     		beq	.L331
 6202              	.L330:
2812:Core/Src/stm32f103xx_CMSIS.c **** 			//..       , 
2813:Core/Src/stm32f103xx_CMSIS.c **** 			//    OVR  RXNE.    
2814:Core/Src/stm32f103xx_CMSIS.c **** 			//       DR.
2815:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR;
 6203              		.loc 1 2815 7
 6204 0034 FB68     		ldr	r3, [r7, #12]
 6205 0036 DB68     		ldr	r3, [r3, #12]
 6206              	.L331:
 6207              	.LBB12:
2816:Core/Src/stm32f103xx_CMSIS.c **** 		}
2817:Core/Src/stm32f103xx_CMSIS.c ****         
2818:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2819:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_data; i++) {
 6208              		.loc 1 2819 17
 6209 0038 0023     		movs	r3, #0
 6210 003a FB82     		strh	r3, [r7, #22]	@ movhi
 6211              		.loc 1 2819 3
 6212 003c 1DE0     		b	.L332
 6213              	.L336:
2820:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = 0; // ,   16 
 6214              		.loc 1 2820 12
 6215 003e FB68     		ldr	r3, [r7, #12]
 6216 0040 0022     		movs	r2, #0
 6217 0042 DA60     		str	r2, [r3, #12]
2821:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 6218              		.loc 1 2821 23
 6219 0044 1B4A     		ldr	r2, .L339
 6220 0046 3B68     		ldr	r3, [r7]
 6221 0048 1360     		str	r3, [r2]
2822:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6222              		.loc 1 2822 10
 6223 004a 05E0     		b	.L333
 6224              	.L335:
2823:Core/Src/stm32f103xx_CMSIS.c **** 				//,      
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 187


2824:Core/Src/stm32f103xx_CMSIS.c **** 				if (!Timeout_counter_ms) {
 6225              		.loc 1 2824 9
 6226 004c 194B     		ldr	r3, .L339
 6227 004e 1B68     		ldr	r3, [r3]
 6228              		.loc 1 2824 8
 6229 0050 002B     		cmp	r3, #0
 6230 0052 01D1     		bne	.L333
2825:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 6231              		.loc 1 2825 13
 6232 0054 0023     		movs	r3, #0
 6233 0056 27E0     		b	.L334
 6234              	.L333:
2822:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6235              		.loc 1 2822 12
 6236 0058 FB68     		ldr	r3, [r7, #12]
 6237 005a 9B68     		ldr	r3, [r3, #8]
 6238 005c 03F00103 		and	r3, r3, #1
2822:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6239              		.loc 1 2822 11
 6240 0060 002B     		cmp	r3, #0
 6241 0062 F3D0     		beq	.L335
2826:Core/Src/stm32f103xx_CMSIS.c **** 				}
2827:Core/Src/stm32f103xx_CMSIS.c **** 			}
2828:Core/Src/stm32f103xx_CMSIS.c **** 			*(data + i) = SPI->DR; // 
 6242              		.loc 1 2828 21 discriminator 2
 6243 0064 FB68     		ldr	r3, [r7, #12]
 6244 0066 D968     		ldr	r1, [r3, #12]
 6245              		.loc 1 2828 11 discriminator 2
 6246 0068 FB8A     		ldrh	r3, [r7, #22]
 6247 006a 5B00     		lsls	r3, r3, #1
 6248 006c BA68     		ldr	r2, [r7, #8]
 6249 006e 1344     		add	r3, r3, r2
 6250              		.loc 1 2828 16 discriminator 2
 6251 0070 8AB2     		uxth	r2, r1
 6252 0072 1A80     		strh	r2, [r3]	@ movhi
2819:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = 0; // ,   16 
 6253              		.loc 1 2819 40 discriminator 2
 6254 0074 FB8A     		ldrh	r3, [r7, #22]
 6255 0076 0133     		adds	r3, r3, #1
 6256 0078 FB82     		strh	r3, [r7, #22]	@ movhi
 6257              	.L332:
2819:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = 0; // ,   16 
 6258              		.loc 1 2819 26 discriminator 1
 6259 007a FA8A     		ldrh	r2, [r7, #22]
 6260 007c FB88     		ldrh	r3, [r7, #6]
 6261 007e 9A42     		cmp	r2, r3
 6262 0080 DDD3     		bcc	.L336
 6263              	.LBE12:
2829:Core/Src/stm32f103xx_CMSIS.c **** 		}
2830:Core/Src/stm32f103xx_CMSIS.c ****         
2831:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 6264              		.loc 1 2831 22
 6265 0082 0C4A     		ldr	r2, .L339
 6266 0084 3B68     		ldr	r3, [r7]
 6267 0086 1360     		str	r3, [r2]
2832:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6268              		.loc 1 2832 9
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 188


 6269 0088 05E0     		b	.L337
 6270              	.L338:
2833:Core/Src/stm32f103xx_CMSIS.c **** 			// ,  BSY   0.
2834:Core/Src/stm32f103xx_CMSIS.c **** 			//   ,     
2835:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 6271              		.loc 1 2835 8
 6272 008a 0A4B     		ldr	r3, .L339
 6273 008c 1B68     		ldr	r3, [r3]
 6274              		.loc 1 2835 7
 6275 008e 002B     		cmp	r3, #0
 6276 0090 01D1     		bne	.L337
2836:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 6277              		.loc 1 2836 12
 6278 0092 0023     		movs	r3, #0
 6279 0094 08E0     		b	.L334
 6280              	.L337:
2832:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6281              		.loc 1 2832 10
 6282 0096 FB68     		ldr	r3, [r7, #12]
 6283 0098 9B68     		ldr	r3, [r3, #8]
 6284 009a 03F08003 		and	r3, r3, #128
 6285 009e 002B     		cmp	r3, #0
 6286 00a0 F3D1     		bne	.L338
2837:Core/Src/stm32f103xx_CMSIS.c **** 			}
2838:Core/Src/stm32f103xx_CMSIS.c **** 		}
2839:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 6287              		.loc 1 2839 10
 6288 00a2 0123     		movs	r3, #1
 6289 00a4 00E0     		b	.L334
 6290              	.L329:
2840:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2841:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 6291              		.loc 1 2841 10
 6292 00a6 0023     		movs	r3, #0
 6293              	.L334:
2842:Core/Src/stm32f103xx_CMSIS.c **** 	}
2843:Core/Src/stm32f103xx_CMSIS.c **** }
 6294              		.loc 1 2843 1
 6295 00a8 1846     		mov	r0, r3
 6296 00aa 1C37     		adds	r7, r7, #28
 6297              		.cfi_def_cfa_offset 4
 6298 00ac BD46     		mov	sp, r7
 6299              		.cfi_def_cfa_register 13
 6300              		@ sp needed
 6301 00ae 80BC     		pop	{r7}
 6302              		.cfi_restore 7
 6303              		.cfi_def_cfa_offset 0
 6304 00b0 7047     		bx	lr
 6305              	.L340:
 6306 00b2 00BF     		.align	2
 6307              	.L339:
 6308 00b4 00000000 		.word	Timeout_counter_ms
 6309              		.cfi_endproc
 6310              	.LFE113:
 6312              		.section	.text.FLASH_Unlock,"ax",%progbits
 6313              		.align	1
 6314              		.global	FLASH_Unlock
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 189


 6315              		.syntax unified
 6316              		.thumb
 6317              		.thumb_func
 6319              	FLASH_Unlock:
 6320              	.LFB114:
2844:Core/Src/stm32f103xx_CMSIS.c **** 
2845:Core/Src/stm32f103xx_CMSIS.c **** /*=================================   FLASH =========================================
2846:Core/Src/stm32f103xx_CMSIS.c **** 
2847:Core/Src/stm32f103xx_CMSIS.c **** /*     FLASH*/
2848:Core/Src/stm32f103xx_CMSIS.c **** /*
2849:Core/Src/stm32f103xx_CMSIS.c **** typedef struct __attribute__((packed)) {
2850:Core/Src/stm32f103xx_CMSIS.c ****     uint8_t Data1;
2851:Core/Src/stm32f103xx_CMSIS.c ****     uint16_t Data2;
2852:Core/Src/stm32f103xx_CMSIS.c ****     uint32_t Data3;
2853:Core/Src/stm32f103xx_CMSIS.c ****     float Data4;
2854:Core/Src/stm32f103xx_CMSIS.c **** } Flash_struct;
2855:Core/Src/stm32f103xx_CMSIS.c **** 
2856:Core/Src/stm32f103xx_CMSIS.c **** Flash_struct Flash_data_STM;
2857:Core/Src/stm32f103xx_CMSIS.c **** Flash_struct Flash_data_STM1;*/
2858:Core/Src/stm32f103xx_CMSIS.c **** 
2859:Core/Src/stm32f103xx_CMSIS.c **** /*   FLASH*/
2860:Core/Src/stm32f103xx_CMSIS.c **** /*
2861:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data1 = 0x23;
2862:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data2 = 0x4567;
2863:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data3 = 0x89101112;
2864:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data4 = 3.14159f;
2865:Core/Src/stm32f103xx_CMSIS.c **** FLASH_Page_write(0x0800F000, (uint8_t*)&Flash_data_STM, sizeof(Flash_data_STM));
2866:Core/Src/stm32f103xx_CMSIS.c **** FLASH_Read_data(0x0800F000, (uint8_t*)&Flash_data_STM1, sizeof(Flash_data_STM1));
2867:Core/Src/stm32f103xx_CMSIS.c **** */
2868:Core/Src/stm32f103xx_CMSIS.c ****         
2869:Core/Src/stm32f103xx_CMSIS.c **** 
2870:Core/Src/stm32f103xx_CMSIS.c **** /**
2871:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2872:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  FLASH
2873:Core/Src/stm32f103xx_CMSIS.c ****  *    FLASH,   FLASH->KEYR  
2874:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2875:Core/Src/stm32f103xx_CMSIS.c ****  *  . .. 2.3.1 Key values(. 12)
2876:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2877:Core/Src/stm32f103xx_CMSIS.c ****  */
2878:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Unlock(void) {
 6321              		.loc 1 2878 25
 6322              		.cfi_startproc
 6323              		@ args = 0, pretend = 0, frame = 0
 6324              		@ frame_needed = 1, uses_anonymous_args = 0
 6325              		@ link register save eliminated.
 6326 0000 80B4     		push	{r7}
 6327              		.cfi_def_cfa_offset 4
 6328              		.cfi_offset 7, -4
 6329 0002 00AF     		add	r7, sp, #0
 6330              		.cfi_def_cfa_register 7
2879:Core/Src/stm32f103xx_CMSIS.c **** 	FLASH->KEYR = 0x45670123; //KEY1
 6331              		.loc 1 2879 7
 6332 0004 044B     		ldr	r3, .L342
 6333              		.loc 1 2879 14
 6334 0006 054A     		ldr	r2, .L342+4
 6335 0008 5A60     		str	r2, [r3, #4]
2880:Core/Src/stm32f103xx_CMSIS.c **** 	FLASH->KEYR = 0xCDEF89AB; //KEY2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 190


 6336              		.loc 1 2880 7
 6337 000a 034B     		ldr	r3, .L342
 6338              		.loc 1 2880 14
 6339 000c 044A     		ldr	r2, .L342+8
 6340 000e 5A60     		str	r2, [r3, #4]
2881:Core/Src/stm32f103xx_CMSIS.c **** }
 6341              		.loc 1 2881 1
 6342 0010 00BF     		nop
 6343 0012 BD46     		mov	sp, r7
 6344              		.cfi_def_cfa_register 13
 6345              		@ sp needed
 6346 0014 80BC     		pop	{r7}
 6347              		.cfi_restore 7
 6348              		.cfi_def_cfa_offset 0
 6349 0016 7047     		bx	lr
 6350              	.L343:
 6351              		.align	2
 6352              	.L342:
 6353 0018 00200240 		.word	1073881088
 6354 001c 23016745 		.word	1164378403
 6355 0020 AB89EFCD 		.word	-839939669
 6356              		.cfi_endproc
 6357              	.LFE114:
 6359              		.section	.text.FLASH_Lock,"ax",%progbits
 6360              		.align	1
 6361              		.global	FLASH_Lock
 6362              		.syntax unified
 6363              		.thumb
 6364              		.thumb_func
 6366              	FLASH_Lock:
 6367              	.LFB115:
2882:Core/Src/stm32f103xx_CMSIS.c **** 
2883:Core/Src/stm32f103xx_CMSIS.c **** /**
2884:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2885:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  FLASH
2886:Core/Src/stm32f103xx_CMSIS.c ****  *    FLASH,   FLASH->CR, FLASH_CR_LOCK 
2887:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2888:Core/Src/stm32f103xx_CMSIS.c ****  *  . . 3.5 Flash control register (FLASH_CR)(. 26)
2889:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2890:Core/Src/stm32f103xx_CMSIS.c ****  */
2891:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Lock(void) {
 6368              		.loc 1 2891 23
 6369              		.cfi_startproc
 6370              		@ args = 0, pretend = 0, frame = 0
 6371              		@ frame_needed = 1, uses_anonymous_args = 0
 6372              		@ link register save eliminated.
 6373 0000 80B4     		push	{r7}
 6374              		.cfi_def_cfa_offset 4
 6375              		.cfi_offset 7, -4
 6376 0002 00AF     		add	r7, sp, #0
 6377              		.cfi_def_cfa_register 7
2892:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 6378              		.loc 1 2892 2
 6379 0004 044B     		ldr	r3, .L345
 6380 0006 1B69     		ldr	r3, [r3, #16]
 6381 0008 034A     		ldr	r2, .L345
 6382 000a 43F08003 		orr	r3, r3, #128
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 191


 6383 000e 1361     		str	r3, [r2, #16]
2893:Core/Src/stm32f103xx_CMSIS.c **** }
 6384              		.loc 1 2893 1
 6385 0010 00BF     		nop
 6386 0012 BD46     		mov	sp, r7
 6387              		.cfi_def_cfa_register 13
 6388              		@ sp needed
 6389 0014 80BC     		pop	{r7}
 6390              		.cfi_restore 7
 6391              		.cfi_def_cfa_offset 0
 6392 0016 7047     		bx	lr
 6393              	.L346:
 6394              		.align	2
 6395              	.L345:
 6396 0018 00200240 		.word	1073881088
 6397              		.cfi_endproc
 6398              	.LFE115:
 6400              		.section	.text.FLASH_Page_erase,"ax",%progbits
 6401              		.align	1
 6402              		.global	FLASH_Page_erase
 6403              		.syntax unified
 6404              		.thumb
 6405              		.thumb_func
 6407              	FLASH_Page_erase:
 6408              	.LFB116:
2894:Core/Src/stm32f103xx_CMSIS.c **** 
2895:Core/Src/stm32f103xx_CMSIS.c **** /**
2896:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2897:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    FLASH
2898:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2899:Core/Src/stm32f103xx_CMSIS.c ****  *  . . 2.3.4 Flash memory erase(. 15)
2900:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress -   flash
2901:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2902:Core/Src/stm32f103xx_CMSIS.c ****  */
2903:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Page_erase(uint16_t Adress) {
 6409              		.loc 1 2903 40
 6410              		.cfi_startproc
 6411              		@ args = 0, pretend = 0, frame = 8
 6412              		@ frame_needed = 1, uses_anonymous_args = 0
 6413 0000 80B5     		push	{r7, lr}
 6414              		.cfi_def_cfa_offset 8
 6415              		.cfi_offset 7, -8
 6416              		.cfi_offset 14, -4
 6417 0002 82B0     		sub	sp, sp, #8
 6418              		.cfi_def_cfa_offset 16
 6419 0004 00AF     		add	r7, sp, #0
 6420              		.cfi_def_cfa_register 7
 6421 0006 0346     		mov	r3, r0
 6422 0008 FB80     		strh	r3, [r7, #6]	@ movhi
2904:Core/Src/stm32f103xx_CMSIS.c **** 	//  ,   
2905:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(FLASH->CR, FLASH_CR_LOCK)) {
 6423              		.loc 1 2905 6
 6424 000a 184B     		ldr	r3, .L351
 6425 000c 1B69     		ldr	r3, [r3, #16]
 6426 000e 03F08003 		and	r3, r3, #128
 6427              		.loc 1 2905 5
 6428 0012 002B     		cmp	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 192


 6429 0014 01D0     		beq	.L348
2906:Core/Src/stm32f103xx_CMSIS.c **** 		FLASH_Unlock();
 6430              		.loc 1 2906 3
 6431 0016 FFF7FEFF 		bl	FLASH_Unlock
 6432              	.L348:
2907:Core/Src/stm32f103xx_CMSIS.c **** 	}
2908:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(FLASH->CR, FLASH_CR_PER); //   
 6433              		.loc 1 2908 2
 6434 001a 144B     		ldr	r3, .L351
 6435 001c 1B69     		ldr	r3, [r3, #16]
 6436 001e 134A     		ldr	r2, .L351
 6437 0020 43F00203 		orr	r3, r3, #2
 6438 0024 1361     		str	r3, [r2, #16]
2909:Core/Src/stm32f103xx_CMSIS.c **** 	FLASH->AR = Adress; // 
 6439              		.loc 1 2909 7
 6440 0026 114A     		ldr	r2, .L351
 6441              		.loc 1 2909 12
 6442 0028 FB88     		ldrh	r3, [r7, #6]
 6443 002a 5361     		str	r3, [r2, #20]
2910:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(FLASH->CR, FLASH_CR_STRT); // 
 6444              		.loc 1 2910 2
 6445 002c 0F4B     		ldr	r3, .L351
 6446 002e 1B69     		ldr	r3, [r3, #16]
 6447 0030 0E4A     		ldr	r2, .L351
 6448 0032 43F04003 		orr	r3, r3, #64
 6449 0036 1361     		str	r3, [r2, #16]
2911:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(FLASH->SR, FLASH_SR_BSY)) ; //,   
 6450              		.loc 1 2911 8
 6451 0038 00BF     		nop
 6452              	.L349:
 6453              		.loc 1 2911 9 discriminator 1
 6454 003a 0C4B     		ldr	r3, .L351
 6455 003c DB68     		ldr	r3, [r3, #12]
 6456 003e 03F00103 		and	r3, r3, #1
 6457 0042 002B     		cmp	r3, #0
 6458 0044 F9D1     		bne	.L349
2912:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(FLASH->SR, FLASH_SR_EOP) == 0) ; //  
 6459              		.loc 1 2912 8
 6460 0046 00BF     		nop
 6461              	.L350:
 6462              		.loc 1 2912 9 discriminator 1
 6463 0048 084B     		ldr	r3, .L351
 6464 004a DB68     		ldr	r3, [r3, #12]
 6465 004c 03F02003 		and	r3, r3, #32
 6466              		.loc 1 2912 43 discriminator 1
 6467 0050 002B     		cmp	r3, #0
 6468 0052 F9D0     		beq	.L350
2913:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(FLASH->CR, FLASH_CR_PER); // .
 6469              		.loc 1 2913 2
 6470 0054 054B     		ldr	r3, .L351
 6471 0056 1B69     		ldr	r3, [r3, #16]
 6472 0058 044A     		ldr	r2, .L351
 6473 005a 23F00203 		bic	r3, r3, #2
 6474 005e 1361     		str	r3, [r2, #16]
2914:Core/Src/stm32f103xx_CMSIS.c **** 	FLASH_Lock(); // 
 6475              		.loc 1 2914 2
 6476 0060 FFF7FEFF 		bl	FLASH_Lock
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 193


2915:Core/Src/stm32f103xx_CMSIS.c **** }
 6477              		.loc 1 2915 1
 6478 0064 00BF     		nop
 6479 0066 0837     		adds	r7, r7, #8
 6480              		.cfi_def_cfa_offset 8
 6481 0068 BD46     		mov	sp, r7
 6482              		.cfi_def_cfa_register 13
 6483              		@ sp needed
 6484 006a 80BD     		pop	{r7, pc}
 6485              	.L352:
 6486              		.align	2
 6487              	.L351:
 6488 006c 00200240 		.word	1073881088
 6489              		.cfi_endproc
 6490              	.LFE116:
 6492              		.section	.text.FLASH_Page_write,"ax",%progbits
 6493              		.align	1
 6494              		.global	FLASH_Page_write
 6495              		.syntax unified
 6496              		.thumb
 6497              		.thumb_func
 6499              	FLASH_Page_write:
 6500              	.LFB117:
2916:Core/Src/stm32f103xx_CMSIS.c **** 
2917:Core/Src/stm32f103xx_CMSIS.c **** /**
2918:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2919:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    FLASH
2920:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2921:Core/Src/stm32f103xx_CMSIS.c ****  *  . .. 2.3.3 Main Flash memory programming(. 13)
2922:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress -   flash
2923:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *Data - ,     flash
2924:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size -  ,     flash
2925:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2926:Core/Src/stm32f103xx_CMSIS.c ****  */
2927:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Page_write(uint32_t Adress, uint8_t *Data, uint16_t Size) {
 6501              		.loc 1 2927 70
 6502              		.cfi_startproc
 6503              		@ args = 0, pretend = 0, frame = 24
 6504              		@ frame_needed = 1, uses_anonymous_args = 0
 6505 0000 80B5     		push	{r7, lr}
 6506              		.cfi_def_cfa_offset 8
 6507              		.cfi_offset 7, -8
 6508              		.cfi_offset 14, -4
 6509 0002 86B0     		sub	sp, sp, #24
 6510              		.cfi_def_cfa_offset 32
 6511 0004 00AF     		add	r7, sp, #0
 6512              		.cfi_def_cfa_register 7
 6513 0006 F860     		str	r0, [r7, #12]
 6514 0008 B960     		str	r1, [r7, #8]
 6515 000a 1346     		mov	r3, r2
 6516 000c FB80     		strh	r3, [r7, #6]	@ movhi
2928:Core/Src/stm32f103xx_CMSIS.c **** 	//    
2929:Core/Src/stm32f103xx_CMSIS.c **** 	//  
2930:Core/Src/stm32f103xx_CMSIS.c **** 	if (Size % 2) {
 6517              		.loc 1 2930 6
 6518 000e FB88     		ldrh	r3, [r7, #6]	@ movhi
 6519 0010 03F00103 		and	r3, r3, #1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 194


 6520 0014 9BB2     		uxth	r3, r3
 6521              		.loc 1 2930 5
 6522 0016 002B     		cmp	r3, #0
 6523 0018 37D0     		beq	.L354
2931:Core/Src/stm32f103xx_CMSIS.c **** 		Size = (Size / 2); //  Half-word
 6524              		.loc 1 2931 8
 6525 001a FB88     		ldrh	r3, [r7, #6]
 6526 001c 5B08     		lsrs	r3, r3, #1
 6527 001e FB80     		strh	r3, [r7, #6]	@ movhi
2932:Core/Src/stm32f103xx_CMSIS.c **** 		FLASH_Page_erase(Adress); //  
 6528              		.loc 1 2932 3
 6529 0020 FB68     		ldr	r3, [r7, #12]
 6530 0022 9BB2     		uxth	r3, r3
 6531 0024 1846     		mov	r0, r3
 6532 0026 FFF7FEFF 		bl	FLASH_Page_erase
2933:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,   
2934:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(FLASH->CR, FLASH_CR_LOCK)) {
 6533              		.loc 1 2934 7
 6534 002a 3A4B     		ldr	r3, .L365
 6535 002c 1B69     		ldr	r3, [r3, #16]
 6536 002e 03F08003 		and	r3, r3, #128
 6537              		.loc 1 2934 6
 6538 0032 002B     		cmp	r3, #0
 6539 0034 01D0     		beq	.L355
2935:Core/Src/stm32f103xx_CMSIS.c **** 			FLASH_Unlock();
 6540              		.loc 1 2935 4
 6541 0036 FFF7FEFF 		bl	FLASH_Unlock
 6542              	.L355:
2936:Core/Src/stm32f103xx_CMSIS.c **** 		}
2937:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(FLASH->CR, FLASH_CR_PG); //  "programming"
 6543              		.loc 1 2937 3
 6544 003a 364B     		ldr	r3, .L365
 6545 003c 1B69     		ldr	r3, [r3, #16]
 6546 003e 354A     		ldr	r2, .L365
 6547 0040 43F00103 		orr	r3, r3, #1
 6548 0044 1361     		str	r3, [r2, #16]
 6549              	.LBB13:
2938:Core/Src/stm32f103xx_CMSIS.c **** 		//   16 
2939:Core/Src/stm32f103xx_CMSIS.c **** 		for (int i = 0; i < Size; i++) {
 6550              		.loc 1 2939 12
 6551 0046 0023     		movs	r3, #0
 6552 0048 7B61     		str	r3, [r7, #20]
 6553              		.loc 1 2939 3
 6554 004a 0DE0     		b	.L356
 6555              	.L357:
2940:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6556              		.loc 1 2940 55 discriminator 3
 6557 004c 7B69     		ldr	r3, [r7, #20]
 6558 004e 5B00     		lsls	r3, r3, #1
 6559 0050 BA68     		ldr	r2, [r7, #8]
 6560 0052 1344     		add	r3, r3, r2
 6561              		.loc 1 2940 28 discriminator 3
 6562 0054 7A69     		ldr	r2, [r7, #20]
 6563 0056 5200     		lsls	r2, r2, #1
 6564 0058 1146     		mov	r1, r2
 6565              		.loc 1 2940 24 discriminator 3
 6566 005a FA68     		ldr	r2, [r7, #12]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 195


 6567 005c 0A44     		add	r2, r2, r1
 6568              		.loc 1 2940 35 discriminator 3
 6569 005e 1B88     		ldrh	r3, [r3]
 6570              		.loc 1 2940 33 discriminator 3
 6571 0060 1380     		strh	r3, [r2]	@ movhi
2939:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6572              		.loc 1 2939 30 discriminator 3
 6573 0062 7B69     		ldr	r3, [r7, #20]
 6574 0064 0133     		adds	r3, r3, #1
 6575 0066 7B61     		str	r3, [r7, #20]
 6576              	.L356:
2939:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6577              		.loc 1 2939 21 discriminator 1
 6578 0068 FB88     		ldrh	r3, [r7, #6]
 6579 006a 7A69     		ldr	r2, [r7, #20]
 6580 006c 9A42     		cmp	r2, r3
 6581 006e EDDB     		blt	.L357
 6582              	.LBE13:
2941:Core/Src/stm32f103xx_CMSIS.c **** 		}
2942:Core/Src/stm32f103xx_CMSIS.c **** 		//   8 
2943:Core/Src/stm32f103xx_CMSIS.c **** 		*(uint16_t*)(Adress + Size * 2) = *((uint8_t*)(Data) + Size * 2);
 6583              		.loc 1 2943 63
 6584 0070 FB88     		ldrh	r3, [r7, #6]
 6585 0072 5B00     		lsls	r3, r3, #1
 6586 0074 1A46     		mov	r2, r3
 6587              		.loc 1 2943 56
 6588 0076 BB68     		ldr	r3, [r7, #8]
 6589 0078 1344     		add	r3, r3, r2
 6590              		.loc 1 2943 37
 6591 007a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 6592              		.loc 1 2943 30
 6593 007c FB88     		ldrh	r3, [r7, #6]
 6594 007e 5B00     		lsls	r3, r3, #1
 6595 0080 1946     		mov	r1, r3
 6596              		.loc 1 2943 23
 6597 0082 FB68     		ldr	r3, [r7, #12]
 6598 0084 0B44     		add	r3, r3, r1
 6599              		.loc 1 2943 35
 6600 0086 1A80     		strh	r2, [r3]	@ movhi
 6601 0088 2AE0     		b	.L364
 6602              	.L354:
2944:Core/Src/stm32f103xx_CMSIS.c **** 	}
2945:Core/Src/stm32f103xx_CMSIS.c **** 	//  
2946:Core/Src/stm32f103xx_CMSIS.c **** 	else {
2947:Core/Src/stm32f103xx_CMSIS.c **** 		Size = (Size / 2); //  Half-word
 6603              		.loc 1 2947 8
 6604 008a FB88     		ldrh	r3, [r7, #6]
 6605 008c 5B08     		lsrs	r3, r3, #1
 6606 008e FB80     		strh	r3, [r7, #6]	@ movhi
2948:Core/Src/stm32f103xx_CMSIS.c **** 		FLASH_Page_erase(Adress); //  
 6607              		.loc 1 2948 3
 6608 0090 FB68     		ldr	r3, [r7, #12]
 6609 0092 9BB2     		uxth	r3, r3
 6610 0094 1846     		mov	r0, r3
 6611 0096 FFF7FEFF 		bl	FLASH_Page_erase
2949:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,   
2950:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(FLASH->CR, FLASH_CR_LOCK)) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 196


 6612              		.loc 1 2950 7
 6613 009a 1E4B     		ldr	r3, .L365
 6614 009c 1B69     		ldr	r3, [r3, #16]
 6615 009e 03F08003 		and	r3, r3, #128
 6616              		.loc 1 2950 6
 6617 00a2 002B     		cmp	r3, #0
 6618 00a4 01D0     		beq	.L359
2951:Core/Src/stm32f103xx_CMSIS.c **** 			FLASH_Unlock();
 6619              		.loc 1 2951 4
 6620 00a6 FFF7FEFF 		bl	FLASH_Unlock
 6621              	.L359:
2952:Core/Src/stm32f103xx_CMSIS.c **** 		}
2953:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(FLASH->CR, FLASH_CR_PG); //  "programming"
 6622              		.loc 1 2953 3
 6623 00aa 1A4B     		ldr	r3, .L365
 6624 00ac 1B69     		ldr	r3, [r3, #16]
 6625 00ae 194A     		ldr	r2, .L365
 6626 00b0 43F00103 		orr	r3, r3, #1
 6627 00b4 1361     		str	r3, [r2, #16]
 6628              	.LBB14:
2954:Core/Src/stm32f103xx_CMSIS.c **** 		//   16 
2955:Core/Src/stm32f103xx_CMSIS.c **** 		for (int i = 0; i < Size; i++) {
 6629              		.loc 1 2955 12
 6630 00b6 0023     		movs	r3, #0
 6631 00b8 3B61     		str	r3, [r7, #16]
 6632              		.loc 1 2955 3
 6633 00ba 0DE0     		b	.L360
 6634              	.L361:
2956:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6635              		.loc 1 2956 55 discriminator 3
 6636 00bc 3B69     		ldr	r3, [r7, #16]
 6637 00be 5B00     		lsls	r3, r3, #1
 6638 00c0 BA68     		ldr	r2, [r7, #8]
 6639 00c2 1344     		add	r3, r3, r2
 6640              		.loc 1 2956 28 discriminator 3
 6641 00c4 3A69     		ldr	r2, [r7, #16]
 6642 00c6 5200     		lsls	r2, r2, #1
 6643 00c8 1146     		mov	r1, r2
 6644              		.loc 1 2956 24 discriminator 3
 6645 00ca FA68     		ldr	r2, [r7, #12]
 6646 00cc 0A44     		add	r2, r2, r1
 6647              		.loc 1 2956 35 discriminator 3
 6648 00ce 1B88     		ldrh	r3, [r3]
 6649              		.loc 1 2956 33 discriminator 3
 6650 00d0 1380     		strh	r3, [r2]	@ movhi
2955:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6651              		.loc 1 2955 30 discriminator 3
 6652 00d2 3B69     		ldr	r3, [r7, #16]
 6653 00d4 0133     		adds	r3, r3, #1
 6654 00d6 3B61     		str	r3, [r7, #16]
 6655              	.L360:
2955:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6656              		.loc 1 2955 21 discriminator 1
 6657 00d8 FB88     		ldrh	r3, [r7, #6]
 6658 00da 3A69     		ldr	r2, [r7, #16]
 6659 00dc 9A42     		cmp	r2, r3
 6660 00de EDDB     		blt	.L361
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 197


 6661              	.L364:
 6662              	.LBE14:
2957:Core/Src/stm32f103xx_CMSIS.c **** 		}
2958:Core/Src/stm32f103xx_CMSIS.c **** 	}
2959:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(FLASH->SR, FLASH_SR_BSY)) ;
 6663              		.loc 1 2959 8
 6664 00e0 00BF     		nop
 6665              	.L362:
 6666              		.loc 1 2959 9 discriminator 1
 6667 00e2 0C4B     		ldr	r3, .L365
 6668 00e4 DB68     		ldr	r3, [r3, #12]
 6669 00e6 03F00103 		and	r3, r3, #1
 6670 00ea 002B     		cmp	r3, #0
 6671 00ec F9D1     		bne	.L362
2960:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(FLASH->SR, FLASH_SR_EOP) == 0) ;
 6672              		.loc 1 2960 8
 6673 00ee 00BF     		nop
 6674              	.L363:
 6675              		.loc 1 2960 9 discriminator 1
 6676 00f0 084B     		ldr	r3, .L365
 6677 00f2 DB68     		ldr	r3, [r3, #12]
 6678 00f4 03F02003 		and	r3, r3, #32
 6679              		.loc 1 2960 43 discriminator 1
 6680 00f8 002B     		cmp	r3, #0
 6681 00fa F9D0     		beq	.L363
2961:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 6682              		.loc 1 2961 2
 6683 00fc 054B     		ldr	r3, .L365
 6684 00fe 1B69     		ldr	r3, [r3, #16]
 6685 0100 044A     		ldr	r2, .L365
 6686 0102 23F00103 		bic	r3, r3, #1
 6687 0106 1361     		str	r3, [r2, #16]
2962:Core/Src/stm32f103xx_CMSIS.c **** 	FLASH_Lock(); 
 6688              		.loc 1 2962 2
 6689 0108 FFF7FEFF 		bl	FLASH_Lock
2963:Core/Src/stm32f103xx_CMSIS.c **** }
 6690              		.loc 1 2963 1
 6691 010c 00BF     		nop
 6692 010e 1837     		adds	r7, r7, #24
 6693              		.cfi_def_cfa_offset 8
 6694 0110 BD46     		mov	sp, r7
 6695              		.cfi_def_cfa_register 13
 6696              		@ sp needed
 6697 0112 80BD     		pop	{r7, pc}
 6698              	.L366:
 6699              		.align	2
 6700              	.L365:
 6701 0114 00200240 		.word	1073881088
 6702              		.cfi_endproc
 6703              	.LFE117:
 6705              		.section	.text.FLASH_Read_data,"ax",%progbits
 6706              		.align	1
 6707              		.global	FLASH_Read_data
 6708              		.syntax unified
 6709              		.thumb
 6710              		.thumb_func
 6712              	FLASH_Read_data:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 198


 6713              	.LFB118:
2964:Core/Src/stm32f103xx_CMSIS.c **** 
2965:Core/Src/stm32f103xx_CMSIS.c **** /**
2966:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2967:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    FLASH. 
2968:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2969:Core/Src/stm32f103xx_CMSIS.c ****  *  . .. 2.3.3 Main Flash memory programming(. 13)
2970:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress -   flash,    
2971:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *Data - ,     
2972:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size -  .    .
2973:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2974:Core/Src/stm32f103xx_CMSIS.c ****  */
2975:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Read_data(uint32_t Adress, uint8_t *Data, uint16_t Size) {
 6714              		.loc 1 2975 69
 6715              		.cfi_startproc
 6716              		@ args = 0, pretend = 0, frame = 24
 6717              		@ frame_needed = 1, uses_anonymous_args = 0
 6718              		@ link register save eliminated.
 6719 0000 80B4     		push	{r7}
 6720              		.cfi_def_cfa_offset 4
 6721              		.cfi_offset 7, -4
 6722 0002 87B0     		sub	sp, sp, #28
 6723              		.cfi_def_cfa_offset 32
 6724 0004 00AF     		add	r7, sp, #0
 6725              		.cfi_def_cfa_register 7
 6726 0006 F860     		str	r0, [r7, #12]
 6727 0008 B960     		str	r1, [r7, #8]
 6728 000a 1346     		mov	r3, r2
 6729 000c FB80     		strh	r3, [r7, #6]	@ movhi
2976:Core/Src/stm32f103xx_CMSIS.c **** 	//    
2977:Core/Src/stm32f103xx_CMSIS.c **** 	//     
2978:Core/Src/stm32f103xx_CMSIS.c **** 	if (Size % 2) {
 6730              		.loc 1 2978 6
 6731 000e FB88     		ldrh	r3, [r7, #6]	@ movhi
 6732 0010 03F00103 		and	r3, r3, #1
 6733 0014 9BB2     		uxth	r3, r3
 6734              		.loc 1 2978 5
 6735 0016 002B     		cmp	r3, #0
 6736 0018 26D0     		beq	.L368
2979:Core/Src/stm32f103xx_CMSIS.c **** 		Size = (Size / 2); //  Half-word
 6737              		.loc 1 2979 8
 6738 001a FB88     		ldrh	r3, [r7, #6]
 6739 001c 5B08     		lsrs	r3, r3, #1
 6740 001e FB80     		strh	r3, [r7, #6]	@ movhi
 6741              	.LBB15:
2980:Core/Src/stm32f103xx_CMSIS.c **** 		//   16 
2981:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size; i++) {
 6742              		.loc 1 2981 17
 6743 0020 0023     		movs	r3, #0
 6744 0022 FB82     		strh	r3, [r7, #22]	@ movhi
 6745              		.loc 1 2981 3
 6746 0024 0EE0     		b	.L369
 6747              	.L370:
2982:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6748              		.loc 1 2982 53 discriminator 3
 6749 0026 FB8A     		ldrh	r3, [r7, #22]
 6750 0028 5B00     		lsls	r3, r3, #1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 199


 6751 002a 1A46     		mov	r2, r3
 6752              		.loc 1 2982 49 discriminator 3
 6753 002c FB68     		ldr	r3, [r7, #12]
 6754 002e 1344     		add	r3, r3, r2
 6755              		.loc 1 2982 30 discriminator 3
 6756 0030 1946     		mov	r1, r3
 6757              		.loc 1 2982 22 discriminator 3
 6758 0032 FB8A     		ldrh	r3, [r7, #22]
 6759 0034 5B00     		lsls	r3, r3, #1
 6760 0036 BA68     		ldr	r2, [r7, #8]
 6761 0038 1344     		add	r3, r3, r2
 6762              		.loc 1 2982 29 discriminator 3
 6763 003a 0A88     		ldrh	r2, [r1]
 6764              		.loc 1 2982 27 discriminator 3
 6765 003c 1A80     		strh	r2, [r3]	@ movhi
2981:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6766              		.loc 1 2981 35 discriminator 3
 6767 003e FB8A     		ldrh	r3, [r7, #22]
 6768 0040 0133     		adds	r3, r3, #1
 6769 0042 FB82     		strh	r3, [r7, #22]	@ movhi
 6770              	.L369:
2981:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6771              		.loc 1 2981 26 discriminator 1
 6772 0044 FA8A     		ldrh	r2, [r7, #22]
 6773 0046 FB88     		ldrh	r3, [r7, #6]
 6774 0048 9A42     		cmp	r2, r3
 6775 004a ECD3     		bcc	.L370
 6776              	.LBE15:
2983:Core/Src/stm32f103xx_CMSIS.c **** 		}
2984:Core/Src/stm32f103xx_CMSIS.c **** 		//  8 
2985:Core/Src/stm32f103xx_CMSIS.c **** 		*((uint8_t*)Data + Size * 2) = *(uint16_t*)(Adress + Size * 2);
 6777              		.loc 1 2985 61
 6778 004c FB88     		ldrh	r3, [r7, #6]
 6779 004e 5B00     		lsls	r3, r3, #1
 6780 0050 1A46     		mov	r2, r3
 6781              		.loc 1 2985 54
 6782 0052 FB68     		ldr	r3, [r7, #12]
 6783 0054 1344     		add	r3, r3, r2
 6784              		.loc 1 2985 34
 6785 0056 1A88     		ldrh	r2, [r3]
 6786              		.loc 1 2985 27
 6787 0058 FB88     		ldrh	r3, [r7, #6]
 6788 005a 5B00     		lsls	r3, r3, #1
 6789 005c 1946     		mov	r1, r3
 6790              		.loc 1 2985 20
 6791 005e BB68     		ldr	r3, [r7, #8]
 6792 0060 0B44     		add	r3, r3, r1
 6793              		.loc 1 2985 32
 6794 0062 D2B2     		uxtb	r2, r2
 6795 0064 1A70     		strb	r2, [r3]
2986:Core/Src/stm32f103xx_CMSIS.c **** 	}//     
2987:Core/Src/stm32f103xx_CMSIS.c **** 	else {
2988:Core/Src/stm32f103xx_CMSIS.c **** 		Size = (Size / 2); //  Half-word
2989:Core/Src/stm32f103xx_CMSIS.c **** 		//   16 
2990:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size; i++) {
2991:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
2992:Core/Src/stm32f103xx_CMSIS.c **** 		}
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 200


2993:Core/Src/stm32f103xx_CMSIS.c **** 	}
2994:Core/Src/stm32f103xx_CMSIS.c **** }
 6796              		.loc 1 2994 1
 6797 0066 18E0     		b	.L374
 6798              	.L368:
2988:Core/Src/stm32f103xx_CMSIS.c **** 		//   16 
 6799              		.loc 1 2988 8
 6800 0068 FB88     		ldrh	r3, [r7, #6]
 6801 006a 5B08     		lsrs	r3, r3, #1
 6802 006c FB80     		strh	r3, [r7, #6]	@ movhi
 6803              	.LBB16:
2990:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6804              		.loc 1 2990 17
 6805 006e 0023     		movs	r3, #0
 6806 0070 BB82     		strh	r3, [r7, #20]	@ movhi
2990:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6807              		.loc 1 2990 3
 6808 0072 0EE0     		b	.L372
 6809              	.L373:
2991:Core/Src/stm32f103xx_CMSIS.c **** 		}
 6810              		.loc 1 2991 53 discriminator 3
 6811 0074 BB8A     		ldrh	r3, [r7, #20]
 6812 0076 5B00     		lsls	r3, r3, #1
 6813 0078 1A46     		mov	r2, r3
2991:Core/Src/stm32f103xx_CMSIS.c **** 		}
 6814              		.loc 1 2991 49 discriminator 3
 6815 007a FB68     		ldr	r3, [r7, #12]
 6816 007c 1344     		add	r3, r3, r2
2991:Core/Src/stm32f103xx_CMSIS.c **** 		}
 6817              		.loc 1 2991 30 discriminator 3
 6818 007e 1946     		mov	r1, r3
2991:Core/Src/stm32f103xx_CMSIS.c **** 		}
 6819              		.loc 1 2991 22 discriminator 3
 6820 0080 BB8A     		ldrh	r3, [r7, #20]
 6821 0082 5B00     		lsls	r3, r3, #1
 6822 0084 BA68     		ldr	r2, [r7, #8]
 6823 0086 1344     		add	r3, r3, r2
2991:Core/Src/stm32f103xx_CMSIS.c **** 		}
 6824              		.loc 1 2991 29 discriminator 3
 6825 0088 0A88     		ldrh	r2, [r1]
2991:Core/Src/stm32f103xx_CMSIS.c **** 		}
 6826              		.loc 1 2991 27 discriminator 3
 6827 008a 1A80     		strh	r2, [r3]	@ movhi
2990:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6828              		.loc 1 2990 35 discriminator 3
 6829 008c BB8A     		ldrh	r3, [r7, #20]
 6830 008e 0133     		adds	r3, r3, #1
 6831 0090 BB82     		strh	r3, [r7, #20]	@ movhi
 6832              	.L372:
2990:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6833              		.loc 1 2990 26 discriminator 1
 6834 0092 BA8A     		ldrh	r2, [r7, #20]
 6835 0094 FB88     		ldrh	r3, [r7, #6]
 6836 0096 9A42     		cmp	r2, r3
 6837 0098 ECD3     		bcc	.L373
 6838              	.L374:
 6839              	.LBE16:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 201


 6840              		.loc 1 2994 1
 6841 009a 00BF     		nop
 6842 009c 1C37     		adds	r7, r7, #28
 6843              		.cfi_def_cfa_offset 4
 6844 009e BD46     		mov	sp, r7
 6845              		.cfi_def_cfa_register 13
 6846              		@ sp needed
 6847 00a0 80BC     		pop	{r7}
 6848              		.cfi_restore 7
 6849              		.cfi_def_cfa_offset 0
 6850 00a2 7047     		bx	lr
 6851              		.cfi_endproc
 6852              	.LFE118:
 6854              		.text
 6855              	.Letext0:
 6856              		.file 3 "Drivers/CMSIS/stm32f103xb.h"
 6857              		.file 4 "C:\\dev_tools\\STM32_tools\\gnu-tools-for-stm32.12.3\\tools\\bin\\../lib/gcc/arm-none-eab
 6858              		.file 5 "C:\\dev_tools\\STM32_tools\\gnu-tools-for-stm32.12.3\\tools\\bin\\../lib/gcc/arm-none-eab
 6859              		.file 6 "Core/Inc/stm32f103xx_CMSIS.h"
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 202


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f103xx_CMSIS.c
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:19     .text.__NVIC_EnableIRQ:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:24     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:74     .text.__NVIC_EnableIRQ:00000034 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:79     .text.CMSIS_Debug_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:85     .text.CMSIS_Debug_init:00000000 CMSIS_Debug_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:146    .text.CMSIS_Debug_init:00000050 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:153    .text.CMSIS_RCC_SystemClock_72MHz:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:159    .text.CMSIS_RCC_SystemClock_72MHz:00000000 CMSIS_RCC_SystemClock_72MHz
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:327    .text.CMSIS_RCC_SystemClock_72MHz:00000124 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:333    .text.CMSIS_SysTick_Timer_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:339    .text.CMSIS_SysTick_Timer_init:00000000 CMSIS_SysTick_Timer_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:403    .text.CMSIS_SysTick_Timer_init:0000005c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:413    .bss.SysTimer_ms:00000000 SysTimer_ms
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:410    .bss.SysTimer_ms:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:420    .bss.Delay_counter_ms:00000000 Delay_counter_ms
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:417    .bss.Delay_counter_ms:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:427    .bss.Timeout_counter_ms:00000000 Timeout_counter_ms
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:424    .bss.Timeout_counter_ms:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:430    .text.Delay_ms:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:436    .text.Delay_ms:00000000 Delay_ms
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:478    .text.Delay_ms:00000024 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:483    .text.SysTick_Handler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:489    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:545    .text.SysTick_Handler:0000003c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:552    .text.CMSIS_PC13_OUTPUT_Push_Pull_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:558    .text.CMSIS_PC13_OUTPUT_Push_Pull_init:00000000 CMSIS_PC13_OUTPUT_Push_Pull_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:601    .text.CMSIS_PC13_OUTPUT_Push_Pull_init:00000034 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:607    .text.CMSIS_GPIO_MODE_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:612    .text.CMSIS_GPIO_MODE_Set:00000000 CMSIS_GPIO_MODE_Set
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:710    .text.CMSIS_GPIO_SPEED_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:715    .text.CMSIS_GPIO_SPEED_Set:00000000 CMSIS_GPIO_SPEED_Set
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:812    .text.CMSIS_GPIO_CNF_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:817    .text.CMSIS_GPIO_CNF_Set:00000000 CMSIS_GPIO_CNF_Set
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:901    .text.CMSIS_GPIO_Reg_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:906    .text.CMSIS_GPIO_Reg_Set:00000000 CMSIS_GPIO_Reg_Set
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1010   .text.CMSIS_GPIO_Reg_Set:0000008c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1014   .text.CMSIS_GPIO_Reg_Set:0000009c $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1092   .text.CMSIS_GPIO_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1098   .text.CMSIS_GPIO_init:00000000 CMSIS_GPIO_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1259   .text.CMSIS_GPIO_init:000000f8 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1269   .text.CMSIS_Blink_PC13:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1275   .text.CMSIS_Blink_PC13:00000000 CMSIS_Blink_PC13
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1317   .text.CMSIS_Blink_PC13:0000002c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1322   .text.CMSIS_PA8_MCO_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1328   .text.CMSIS_PA8_MCO_init:00000000 CMSIS_PA8_MCO_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1377   .text.CMSIS_PA8_MCO_init:00000040 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1383   .text.CMSIS_RCC_AFIO_enable:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1389   .text.CMSIS_RCC_AFIO_enable:00000000 CMSIS_RCC_AFIO_enable
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1419   .text.CMSIS_RCC_AFIO_enable:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1424   .text.CMSIS_AFIO_EXTICR1_B0_select:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1430   .text.CMSIS_AFIO_EXTICR1_B0_select:00000000 CMSIS_AFIO_EXTICR1_B0_select
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1461   .text.CMSIS_AFIO_EXTICR1_B0_select:0000001c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1466   .text.CMSIS_PB0_INPUT_Pull_Down_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1472   .text.CMSIS_PB0_INPUT_Pull_Down_init:00000000 CMSIS_PB0_INPUT_Pull_Down_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1520   .text.CMSIS_PB0_INPUT_Pull_Down_init:0000003c $d
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 203


C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1526   .text.CMSIS_EXTI_0_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1532   .text.CMSIS_EXTI_0_init:00000000 CMSIS_EXTI_0_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1565   .text.CMSIS_EXTI_0_init:00000028 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1570   .text.EXTI0_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1576   .text.EXTI0_IRQHandler:00000000 EXTI0_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1606   .text.EXTI0_IRQHandler:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1611   .text.CMSIS_TIM3_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1617   .text.CMSIS_TIM3_init:00000000 CMSIS_TIM3_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1714   .text.CMSIS_TIM3_init:000000a0 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1720   .text.CMSIS_TIM3_PWM_CHANNEL1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1726   .text.CMSIS_TIM3_PWM_CHANNEL1_init:00000000 CMSIS_TIM3_PWM_CHANNEL1_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1817   .text.CMSIS_TIM3_PWM_CHANNEL1_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1824   .text.CMSIS_TIM3_PWM_CHANNEL2_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1830   .text.CMSIS_TIM3_PWM_CHANNEL2_init:00000000 CMSIS_TIM3_PWM_CHANNEL2_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1921   .text.CMSIS_TIM3_PWM_CHANNEL2_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1928   .text.TIM3_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1934   .text.TIM3_IRQHandler:00000000 TIM3_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1972   .text.TIM3_IRQHandler:00000024 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1977   .text.CMSIS_TIM1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:1983   .text.CMSIS_TIM1_init:00000000 CMSIS_TIM1_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2095   .text.CMSIS_TIM1_init:000000b8 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2101   .text.CMSIS_TIM1_PWM_CHANNEL1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2107   .text.CMSIS_TIM1_PWM_CHANNEL1_init:00000000 CMSIS_TIM1_PWM_CHANNEL1_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2198   .text.CMSIS_TIM1_PWM_CHANNEL1_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2205   .text.CMSIS_TIM1_PWM_CHANNEL2_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2211   .text.CMSIS_TIM1_PWM_CHANNEL2_init:00000000 CMSIS_TIM1_PWM_CHANNEL2_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2302   .text.CMSIS_TIM1_PWM_CHANNEL2_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2309   .text.TIM1_UP_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2315   .text.TIM1_UP_IRQHandler:00000000 TIM1_UP_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2353   .text.TIM1_UP_IRQHandler:00000024 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2362   .bss.ADC_RAW_Data:00000000 ADC_RAW_Data
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2359   .bss.ADC_RAW_Data:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2365   .text.CMSIS_ADC_DMA_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2371   .text.CMSIS_ADC_DMA_init:00000000 CMSIS_ADC_DMA_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2677   .text.CMSIS_ADC_DMA_init:00000240 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2687   .text.ADC1_2_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2693   .text.ADC1_2_IRQHandler:00000000 ADC1_2_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2728   .text.ADC1_2_IRQHandler:0000001c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2733   .text.DMA1_Channel1_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2739   .text.DMA1_Channel1_IRQHandler:00000000 DMA1_Channel1_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2793   .text.DMA1_Channel1_IRQHandler:00000040 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2802   .bss.husart1:00000000 husart1
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2799   .bss.husart1:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2809   .bss.husart2:00000000 husart2
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2806   .bss.husart2:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2812   .text.CMSIS_USART1_Init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2818   .text.CMSIS_USART1_Init:00000000 CMSIS_USART1_Init
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:2997   .text.CMSIS_USART1_Init:00000148 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3004   .text.CMSIS_USART2_Init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3010   .text.CMSIS_USART2_Init:00000000 CMSIS_USART2_Init
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3189   .text.CMSIS_USART2_Init:00000148 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3196   .text.USART1_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3202   .text.USART1_IRQHandler:00000000 USART1_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3275   .text.USART1_IRQHandler:00000054 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3281   .text.USART2_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3287   .text.USART2_IRQHandler:00000000 USART2_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3360   .text.USART2_IRQHandler:00000054 $d
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 204


C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3366   .text.CMSIS_USART_Transmit:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3372   .text.CMSIS_USART_Transmit:00000000 CMSIS_USART_Transmit
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3484   .text.CMSIS_USART_Transmit:00000080 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3489   .text.CMSIS_I2C_Reset:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3495   .text.CMSIS_I2C_Reset:00000000 CMSIS_I2C_Reset
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3551   .text.CMSIS_I2C_Reset:00000044 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3556   .text.CMSIS_I2C1_Init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3562   .text.CMSIS_I2C1_Init:00000000 CMSIS_I2C1_Init
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3776   .text.CMSIS_I2C1_Init:00000190 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3783   .text.CMSIS_I2C_Adress_Device_Scan:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3789   .text.CMSIS_I2C_Adress_Device_Scan:00000000 CMSIS_I2C_Adress_Device_Scan
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:3996   .text.CMSIS_I2C_Adress_Device_Scan:0000012c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:4002   .text.CMSIS_I2C_Data_Transmit:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:4008   .text.CMSIS_I2C_Data_Transmit:00000000 CMSIS_I2C_Data_Transmit
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:4279   .text.CMSIS_I2C_Data_Transmit:0000018c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:4285   .text.CMSIS_I2C_Data_Receive:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:4291   .text.CMSIS_I2C_Data_Receive:00000000 CMSIS_I2C_Data_Receive
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:4613   .text.CMSIS_I2C_Data_Receive:000001cc $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:4619   .text.CMSIS_I2C_MemWrite:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:4625   .text.CMSIS_I2C_MemWrite:00000000 CMSIS_I2C_MemWrite
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:4967   .text.CMSIS_I2C_MemWrite:000001f4 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:4973   .text.CMSIS_I2C_MemRead:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:4979   .text.CMSIS_I2C_MemRead:00000000 CMSIS_I2C_MemRead
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:5404   .text.CMSIS_I2C_MemRead:00000268 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:5408   .text.CMSIS_I2C_MemRead:00000270 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:5450   .text.CMSIS_SPI1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:5456   .text.CMSIS_SPI1_init:00000000 CMSIS_SPI1_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:5664   .text.CMSIS_SPI1_init:00000184 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:5671   .text.CMSIS_SPI_Data_Transmit_8BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:5677   .text.CMSIS_SPI_Data_Transmit_8BIT:00000000 CMSIS_SPI_Data_Transmit_8BIT
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:5830   .text.CMSIS_SPI_Data_Transmit_8BIT:000000b8 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:5835   .text.CMSIS_SPI_Data_Transmit_16BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:5841   .text.CMSIS_SPI_Data_Transmit_16BIT:00000000 CMSIS_SPI_Data_Transmit_16BIT
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:5995   .text.CMSIS_SPI_Data_Transmit_16BIT:000000bc $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6000   .text.CMSIS_SPI_Data_Receive_8BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6006   .text.CMSIS_SPI_Data_Receive_8BIT:00000000 CMSIS_SPI_Data_Receive_8BIT
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6151   .text.CMSIS_SPI_Data_Receive_8BIT:000000b0 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6156   .text.CMSIS_SPI_Data_Receive_16BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6162   .text.CMSIS_SPI_Data_Receive_16BIT:00000000 CMSIS_SPI_Data_Receive_16BIT
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6308   .text.CMSIS_SPI_Data_Receive_16BIT:000000b4 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6313   .text.FLASH_Unlock:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6319   .text.FLASH_Unlock:00000000 FLASH_Unlock
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6353   .text.FLASH_Unlock:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6360   .text.FLASH_Lock:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6366   .text.FLASH_Lock:00000000 FLASH_Lock
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6396   .text.FLASH_Lock:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6401   .text.FLASH_Page_erase:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6407   .text.FLASH_Page_erase:00000000 FLASH_Page_erase
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6488   .text.FLASH_Page_erase:0000006c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6493   .text.FLASH_Page_write:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6499   .text.FLASH_Page_write:00000000 FLASH_Page_write
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6701   .text.FLASH_Page_write:00000114 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6706   .text.FLASH_Read_data:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s:6712   .text.FLASH_Read_data:00000000 FLASH_Read_data
                           .group:00000000 wm4.0.19985633071831f0b299129da8e30081
                           .group:00000000 wm4.stm32f1xx.h.39.e0fd8367a5cdd5162ca3988080106388
                           .group:00000000 wm4.stm32f103xb.h.38.ec967d5ad9d3269cb0788eebda048e38
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccWLLU9U.s 			page 205


                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.features.h.33.3e67abe6fb64142d4f6fa9496796153c
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:00000000 wm4.core_cm3.h.66.fc46cac19810db8f98d67da7ef88f42c
                           .group:00000000 wm4.cmsis_gcc.h.26.4f5798e999d5690b80e6ded3ecc94b37
                           .group:00000000 wm4.core_cm3.h.127.f4474120f1a7524deb56f9d74ff175da
                           .group:00000000 wm4.stm32f103xb.h.573.10249aa7473ca93be896fed94046a725
                           .group:00000000 wm4.stm32f1xx.h.158.64286aacf4daf73d144ea4ce4df7e83e
                           .group:00000000 wm4.stdbool.h.29.4a1c88fe569adb8d03217dd16982ca34
                           .group:00000000 wm4.newlib.h.7.74420a2563819a23b01928a4134a16df
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4.config.h.224.88344135d9de3e7ea139102cd6493448
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4.stddef.h.185.cbb642e1ccd385e8aa504b15cb7fb086
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.stddef.h.39.0e5f0dabba1c666ccadf0408e0d47322
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.d3ad9b68cecd3d0750f846779418c40d
                           .group:00000000 wm4.assert.h.11.db24e541f16414db224bf986d21017e2
                           .group:00000000 wm4.reent.h.459.ffeecb0c1128ac004a9c6d672f068107
                           .group:00000000 wm4.stdio.h.67.0cf8a9c281ab0b348aef5c02e7e48825
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.408e5d973372126daeef099c555b2753
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.stddef.h.158.bfed30416c9480cd13bc4a25427d538f
                           .group:00000000 wm4.string.h.177.59a005921fa78485abc80a0267de5752

NO UNDEFINED SYMBOLS
