<html>

<head>
<meta http-equiv=Content-Type content="text/html; charset=windows-1252">
<meta name=Generator content="Microsoft Word 15 (filtered)">
<style>
<!--
 /* Font Definitions */
 @font-face
	{font-family:"Cambria Math";
	panose-1:2 4 5 3 5 4 6 3 2 4;}
@font-face
	{font-family:Calibri;
	panose-1:2 15 5 2 2 2 4 3 2 4;}
@font-face
	{font-family:"Times New Roman Bold";
	panose-1:0 0 0 0 0 0 0 0 0 0;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{margin-top:0in;
	margin-right:0in;
	margin-bottom:8.0pt;
	margin-left:0in;
	line-height:107%;
	font-size:11.0pt;
	font-family:"Calibri",sans-serif;}
.MsoChpDefault
	{font-family:"Calibri",sans-serif;}
.MsoPapDefault
	{margin-bottom:8.0pt;
	line-height:107%;}
@page WordSection1
	{size:8.5in 11.0in;
	margin:1.0in 1.0in 1.0in 1.0in;}
div.WordSection1
	{page:WordSection1;}
-->
</style>

</head>

<body lang=EN-US style='word-wrap:break-word'>

<div class=WordSection1>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:14.0pt;line-height:107%;color:#0D0D0D'>(14541101) Digital
System Design</span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:10.0pt;font-family:"Times New Roman Bold",serif;color:black'>UNIT
I </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Design
of Figital Systems: </span></b><span style='font-size:10.0pt;font-family:"Times New Roman",serif;
color:black'>ASM charts, Hardware description language and control sequence
method, </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Reduction
of state tables, state assignments ,design of sequential circuits using ROMs
and PLAs, sequential circuit </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>design
using CPLD, FPGAs. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:10.0pt;font-family:"Times New Roman Bold",serif;color:black'>UNIT
II </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Fault
Modeling &amp; Test Generation </span></b><b><span style='font-size:10.0pt;
font-family:"Times New Roman Bold",serif;color:black'>:</span></b><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Fault
classes and models – Stuck at faults, bridging faults, transition </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>and
intermittent faults, Fault diagnosis of Combinational circuits by conventional
methods- Path Sensitization </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>technique,
Boolean difference method, Kohavi algorithm. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:10.0pt;font-family:"Times New Roman Bold",serif;color:black'>UNIT
III </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Test
Pattern Generation &amp; Fault Diagnosis: </span></b><span style='font-size:
10.0pt;font-family:"Times New Roman",serif;color:black'>D – algorithm, PODEM,
Random testing, Signature </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Analysis
and testing for bridging faults ,Design of fault detection. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:10.0pt;font-family:"Times New Roman Bold",serif;color:black'>UNIT
IV </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Programmable
Logic Arrays</span></b><span style='font-size:12.0pt;font-family:"Times New Roman",serif;
color:black'>: </span><span style='font-size:10.0pt;font-family:"Times New Roman",serif;
color:black'>Design using PLAs, PLA minimization and PLA folding </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Fault
models, Test generation and Testable PLA design. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:10.0pt;font-family:"Times New Roman Bold",serif;color:black'>UNIT
V </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Asynchronous
Sequential Machine</span></b><span style='font-size:12.0pt;font-family:"Times New Roman",serif;
color:black'>: </span><span style='font-size:10.0pt;font-family:"Times New Roman",serif;
color:black'>Fundamental mode model, flow table, state reduction, minimal
closed </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>covers,
races, cycles and hazards. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Text
Books: </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>1. Z.
Kohavi – “Switching &amp; finite Automata Theory” (TMH) </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>2. N.
N. Biswas – “Logic Design Theory” (PHI) </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>3.
Nolman Balabanian, Bradley Calson – “Digital Logic Design Principles” – Wily
Student Edition 2004. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Refrence
Books: </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>1.
Charles H. Roth Jr. – “Fundamentals of Logic Design”. </span></p>

<p class=MsoNormal><span style='font-size:10.0pt;line-height:107%;font-family:
"Times New Roman",serif;color:black'>2. Frederick. J. Hill &amp; Peterson –
“Computer Aided Logic Design” – Wiley 4 Th Edition.</span></p>

</div>

</body>

</html>
