<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course12_Seq_Det\Seq_Det\impl\gwsynthesis\Seq_Det.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course12_Seq_Det\Seq_Det\src\top_seq_det.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.5Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV4LQ144C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed May 13 12:14:19 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>153</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>147</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>DEFAULT_CLK</td>
<td>100.000(MHz)</td>
<td>143.082(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.011</td>
<td>key_control/u_btn_deb_key8/time_cnt_14_ins698/Q</td>
<td>key_control/u_btn_deb_key8/btn_out_0_ins713/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.746</td>
</tr>
<tr>
<td>2</td>
<td>3.081</td>
<td>key_control/u_btn_deb_key1/time_cnt_6_ins685/Q</td>
<td>key_control/u_btn_deb_key1/btn_out_2_ins692/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.676</td>
</tr>
<tr>
<td>3</td>
<td>3.173</td>
<td>key_control/u_btn_deb_key1/time_cnt_6_ins685/Q</td>
<td>key_control/u_btn_deb_key1/btn_out_0_ins694/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.583</td>
</tr>
<tr>
<td>4</td>
<td>3.173</td>
<td>key_control/u_btn_deb_key1/time_cnt_6_ins685/Q</td>
<td>key_control/u_btn_deb_key1/btn_out_1_ins693/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.583</td>
</tr>
<tr>
<td>5</td>
<td>3.699</td>
<td>div_clk/cnt_0_ins742/Q</td>
<td>div_clk/flag_ins786/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>6</td>
<td>4.430</td>
<td>key_control/seq_data_2_ins671/Q</td>
<td>seq_det/flag_3_ins721/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.970</td>
</tr>
<tr>
<td>7</td>
<td>4.649</td>
<td>seq_det/flag_5_ins727/Q</td>
<td>seq_det/data_2_ins731/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.751</td>
</tr>
<tr>
<td>8</td>
<td>5.128</td>
<td>div_clk/cnt_0_ins742/Q</td>
<td>div_clk/flag_ins786/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.272</td>
</tr>
<tr>
<td>9</td>
<td>5.155</td>
<td>div_clk/cnt_0_ins742/Q</td>
<td>div_clk/cnt_1_ins741/RESET</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.601</td>
</tr>
<tr>
<td>10</td>
<td>5.155</td>
<td>div_clk/cnt_0_ins742/Q</td>
<td>div_clk/cnt_2_ins740/RESET</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.601</td>
</tr>
<tr>
<td>11</td>
<td>5.155</td>
<td>div_clk/cnt_0_ins742/Q</td>
<td>div_clk/cnt_3_ins739/RESET</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.601</td>
</tr>
<tr>
<td>12</td>
<td>5.155</td>
<td>div_clk/cnt_0_ins742/Q</td>
<td>div_clk/cnt_4_ins738/RESET</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.601</td>
</tr>
<tr>
<td>13</td>
<td>5.194</td>
<td>seq_det/flag_5_ins727/Q</td>
<td>seq_det/data_3_ins945/RESET</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.563</td>
</tr>
<tr>
<td>14</td>
<td>5.245</td>
<td>key_control/seq_data_2_ins671/Q</td>
<td>seq_det/flag_1_ins715/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.155</td>
</tr>
<tr>
<td>15</td>
<td>5.497</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691/Q</td>
<td>key_control/u_btn_deb_key1/time_cnt_17_ins695/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.903</td>
</tr>
<tr>
<td>16</td>
<td>5.554</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691/Q</td>
<td>key_control/u_btn_deb_key1/time_cnt_16_ins675/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.846</td>
</tr>
<tr>
<td>17</td>
<td>5.576</td>
<td>key_control/seq_data_1_ins672/Q</td>
<td>seq_det/flag_0_ins734/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.824</td>
</tr>
<tr>
<td>18</td>
<td>5.607</td>
<td>div_clk/cnt_0_ins742/Q</td>
<td>div_clk/cnt_6_ins744/RESET</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.149</td>
</tr>
<tr>
<td>19</td>
<td>5.607</td>
<td>div_clk/cnt_0_ins742/Q</td>
<td>div_clk/cnt_0_ins742/RESET</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.149</td>
</tr>
<tr>
<td>20</td>
<td>5.607</td>
<td>div_clk/cnt_0_ins742/Q</td>
<td>div_clk/cnt_5_ins737/RESET</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.149</td>
</tr>
<tr>
<td>21</td>
<td>5.611</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691/Q</td>
<td>key_control/u_btn_deb_key1/time_cnt_15_ins676/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.789</td>
</tr>
<tr>
<td>22</td>
<td>5.668</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691/Q</td>
<td>key_control/u_btn_deb_key1/time_cnt_14_ins677/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.732</td>
</tr>
<tr>
<td>23</td>
<td>5.712</td>
<td>key_control/seq_data_2_ins671/Q</td>
<td>seq_det/flag_4_ins724/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.688</td>
</tr>
<tr>
<td>24</td>
<td>5.725</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691/Q</td>
<td>key_control/u_btn_deb_key1/time_cnt_13_ins678/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.675</td>
</tr>
<tr>
<td>25</td>
<td>5.782</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691/Q</td>
<td>key_control/u_btn_deb_key1/time_cnt_12_ins679/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.618</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>key_control/key_flag_2_ins877/Q</td>
<td>key_control/key_flag_2_ins877/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>key_control/key_flag_1_ins875/Q</td>
<td>key_control/key_flag_1_ins875/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>key_control/key_flag_0_ins873/Q</td>
<td>key_control/key_flag_0_ins873/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>div_clk/cnt_0_ins742/Q</td>
<td>div_clk/cnt_0_ins742/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>key_control/key_8_flag_ins871/Q</td>
<td>key_control/key_8_flag_ins871/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.730</td>
<td>div_clk/cnt_5_ins737/Q</td>
<td>div_clk/cnt_5_ins737/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>7</td>
<td>0.730</td>
<td>key_control/u_btn_deb_key8/time_cnt_17_ins714/Q</td>
<td>key_control/u_btn_deb_key8/time_cnt_17_ins714/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>8</td>
<td>0.730</td>
<td>key_control/u_btn_deb_key8/time_cnt_5_ins707/Q</td>
<td>key_control/u_btn_deb_key8/time_cnt_5_ins707/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>key_control/u_btn_deb_key8/time_cnt_3_ins709/Q</td>
<td>key_control/u_btn_deb_key8/time_cnt_3_ins709/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.730</td>
<td>key_control/u_btn_deb_key8/time_cnt_9_ins703/Q</td>
<td>key_control/u_btn_deb_key8/time_cnt_9_ins703/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>key_control/u_btn_deb_key8/time_cnt_11_ins701/Q</td>
<td>key_control/u_btn_deb_key8/time_cnt_11_ins701/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>key_control/u_btn_deb_key1/time_cnt_17_ins695/Q</td>
<td>key_control/u_btn_deb_key1/time_cnt_17_ins695/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>key_control/u_btn_deb_key1/time_cnt_11_ins680/Q</td>
<td>key_control/u_btn_deb_key1/time_cnt_11_ins680/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>key_control/u_btn_deb_key1/time_cnt_13_ins678/Q</td>
<td>key_control/u_btn_deb_key1/time_cnt_13_ins678/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>key_control/u_btn_deb_key1/time_cnt_5_ins686/Q</td>
<td>key_control/u_btn_deb_key1/time_cnt_5_ins686/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>key_control/u_btn_deb_key1/time_cnt_7_ins684/Q</td>
<td>key_control/u_btn_deb_key1/time_cnt_7_ins684/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>key_control/u_btn_deb_key8/time_cnt_15_ins697/Q</td>
<td>key_control/u_btn_deb_key8/time_cnt_15_ins697/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.835</td>
<td>key_in_led_d_1_ins669/Q</td>
<td>key_control/seq_data_1_ins672/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>19</td>
<td>0.844</td>
<td>key_control/key_8_flag_ins871/Q</td>
<td>key_control/seq_data_2_ins671/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.859</td>
</tr>
<tr>
<td>20</td>
<td>0.893</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691/Q</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>21</td>
<td>0.962</td>
<td>div_clk/cnt_4_ins738/Q</td>
<td>div_clk/cnt_4_ins738/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>22</td>
<td>0.962</td>
<td>key_control/u_btn_deb_key8/time_cnt_10_ins702/Q</td>
<td>key_control/u_btn_deb_key8/time_cnt_10_ins702/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>23</td>
<td>0.962</td>
<td>key_control/u_btn_deb_key1/time_cnt_4_ins687/Q</td>
<td>key_control/u_btn_deb_key1/time_cnt_4_ins687/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>24</td>
<td>0.962</td>
<td>key_control/u_btn_deb_key8/time_cnt_2_ins710/Q</td>
<td>key_control/u_btn_deb_key8/time_cnt_2_ins710/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>25</td>
<td>0.962</td>
<td>key_control/u_btn_deb_key1/time_cnt_6_ins685/Q</td>
<td>key_control/u_btn_deb_key1/time_cnt_6_ins685/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>key_in_led_d_2_ins668</td>
</tr>
<tr>
<td>2</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>key_in_led_d_0_ins670</td>
</tr>
<tr>
<td>3</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>key_control/key8_led_ins661</td>
</tr>
<tr>
<td>4</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>key_control/key_flag_2_ins877</td>
</tr>
<tr>
<td>5</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>key_control/u_btn_deb_key1/time_cnt_1_ins690</td>
</tr>
<tr>
<td>6</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>seq_det/flag_0_ins734</td>
</tr>
<tr>
<td>7</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>seq_det/data_0_ins733</td>
</tr>
<tr>
<td>8</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>key_control/u_btn_deb_key1/time_cnt_2_ins689</td>
</tr>
<tr>
<td>9</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>seq_det/data_1_ins732</td>
</tr>
<tr>
<td>10</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>seq_det/data_2_ins731</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key8/time_cnt_14_ins698</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key8/btn_out_0_ins713</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>key_control/u_btn_deb_key8/time_cnt_14_ins698/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C20[2][B]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key8/time_cnt_14_ins698/Q</td>
</tr>
<tr>
<td>5.249</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>key_control/u_btn_deb_key8/n43_ins1006/I0</td>
</tr>
<tr>
<td>6.310</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key8/n43_ins1006/F</td>
</tr>
<tr>
<td>6.728</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[3][A]</td>
<td>key_control/u_btn_deb_key8/n43_ins989/I0</td>
</tr>
<tr>
<td>7.827</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[3][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key8/n43_ins989/F</td>
</tr>
<tr>
<td>8.318</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>key_control/u_btn_deb_key8/n43_ins953/I2</td>
</tr>
<tr>
<td>9.120</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key8/n43_ins953/F</td>
</tr>
<tr>
<td>11.116</td>
<td>1.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key8/btn_out_0_ins713/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>key_control/u_btn_deb_key8/btn_out_0_ins713/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key8/btn_out_0_ins713</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>key_control/u_btn_deb_key8/btn_out_0_ins713</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.962, 43.910%; route: 3.325, 49.296%; tC2Q: 0.458, 6.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key1/time_cnt_6_ins685</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key1/btn_out_2_ins692</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>key_control/u_btn_deb_key1/time_cnt_6_ins685/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_6_ins685/Q</td>
</tr>
<tr>
<td>5.321</td>
<td>0.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[3][A]</td>
<td>key_control/u_btn_deb_key1/n43_ins1005/I0</td>
</tr>
<tr>
<td>6.347</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C16[3][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n43_ins1005/F</td>
</tr>
<tr>
<td>6.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>key_control/u_btn_deb_key1/n43_ins987/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n43_ins987/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[3][B]</td>
<td>key_control/u_btn_deb_key1/n43_ins952/I2</td>
</tr>
<tr>
<td>9.048</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C16[3][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n43_ins952/F</td>
</tr>
<tr>
<td>11.046</td>
<td>1.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/btn_out_2_ins692/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[A]</td>
<td>key_control/u_btn_deb_key1/btn_out_2_ins692/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key1/btn_out_2_ins692</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB21[A]</td>
<td>key_control/u_btn_deb_key1/btn_out_2_ins692</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.889, 43.274%; route: 3.329, 49.861%; tC2Q: 0.458, 6.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key1/time_cnt_6_ins685</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key1/btn_out_0_ins694</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>key_control/u_btn_deb_key1/time_cnt_6_ins685/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_6_ins685/Q</td>
</tr>
<tr>
<td>5.321</td>
<td>0.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[3][A]</td>
<td>key_control/u_btn_deb_key1/n43_ins1005/I0</td>
</tr>
<tr>
<td>6.347</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C16[3][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n43_ins1005/F</td>
</tr>
<tr>
<td>6.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>key_control/u_btn_deb_key1/n43_ins987/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n43_ins987/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[3][B]</td>
<td>key_control/u_btn_deb_key1/n43_ins952/I2</td>
</tr>
<tr>
<td>9.048</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C16[3][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n43_ins952/F</td>
</tr>
<tr>
<td>10.954</td>
<td>1.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/btn_out_0_ins694/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[A]</td>
<td>key_control/u_btn_deb_key1/btn_out_0_ins694/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key1/btn_out_0_ins694</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB20[A]</td>
<td>key_control/u_btn_deb_key1/btn_out_0_ins694</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.889, 43.882%; route: 3.236, 49.156%; tC2Q: 0.458, 6.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key1/time_cnt_6_ins685</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key1/btn_out_1_ins693</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>key_control/u_btn_deb_key1/time_cnt_6_ins685/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_6_ins685/Q</td>
</tr>
<tr>
<td>5.321</td>
<td>0.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[3][A]</td>
<td>key_control/u_btn_deb_key1/n43_ins1005/I0</td>
</tr>
<tr>
<td>6.347</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C16[3][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n43_ins1005/F</td>
</tr>
<tr>
<td>6.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>key_control/u_btn_deb_key1/n43_ins987/I2</td>
</tr>
<tr>
<td>7.827</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n43_ins987/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[3][B]</td>
<td>key_control/u_btn_deb_key1/n43_ins952/I2</td>
</tr>
<tr>
<td>9.048</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C16[3][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n43_ins952/F</td>
</tr>
<tr>
<td>10.954</td>
<td>1.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[B]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/btn_out_1_ins693/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[B]</td>
<td>key_control/u_btn_deb_key1/btn_out_1_ins693/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key1/btn_out_1_ins693</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB20[B]</td>
<td>key_control/u_btn_deb_key1/btn_out_1_ins693</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.889, 43.882%; route: 3.236, 49.156%; tC2Q: 0.458, 6.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_0_ins742</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/flag_ins786</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>div_clk/cnt_0_ins742/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_0_ins742/Q</td>
</tr>
<tr>
<td>5.250</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>div_clk/n11_ins997/I0</td>
</tr>
<tr>
<td>6.311</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">div_clk/n11_ins997/F</td>
</tr>
<tr>
<td>6.734</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>div_clk/n11_ins960/I2</td>
</tr>
<tr>
<td>7.833</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">div_clk/n11_ins960/F</td>
</tr>
<tr>
<td>8.652</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>div_clk/flag_ins967/I0</td>
</tr>
<tr>
<td>9.713</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">div_clk/flag_ins967/F</td>
</tr>
<tr>
<td>10.428</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">div_clk/flag_ins786/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>div_clk/flag_ins786/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/flag_ins786</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>div_clk/flag_ins786</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.221, 53.169%; route: 2.379, 39.266%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/seq_data_2_ins671</td>
</tr>
<tr>
<td class="label">To</td>
<td>seq_det/flag_3_ins721</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>key_control/seq_data_2_ins671/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[1][A]</td>
<td style=" font-weight:bold;">key_control/seq_data_2_ins671/Q</td>
</tr>
<tr>
<td>6.322</td>
<td>1.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>seq_det/n36_ins994/I3</td>
</tr>
<tr>
<td>7.421</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td style=" background: #97FFFF;">seq_det/n36_ins994/F</td>
</tr>
<tr>
<td>8.241</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>seq_det/n36_ins957/I2</td>
</tr>
<tr>
<td>9.340</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" background: #97FFFF;">seq_det/n36_ins957/F</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" font-weight:bold;">seq_det/flag_3_ins721/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>seq_det/flag_3_ins721/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>seq_det/flag_3_ins721</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>seq_det/flag_3_ins721</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.198, 44.222%; route: 2.314, 46.556%; tC2Q: 0.458, 9.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>seq_det/flag_5_ins727</td>
</tr>
<tr>
<td class="label">To</td>
<td>seq_det/data_2_ins731</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>seq_det/flag_5_ins727/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C27[0][B]</td>
<td style=" font-weight:bold;">seq_det/flag_5_ins727/Q</td>
</tr>
<tr>
<td>5.662</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td>seq_det/n76_ins999/I0</td>
</tr>
<tr>
<td>6.694</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][B]</td>
<td style=" background: #97FFFF;">seq_det/n76_ins999/F</td>
</tr>
<tr>
<td>6.705</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>seq_det/data_3_ins986/I3</td>
</tr>
<tr>
<td>7.804</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C29[2][A]</td>
<td style=" background: #97FFFF;">seq_det/data_3_ins986/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>seq_det/n75_ins970/I1</td>
</tr>
<tr>
<td>9.121</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td style=" background: #97FFFF;">seq_det/n75_ins970/F</td>
</tr>
<tr>
<td>9.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td style=" font-weight:bold;">seq_det/data_2_ins731/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>seq_det/data_2_ins731/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>seq_det/data_2_ins731</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>seq_det/data_2_ins731</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 62.153%; route: 1.340, 28.201%; tC2Q: 0.458, 9.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_0_ins742</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/flag_ins786</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>div_clk/cnt_0_ins742/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_0_ins742/Q</td>
</tr>
<tr>
<td>5.250</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>div_clk/n11_ins997/I0</td>
</tr>
<tr>
<td>6.311</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">div_clk/n11_ins997/F</td>
</tr>
<tr>
<td>6.734</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>div_clk/n40_ins961/I3</td>
</tr>
<tr>
<td>7.833</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">div_clk/n40_ins961/F</td>
</tr>
<tr>
<td>8.642</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">div_clk/flag_ins786/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>div_clk/flag_ins786/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/flag_ins786</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>div_clk/flag_ins786</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 50.565%; route: 1.653, 38.706%; tC2Q: 0.458, 10.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_0_ins742</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_1_ins741</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>div_clk/cnt_0_ins742/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_0_ins742/Q</td>
</tr>
<tr>
<td>5.250</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>div_clk/n11_ins997/I0</td>
</tr>
<tr>
<td>6.311</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">div_clk/n11_ins997/F</td>
</tr>
<tr>
<td>6.734</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>div_clk/n11_ins960/I2</td>
</tr>
<tr>
<td>7.795</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">div_clk/n11_ins960/F</td>
</tr>
<tr>
<td>8.972</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_1_ins741/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>div_clk/cnt_1_ins741/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/cnt_1_ins741</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>div_clk/cnt_1_ins741</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.122, 46.116%; route: 2.021, 43.923%; tC2Q: 0.458, 9.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_0_ins742</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_2_ins740</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>div_clk/cnt_0_ins742/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_0_ins742/Q</td>
</tr>
<tr>
<td>5.250</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>div_clk/n11_ins997/I0</td>
</tr>
<tr>
<td>6.311</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">div_clk/n11_ins997/F</td>
</tr>
<tr>
<td>6.734</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>div_clk/n11_ins960/I2</td>
</tr>
<tr>
<td>7.795</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">div_clk/n11_ins960/F</td>
</tr>
<tr>
<td>8.972</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td style=" font-weight:bold;">div_clk/cnt_2_ins740/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>div_clk/cnt_2_ins740/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/cnt_2_ins740</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>div_clk/cnt_2_ins740</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.122, 46.116%; route: 2.021, 43.923%; tC2Q: 0.458, 9.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_0_ins742</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_3_ins739</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>div_clk/cnt_0_ins742/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_0_ins742/Q</td>
</tr>
<tr>
<td>5.250</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>div_clk/n11_ins997/I0</td>
</tr>
<tr>
<td>6.311</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">div_clk/n11_ins997/F</td>
</tr>
<tr>
<td>6.734</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>div_clk/n11_ins960/I2</td>
</tr>
<tr>
<td>7.795</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">div_clk/n11_ins960/F</td>
</tr>
<tr>
<td>8.972</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_3_ins739/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>div_clk/cnt_3_ins739/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/cnt_3_ins739</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>div_clk/cnt_3_ins739</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.122, 46.116%; route: 2.021, 43.923%; tC2Q: 0.458, 9.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_0_ins742</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_4_ins738</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>div_clk/cnt_0_ins742/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_0_ins742/Q</td>
</tr>
<tr>
<td>5.250</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>div_clk/n11_ins997/I0</td>
</tr>
<tr>
<td>6.311</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">div_clk/n11_ins997/F</td>
</tr>
<tr>
<td>6.734</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>div_clk/n11_ins960/I2</td>
</tr>
<tr>
<td>7.795</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">div_clk/n11_ins960/F</td>
</tr>
<tr>
<td>8.972</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" font-weight:bold;">div_clk/cnt_4_ins738/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>div_clk/cnt_4_ins738/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/cnt_4_ins738</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>div_clk/cnt_4_ins738</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.122, 46.116%; route: 2.021, 43.923%; tC2Q: 0.458, 9.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>seq_det/flag_5_ins727</td>
</tr>
<tr>
<td class="label">To</td>
<td>seq_det/data_3_ins945</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>seq_det/flag_5_ins727/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C27[0][B]</td>
<td style=" font-weight:bold;">seq_det/flag_5_ins727/Q</td>
</tr>
<tr>
<td>5.662</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td>seq_det/n76_ins999/I0</td>
</tr>
<tr>
<td>6.694</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][B]</td>
<td style=" background: #97FFFF;">seq_det/n76_ins999/F</td>
</tr>
<tr>
<td>6.705</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>seq_det/data_3_ins986/I3</td>
</tr>
<tr>
<td>7.766</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C29[2][A]</td>
<td style=" background: #97FFFF;">seq_det/data_3_ins986/F</td>
</tr>
<tr>
<td>8.933</td>
<td>1.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">seq_det/data_3_ins945/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>seq_det/data_3_ins945/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>seq_det/data_3_ins945</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>seq_det/data_3_ins945</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.093, 45.868%; route: 2.012, 44.088%; tC2Q: 0.458, 10.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/seq_data_2_ins671</td>
</tr>
<tr>
<td class="label">To</td>
<td>seq_det/flag_1_ins715</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>key_control/seq_data_2_ins671/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[1][A]</td>
<td style=" font-weight:bold;">key_control/seq_data_2_ins671/Q</td>
</tr>
<tr>
<td>6.322</td>
<td>1.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td>seq_det/n18_ins992/I3</td>
</tr>
<tr>
<td>7.421</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td style=" background: #97FFFF;">seq_det/n18_ins992/F</td>
</tr>
<tr>
<td>7.426</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>seq_det/n18_ins955/I2</td>
</tr>
<tr>
<td>8.525</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">seq_det/n18_ins955/F</td>
</tr>
<tr>
<td>8.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">seq_det/flag_1_ins715/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>seq_det/flag_1_ins715/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>seq_det/flag_1_ins715</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>seq_det/flag_1_ins715</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.198, 52.901%; route: 1.499, 36.069%; tC2Q: 0.458, 11.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key1/time_cnt_17_ins695</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_0_ins691/Q</td>
</tr>
<tr>
<td>6.305</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td>key_control/u_btn_deb_key1/n22_ins800/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n22_ins800/COUT</td>
</tr>
<tr>
<td>6.855</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td>key_control/u_btn_deb_key1/n21_ins801/CIN</td>
</tr>
<tr>
<td>6.912</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n21_ins801/COUT</td>
</tr>
<tr>
<td>6.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][A]</td>
<td>key_control/u_btn_deb_key1/n20_ins802/CIN</td>
</tr>
<tr>
<td>6.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n20_ins802/COUT</td>
</tr>
<tr>
<td>6.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td>key_control/u_btn_deb_key1/n19_ins803/CIN</td>
</tr>
<tr>
<td>7.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n19_ins803/COUT</td>
</tr>
<tr>
<td>7.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td>key_control/u_btn_deb_key1/n18_ins804/CIN</td>
</tr>
<tr>
<td>7.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n18_ins804/COUT</td>
</tr>
<tr>
<td>7.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>key_control/u_btn_deb_key1/n17_ins805/CIN</td>
</tr>
<tr>
<td>7.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n17_ins805/COUT</td>
</tr>
<tr>
<td>7.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>key_control/u_btn_deb_key1/n16_ins806/CIN</td>
</tr>
<tr>
<td>7.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n16_ins806/COUT</td>
</tr>
<tr>
<td>7.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][B]</td>
<td>key_control/u_btn_deb_key1/n15_ins807/CIN</td>
</tr>
<tr>
<td>7.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n15_ins807/COUT</td>
</tr>
<tr>
<td>7.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][A]</td>
<td>key_control/u_btn_deb_key1/n14_ins808/CIN</td>
</tr>
<tr>
<td>7.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n14_ins808/COUT</td>
</tr>
<tr>
<td>7.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][B]</td>
<td>key_control/u_btn_deb_key1/n13_ins809/CIN</td>
</tr>
<tr>
<td>7.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n13_ins809/COUT</td>
</tr>
<tr>
<td>7.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[0][A]</td>
<td>key_control/u_btn_deb_key1/n12_ins810/CIN</td>
</tr>
<tr>
<td>7.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n12_ins810/COUT</td>
</tr>
<tr>
<td>7.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td>key_control/u_btn_deb_key1/n11_ins811/CIN</td>
</tr>
<tr>
<td>7.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n11_ins811/COUT</td>
</tr>
<tr>
<td>7.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>key_control/u_btn_deb_key1/n10_ins812/CIN</td>
</tr>
<tr>
<td>7.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n10_ins812/COUT</td>
</tr>
<tr>
<td>7.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][B]</td>
<td>key_control/u_btn_deb_key1/n9_ins813/CIN</td>
</tr>
<tr>
<td>7.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n9_ins813/COUT</td>
</tr>
<tr>
<td>7.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[2][A]</td>
<td>key_control/u_btn_deb_key1/n8_ins814/CIN</td>
</tr>
<tr>
<td>7.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n8_ins814/COUT</td>
</tr>
<tr>
<td>7.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[2][B]</td>
<td>key_control/u_btn_deb_key1/n7_ins815/CIN</td>
</tr>
<tr>
<td>7.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n7_ins815/COUT</td>
</tr>
<tr>
<td>7.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C18[0][A]</td>
<td>key_control/u_btn_deb_key1/n6_ins816/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n6_ins816/SUM</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_17_ins695/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_17_ins695/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key1/time_cnt_17_ins695</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_17_ins695</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.968, 50.421%; route: 1.477, 37.836%; tC2Q: 0.458, 11.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key1/time_cnt_16_ins675</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_0_ins691/Q</td>
</tr>
<tr>
<td>6.305</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td>key_control/u_btn_deb_key1/n22_ins800/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n22_ins800/COUT</td>
</tr>
<tr>
<td>6.855</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td>key_control/u_btn_deb_key1/n21_ins801/CIN</td>
</tr>
<tr>
<td>6.912</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n21_ins801/COUT</td>
</tr>
<tr>
<td>6.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][A]</td>
<td>key_control/u_btn_deb_key1/n20_ins802/CIN</td>
</tr>
<tr>
<td>6.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n20_ins802/COUT</td>
</tr>
<tr>
<td>6.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td>key_control/u_btn_deb_key1/n19_ins803/CIN</td>
</tr>
<tr>
<td>7.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n19_ins803/COUT</td>
</tr>
<tr>
<td>7.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td>key_control/u_btn_deb_key1/n18_ins804/CIN</td>
</tr>
<tr>
<td>7.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n18_ins804/COUT</td>
</tr>
<tr>
<td>7.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>key_control/u_btn_deb_key1/n17_ins805/CIN</td>
</tr>
<tr>
<td>7.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n17_ins805/COUT</td>
</tr>
<tr>
<td>7.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>key_control/u_btn_deb_key1/n16_ins806/CIN</td>
</tr>
<tr>
<td>7.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n16_ins806/COUT</td>
</tr>
<tr>
<td>7.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][B]</td>
<td>key_control/u_btn_deb_key1/n15_ins807/CIN</td>
</tr>
<tr>
<td>7.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n15_ins807/COUT</td>
</tr>
<tr>
<td>7.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][A]</td>
<td>key_control/u_btn_deb_key1/n14_ins808/CIN</td>
</tr>
<tr>
<td>7.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n14_ins808/COUT</td>
</tr>
<tr>
<td>7.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][B]</td>
<td>key_control/u_btn_deb_key1/n13_ins809/CIN</td>
</tr>
<tr>
<td>7.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n13_ins809/COUT</td>
</tr>
<tr>
<td>7.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[0][A]</td>
<td>key_control/u_btn_deb_key1/n12_ins810/CIN</td>
</tr>
<tr>
<td>7.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n12_ins810/COUT</td>
</tr>
<tr>
<td>7.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td>key_control/u_btn_deb_key1/n11_ins811/CIN</td>
</tr>
<tr>
<td>7.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n11_ins811/COUT</td>
</tr>
<tr>
<td>7.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>key_control/u_btn_deb_key1/n10_ins812/CIN</td>
</tr>
<tr>
<td>7.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n10_ins812/COUT</td>
</tr>
<tr>
<td>7.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][B]</td>
<td>key_control/u_btn_deb_key1/n9_ins813/CIN</td>
</tr>
<tr>
<td>7.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n9_ins813/COUT</td>
</tr>
<tr>
<td>7.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[2][A]</td>
<td>key_control/u_btn_deb_key1/n8_ins814/CIN</td>
</tr>
<tr>
<td>7.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n8_ins814/COUT</td>
</tr>
<tr>
<td>7.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[2][B]</td>
<td>key_control/u_btn_deb_key1/n7_ins815/CIN</td>
</tr>
<tr>
<td>8.216</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n7_ins815/SUM</td>
</tr>
<tr>
<td>8.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_16_ins675/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>key_control/u_btn_deb_key1/time_cnt_16_ins675/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key1/time_cnt_16_ins675</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>key_control/u_btn_deb_key1/time_cnt_16_ins675</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.911, 49.687%; route: 1.477, 38.397%; tC2Q: 0.458, 11.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/seq_data_1_ins672</td>
</tr>
<tr>
<td class="label">To</td>
<td>seq_det/flag_0_ins734</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>key_control/seq_data_1_ins672/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">key_control/seq_data_1_ins672/Q</td>
</tr>
<tr>
<td>6.125</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>seq_det/n9_ins991/I3</td>
</tr>
<tr>
<td>7.157</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td style=" background: #97FFFF;">seq_det/n9_ins991/F</td>
</tr>
<tr>
<td>7.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>seq_det/n9_ins954/I2</td>
</tr>
<tr>
<td>8.194</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">seq_det/n9_ins954/F</td>
</tr>
<tr>
<td>8.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" font-weight:bold;">seq_det/flag_0_ins734/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>seq_det/flag_0_ins734/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>seq_det/flag_0_ins734</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>seq_det/flag_0_ins734</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 53.975%; route: 1.302, 34.039%; tC2Q: 0.458, 11.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_0_ins742</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_6_ins744</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>div_clk/cnt_0_ins742/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_0_ins742/Q</td>
</tr>
<tr>
<td>5.250</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>div_clk/n11_ins997/I0</td>
</tr>
<tr>
<td>6.311</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">div_clk/n11_ins997/F</td>
</tr>
<tr>
<td>6.734</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>div_clk/n11_ins960/I2</td>
</tr>
<tr>
<td>7.795</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">div_clk/n11_ins960/F</td>
</tr>
<tr>
<td>8.520</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">div_clk/cnt_6_ins744/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>div_clk/cnt_6_ins744/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/cnt_6_ins744</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>div_clk/cnt_6_ins744</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.122, 51.140%; route: 1.569, 37.814%; tC2Q: 0.458, 11.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_0_ins742</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_0_ins742</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>div_clk/cnt_0_ins742/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_0_ins742/Q</td>
</tr>
<tr>
<td>5.250</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>div_clk/n11_ins997/I0</td>
</tr>
<tr>
<td>6.311</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">div_clk/n11_ins997/F</td>
</tr>
<tr>
<td>6.734</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>div_clk/n11_ins960/I2</td>
</tr>
<tr>
<td>7.795</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">div_clk/n11_ins960/F</td>
</tr>
<tr>
<td>8.520</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_0_ins742/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>div_clk/cnt_0_ins742/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/cnt_0_ins742</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>div_clk/cnt_0_ins742</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.122, 51.140%; route: 1.569, 37.814%; tC2Q: 0.458, 11.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_0_ins742</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_5_ins737</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>div_clk/cnt_0_ins742/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_0_ins742/Q</td>
</tr>
<tr>
<td>5.250</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>div_clk/n11_ins997/I0</td>
</tr>
<tr>
<td>6.311</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">div_clk/n11_ins997/F</td>
</tr>
<tr>
<td>6.734</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>div_clk/n11_ins960/I2</td>
</tr>
<tr>
<td>7.795</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">div_clk/n11_ins960/F</td>
</tr>
<tr>
<td>8.520</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_5_ins737/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>div_clk/cnt_5_ins737/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/cnt_5_ins737</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>div_clk/cnt_5_ins737</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.122, 51.140%; route: 1.569, 37.814%; tC2Q: 0.458, 11.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key1/time_cnt_15_ins676</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_0_ins691/Q</td>
</tr>
<tr>
<td>6.305</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td>key_control/u_btn_deb_key1/n22_ins800/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n22_ins800/COUT</td>
</tr>
<tr>
<td>6.855</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td>key_control/u_btn_deb_key1/n21_ins801/CIN</td>
</tr>
<tr>
<td>6.912</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n21_ins801/COUT</td>
</tr>
<tr>
<td>6.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][A]</td>
<td>key_control/u_btn_deb_key1/n20_ins802/CIN</td>
</tr>
<tr>
<td>6.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n20_ins802/COUT</td>
</tr>
<tr>
<td>6.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td>key_control/u_btn_deb_key1/n19_ins803/CIN</td>
</tr>
<tr>
<td>7.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n19_ins803/COUT</td>
</tr>
<tr>
<td>7.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td>key_control/u_btn_deb_key1/n18_ins804/CIN</td>
</tr>
<tr>
<td>7.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n18_ins804/COUT</td>
</tr>
<tr>
<td>7.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>key_control/u_btn_deb_key1/n17_ins805/CIN</td>
</tr>
<tr>
<td>7.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n17_ins805/COUT</td>
</tr>
<tr>
<td>7.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>key_control/u_btn_deb_key1/n16_ins806/CIN</td>
</tr>
<tr>
<td>7.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n16_ins806/COUT</td>
</tr>
<tr>
<td>7.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][B]</td>
<td>key_control/u_btn_deb_key1/n15_ins807/CIN</td>
</tr>
<tr>
<td>7.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n15_ins807/COUT</td>
</tr>
<tr>
<td>7.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][A]</td>
<td>key_control/u_btn_deb_key1/n14_ins808/CIN</td>
</tr>
<tr>
<td>7.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n14_ins808/COUT</td>
</tr>
<tr>
<td>7.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][B]</td>
<td>key_control/u_btn_deb_key1/n13_ins809/CIN</td>
</tr>
<tr>
<td>7.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n13_ins809/COUT</td>
</tr>
<tr>
<td>7.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[0][A]</td>
<td>key_control/u_btn_deb_key1/n12_ins810/CIN</td>
</tr>
<tr>
<td>7.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n12_ins810/COUT</td>
</tr>
<tr>
<td>7.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td>key_control/u_btn_deb_key1/n11_ins811/CIN</td>
</tr>
<tr>
<td>7.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n11_ins811/COUT</td>
</tr>
<tr>
<td>7.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>key_control/u_btn_deb_key1/n10_ins812/CIN</td>
</tr>
<tr>
<td>7.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n10_ins812/COUT</td>
</tr>
<tr>
<td>7.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][B]</td>
<td>key_control/u_btn_deb_key1/n9_ins813/CIN</td>
</tr>
<tr>
<td>7.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n9_ins813/COUT</td>
</tr>
<tr>
<td>7.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[2][A]</td>
<td>key_control/u_btn_deb_key1/n8_ins814/CIN</td>
</tr>
<tr>
<td>8.159</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n8_ins814/SUM</td>
</tr>
<tr>
<td>8.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_15_ins676/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_15_ins676/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key1/time_cnt_15_ins676</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_15_ins676</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 48.930%; route: 1.477, 38.974%; tC2Q: 0.458, 12.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key1/time_cnt_14_ins677</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_0_ins691/Q</td>
</tr>
<tr>
<td>6.305</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td>key_control/u_btn_deb_key1/n22_ins800/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n22_ins800/COUT</td>
</tr>
<tr>
<td>6.855</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td>key_control/u_btn_deb_key1/n21_ins801/CIN</td>
</tr>
<tr>
<td>6.912</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n21_ins801/COUT</td>
</tr>
<tr>
<td>6.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][A]</td>
<td>key_control/u_btn_deb_key1/n20_ins802/CIN</td>
</tr>
<tr>
<td>6.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n20_ins802/COUT</td>
</tr>
<tr>
<td>6.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td>key_control/u_btn_deb_key1/n19_ins803/CIN</td>
</tr>
<tr>
<td>7.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n19_ins803/COUT</td>
</tr>
<tr>
<td>7.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td>key_control/u_btn_deb_key1/n18_ins804/CIN</td>
</tr>
<tr>
<td>7.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n18_ins804/COUT</td>
</tr>
<tr>
<td>7.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>key_control/u_btn_deb_key1/n17_ins805/CIN</td>
</tr>
<tr>
<td>7.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n17_ins805/COUT</td>
</tr>
<tr>
<td>7.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>key_control/u_btn_deb_key1/n16_ins806/CIN</td>
</tr>
<tr>
<td>7.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n16_ins806/COUT</td>
</tr>
<tr>
<td>7.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][B]</td>
<td>key_control/u_btn_deb_key1/n15_ins807/CIN</td>
</tr>
<tr>
<td>7.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n15_ins807/COUT</td>
</tr>
<tr>
<td>7.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][A]</td>
<td>key_control/u_btn_deb_key1/n14_ins808/CIN</td>
</tr>
<tr>
<td>7.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n14_ins808/COUT</td>
</tr>
<tr>
<td>7.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][B]</td>
<td>key_control/u_btn_deb_key1/n13_ins809/CIN</td>
</tr>
<tr>
<td>7.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n13_ins809/COUT</td>
</tr>
<tr>
<td>7.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[0][A]</td>
<td>key_control/u_btn_deb_key1/n12_ins810/CIN</td>
</tr>
<tr>
<td>7.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n12_ins810/COUT</td>
</tr>
<tr>
<td>7.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td>key_control/u_btn_deb_key1/n11_ins811/CIN</td>
</tr>
<tr>
<td>7.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n11_ins811/COUT</td>
</tr>
<tr>
<td>7.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>key_control/u_btn_deb_key1/n10_ins812/CIN</td>
</tr>
<tr>
<td>7.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n10_ins812/COUT</td>
</tr>
<tr>
<td>7.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][B]</td>
<td>key_control/u_btn_deb_key1/n9_ins813/CIN</td>
</tr>
<tr>
<td>8.102</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n9_ins813/SUM</td>
</tr>
<tr>
<td>8.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_14_ins677/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td>key_control/u_btn_deb_key1/time_cnt_14_ins677/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key1/time_cnt_14_ins677</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[1][B]</td>
<td>key_control/u_btn_deb_key1/time_cnt_14_ins677</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.797, 48.150%; route: 1.477, 39.569%; tC2Q: 0.458, 12.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/seq_data_2_ins671</td>
</tr>
<tr>
<td class="label">To</td>
<td>seq_det/flag_4_ins724</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>key_control/seq_data_2_ins671/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[1][A]</td>
<td style=" font-weight:bold;">key_control/seq_data_2_ins671/Q</td>
</tr>
<tr>
<td>6.131</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>seq_det/n45_ins995/I3</td>
</tr>
<tr>
<td>6.953</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td style=" background: #97FFFF;">seq_det/n45_ins995/F</td>
</tr>
<tr>
<td>6.959</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>seq_det/n45_ins958/I2</td>
</tr>
<tr>
<td>8.058</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" background: #97FFFF;">seq_det/n45_ins958/F</td>
</tr>
<tr>
<td>8.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" font-weight:bold;">seq_det/flag_4_ins724/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>seq_det/flag_4_ins724/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>seq_det/flag_4_ins724</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>seq_det/flag_4_ins724</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 52.091%; route: 1.308, 35.480%; tC2Q: 0.458, 12.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key1/time_cnt_13_ins678</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_0_ins691/Q</td>
</tr>
<tr>
<td>6.305</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td>key_control/u_btn_deb_key1/n22_ins800/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n22_ins800/COUT</td>
</tr>
<tr>
<td>6.855</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td>key_control/u_btn_deb_key1/n21_ins801/CIN</td>
</tr>
<tr>
<td>6.912</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n21_ins801/COUT</td>
</tr>
<tr>
<td>6.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][A]</td>
<td>key_control/u_btn_deb_key1/n20_ins802/CIN</td>
</tr>
<tr>
<td>6.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n20_ins802/COUT</td>
</tr>
<tr>
<td>6.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td>key_control/u_btn_deb_key1/n19_ins803/CIN</td>
</tr>
<tr>
<td>7.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n19_ins803/COUT</td>
</tr>
<tr>
<td>7.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td>key_control/u_btn_deb_key1/n18_ins804/CIN</td>
</tr>
<tr>
<td>7.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n18_ins804/COUT</td>
</tr>
<tr>
<td>7.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>key_control/u_btn_deb_key1/n17_ins805/CIN</td>
</tr>
<tr>
<td>7.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n17_ins805/COUT</td>
</tr>
<tr>
<td>7.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>key_control/u_btn_deb_key1/n16_ins806/CIN</td>
</tr>
<tr>
<td>7.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n16_ins806/COUT</td>
</tr>
<tr>
<td>7.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][B]</td>
<td>key_control/u_btn_deb_key1/n15_ins807/CIN</td>
</tr>
<tr>
<td>7.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n15_ins807/COUT</td>
</tr>
<tr>
<td>7.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][A]</td>
<td>key_control/u_btn_deb_key1/n14_ins808/CIN</td>
</tr>
<tr>
<td>7.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n14_ins808/COUT</td>
</tr>
<tr>
<td>7.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][B]</td>
<td>key_control/u_btn_deb_key1/n13_ins809/CIN</td>
</tr>
<tr>
<td>7.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n13_ins809/COUT</td>
</tr>
<tr>
<td>7.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[0][A]</td>
<td>key_control/u_btn_deb_key1/n12_ins810/CIN</td>
</tr>
<tr>
<td>7.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n12_ins810/COUT</td>
</tr>
<tr>
<td>7.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td>key_control/u_btn_deb_key1/n11_ins811/CIN</td>
</tr>
<tr>
<td>7.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n11_ins811/COUT</td>
</tr>
<tr>
<td>7.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>key_control/u_btn_deb_key1/n10_ins812/CIN</td>
</tr>
<tr>
<td>8.045</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n10_ins812/SUM</td>
</tr>
<tr>
<td>8.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_13_ins678/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_13_ins678/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key1/time_cnt_13_ins678</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_13_ins678</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.740, 47.346%; route: 1.477, 40.183%; tC2Q: 0.458, 12.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key1/time_cnt_12_ins679</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_0_ins691/Q</td>
</tr>
<tr>
<td>6.305</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td>key_control/u_btn_deb_key1/n22_ins800/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n22_ins800/COUT</td>
</tr>
<tr>
<td>6.855</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td>key_control/u_btn_deb_key1/n21_ins801/CIN</td>
</tr>
<tr>
<td>6.912</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n21_ins801/COUT</td>
</tr>
<tr>
<td>6.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][A]</td>
<td>key_control/u_btn_deb_key1/n20_ins802/CIN</td>
</tr>
<tr>
<td>6.969</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n20_ins802/COUT</td>
</tr>
<tr>
<td>6.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td>key_control/u_btn_deb_key1/n19_ins803/CIN</td>
</tr>
<tr>
<td>7.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n19_ins803/COUT</td>
</tr>
<tr>
<td>7.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td>key_control/u_btn_deb_key1/n18_ins804/CIN</td>
</tr>
<tr>
<td>7.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n18_ins804/COUT</td>
</tr>
<tr>
<td>7.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>key_control/u_btn_deb_key1/n17_ins805/CIN</td>
</tr>
<tr>
<td>7.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n17_ins805/COUT</td>
</tr>
<tr>
<td>7.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>key_control/u_btn_deb_key1/n16_ins806/CIN</td>
</tr>
<tr>
<td>7.197</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n16_ins806/COUT</td>
</tr>
<tr>
<td>7.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][B]</td>
<td>key_control/u_btn_deb_key1/n15_ins807/CIN</td>
</tr>
<tr>
<td>7.254</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n15_ins807/COUT</td>
</tr>
<tr>
<td>7.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][A]</td>
<td>key_control/u_btn_deb_key1/n14_ins808/CIN</td>
</tr>
<tr>
<td>7.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n14_ins808/COUT</td>
</tr>
<tr>
<td>7.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][B]</td>
<td>key_control/u_btn_deb_key1/n13_ins809/CIN</td>
</tr>
<tr>
<td>7.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n13_ins809/COUT</td>
</tr>
<tr>
<td>7.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[0][A]</td>
<td>key_control/u_btn_deb_key1/n12_ins810/CIN</td>
</tr>
<tr>
<td>7.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n12_ins810/COUT</td>
</tr>
<tr>
<td>7.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td>key_control/u_btn_deb_key1/n11_ins811/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n11_ins811/SUM</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_12_ins679/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>key_control/u_btn_deb_key1/time_cnt_12_ins679/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key1/time_cnt_12_ins679</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>key_control/u_btn_deb_key1/time_cnt_12_ins679</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.683, 46.516%; route: 1.477, 40.816%; tC2Q: 0.458, 12.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/key_flag_2_ins877</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/key_flag_2_ins877</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>key_control/key_flag_2_ins877/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">key_control/key_flag_2_ins877/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>key_control/n42_ins1015/I0</td>
</tr>
<tr>
<td>4.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" background: #97FFFF;">key_control/n42_ins1015/F</td>
</tr>
<tr>
<td>4.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">key_control/key_flag_2_ins877/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>key_control/key_flag_2_ins877/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/key_flag_2_ins877</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>key_control/key_flag_2_ins877</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/key_flag_1_ins875</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/key_flag_1_ins875</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>key_control/key_flag_1_ins875/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">key_control/key_flag_1_ins875/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>key_control/n34_ins1014/I0</td>
</tr>
<tr>
<td>4.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">key_control/n34_ins1014/F</td>
</tr>
<tr>
<td>4.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">key_control/key_flag_1_ins875/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>key_control/key_flag_1_ins875/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/key_flag_1_ins875</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>key_control/key_flag_1_ins875</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/key_flag_0_ins873</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/key_flag_0_ins873</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>key_control/key_flag_0_ins873/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">key_control/key_flag_0_ins873/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>key_control/n26_ins1013/I0</td>
</tr>
<tr>
<td>4.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" background: #97FFFF;">key_control/n26_ins1013/F</td>
</tr>
<tr>
<td>4.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">key_control/key_flag_0_ins873/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>key_control/key_flag_0_ins873/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/key_flag_0_ins873</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>key_control/key_flag_0_ins873</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_0_ins742</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_0_ins742</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>div_clk/cnt_0_ins742/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_0_ins742/Q</td>
</tr>
<tr>
<td>3.697</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>div_clk/n19_ins1017/I0</td>
</tr>
<tr>
<td>4.069</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">div_clk/n19_ins1017/F</td>
</tr>
<tr>
<td>4.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_0_ins742/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>div_clk/cnt_0_ins742/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/cnt_0_ins742</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>div_clk/cnt_0_ins742</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/key_8_flag_ins871</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/key_8_flag_ins871</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>key_control/key_8_flag_ins871/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">key_control/key_8_flag_ins871/Q</td>
</tr>
<tr>
<td>3.697</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>key_control/n27_ins1012/I0</td>
</tr>
<tr>
<td>4.069</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">key_control/n27_ins1012/F</td>
</tr>
<tr>
<td>4.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">key_control/key_8_flag_ins871/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>key_control/key_8_flag_ins871/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/key_8_flag_ins871</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>key_control/key_8_flag_ins871</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_5_ins737</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_5_ins737</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>div_clk/cnt_5_ins737/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_5_ins737/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C11[0][A]</td>
<td>div_clk/n14_ins797/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">div_clk/n14_ins797/SUM</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_5_ins737/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>div_clk/cnt_5_ins737/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/cnt_5_ins737</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>div_clk/cnt_5_ins737</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key8/time_cnt_17_ins714</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key8/time_cnt_17_ins714</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/u_btn_deb_key8/time_cnt_17_ins714/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key8/time_cnt_17_ins714/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>key_control/u_btn_deb_key8/n6_ins834/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key8/n6_ins834/SUM</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key8/time_cnt_17_ins714/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/u_btn_deb_key8/time_cnt_17_ins714/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key8/time_cnt_17_ins714</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/u_btn_deb_key8/time_cnt_17_ins714</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key8/time_cnt_5_ins707</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key8/time_cnt_5_ins707</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>key_control/u_btn_deb_key8/time_cnt_5_ins707/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key8/time_cnt_5_ins707/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C19[1][A]</td>
<td>key_control/u_btn_deb_key8/n18_ins822/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key8/n18_ins822/SUM</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key8/time_cnt_5_ins707/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>key_control/u_btn_deb_key8/time_cnt_5_ins707/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key8/time_cnt_5_ins707</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>key_control/u_btn_deb_key8/time_cnt_5_ins707</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key8/time_cnt_3_ins709</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key8/time_cnt_3_ins709</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>key_control/u_btn_deb_key8/time_cnt_3_ins709/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key8/time_cnt_3_ins709/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C19[0][A]</td>
<td>key_control/u_btn_deb_key8/n20_ins820/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key8/n20_ins820/SUM</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key8/time_cnt_3_ins709/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>key_control/u_btn_deb_key8/time_cnt_3_ins709/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key8/time_cnt_3_ins709</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>key_control/u_btn_deb_key8/time_cnt_3_ins709</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key8/time_cnt_9_ins703</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key8/time_cnt_9_ins703</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>key_control/u_btn_deb_key8/time_cnt_9_ins703/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key8/time_cnt_9_ins703/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C20[0][A]</td>
<td>key_control/u_btn_deb_key8/n14_ins826/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key8/n14_ins826/SUM</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key8/time_cnt_9_ins703/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>key_control/u_btn_deb_key8/time_cnt_9_ins703/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key8/time_cnt_9_ins703</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>key_control/u_btn_deb_key8/time_cnt_9_ins703</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key8/time_cnt_11_ins701</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key8/time_cnt_11_ins701</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>key_control/u_btn_deb_key8/time_cnt_11_ins701/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key8/time_cnt_11_ins701/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C20[1][A]</td>
<td>key_control/u_btn_deb_key8/n12_ins828/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key8/n12_ins828/SUM</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key8/time_cnt_11_ins701/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>key_control/u_btn_deb_key8/time_cnt_11_ins701/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key8/time_cnt_11_ins701</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>key_control/u_btn_deb_key8/time_cnt_11_ins701</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key1/time_cnt_17_ins695</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key1/time_cnt_17_ins695</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_17_ins695/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_17_ins695/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][A]</td>
<td>key_control/u_btn_deb_key1/n6_ins816/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n6_ins816/SUM</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_17_ins695/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_17_ins695/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key1/time_cnt_17_ins695</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_17_ins695</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key1/time_cnt_11_ins680</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key1/time_cnt_11_ins680</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_11_ins680/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_11_ins680/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][A]</td>
<td>key_control/u_btn_deb_key1/n12_ins810/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n12_ins810/SUM</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_11_ins680/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_11_ins680/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key1/time_cnt_11_ins680</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_11_ins680</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key1/time_cnt_13_ins678</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key1/time_cnt_13_ins678</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_13_ins678/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_13_ins678/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>key_control/u_btn_deb_key1/n10_ins812/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n10_ins812/SUM</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_13_ins678/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_13_ins678/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key1/time_cnt_13_ins678</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_13_ins678</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key1/time_cnt_5_ins686</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key1/time_cnt_5_ins686</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_5_ins686/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_5_ins686/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td>key_control/u_btn_deb_key1/n18_ins804/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n18_ins804/SUM</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_5_ins686/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_5_ins686/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key1/time_cnt_5_ins686</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_5_ins686</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key1/time_cnt_7_ins684</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key1/time_cnt_7_ins684</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_7_ins684/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_7_ins684/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>key_control/u_btn_deb_key1/n16_ins806/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n16_ins806/SUM</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_7_ins684/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_7_ins684/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key1/time_cnt_7_ins684</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_7_ins684</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key8/time_cnt_15_ins697</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key8/time_cnt_15_ins697</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>key_control/u_btn_deb_key8/time_cnt_15_ins697/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key8/time_cnt_15_ins697/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C21[0][A]</td>
<td>key_control/u_btn_deb_key8/n8_ins832/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key8/n8_ins832/SUM</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key8/time_cnt_15_ins697/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>key_control/u_btn_deb_key8/time_cnt_15_ins697/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key8/time_cnt_15_ins697</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>key_control/u_btn_deb_key8/time_cnt_15_ins697</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_in_led_d_1_ins669</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/seq_data_1_ins672</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>key_in_led_d_1_ins669/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">key_in_led_d_1_ins669/Q</td>
</tr>
<tr>
<td>4.194</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">key_control/seq_data_1_ins672/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>key_control/seq_data_1_ins672/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/seq_data_1_ins672</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>key_control/seq_data_1_ins672</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/key_8_flag_ins871</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/seq_data_2_ins671</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>key_control/key_8_flag_ins871/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">key_control/key_8_flag_ins871/Q</td>
</tr>
<tr>
<td>4.219</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" font-weight:bold;">key_control/seq_data_2_ins671/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>key_control/seq_data_2_ins671/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/seq_data_2_ins671</td>
</tr>
<tr>
<td>3.375</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>key_control/seq_data_2_ins671</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.526, 61.209%; tC2Q: 0.333, 38.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_0_ins691/Q</td>
</tr>
<tr>
<td>3.697</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>key_control/u_btn_deb_key1/n23_ins1018/I0</td>
</tr>
<tr>
<td>4.253</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n23_ins1018/F</td>
</tr>
<tr>
<td>4.253</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_0_ins691/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>key_control/u_btn_deb_key1/time_cnt_0_ins691</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_4_ins738</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_4_ins738</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>div_clk/cnt_4_ins738/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C10[2][B]</td>
<td style=" font-weight:bold;">div_clk/cnt_4_ins738/Q</td>
</tr>
<tr>
<td>3.928</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[2][B]</td>
<td>div_clk/n15_ins796/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">div_clk/n15_ins796/SUM</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" font-weight:bold;">div_clk/cnt_4_ins738/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>div_clk/cnt_4_ins738/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/cnt_4_ins738</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>div_clk/cnt_4_ins738</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key8/time_cnt_10_ins702</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key8/time_cnt_10_ins702</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>key_control/u_btn_deb_key8/time_cnt_10_ins702/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C20[0][B]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key8/time_cnt_10_ins702/Q</td>
</tr>
<tr>
<td>3.928</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C20[0][B]</td>
<td>key_control/u_btn_deb_key8/n13_ins827/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key8/n13_ins827/SUM</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key8/time_cnt_10_ins702/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>key_control/u_btn_deb_key8/time_cnt_10_ins702/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key8/time_cnt_10_ins702</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>key_control/u_btn_deb_key8/time_cnt_10_ins702</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key1/time_cnt_4_ins687</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key1/time_cnt_4_ins687</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>key_control/u_btn_deb_key1/time_cnt_4_ins687/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_4_ins687/Q</td>
</tr>
<tr>
<td>3.928</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td>key_control/u_btn_deb_key1/n19_ins803/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n19_ins803/SUM</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_4_ins687/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>key_control/u_btn_deb_key1/time_cnt_4_ins687/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key1/time_cnt_4_ins687</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>key_control/u_btn_deb_key1/time_cnt_4_ins687</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key8/time_cnt_2_ins710</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key8/time_cnt_2_ins710</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/u_btn_deb_key8/time_cnt_2_ins710/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C18[2][B]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key8/time_cnt_2_ins710/Q</td>
</tr>
<tr>
<td>3.928</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C18[2][B]</td>
<td>key_control/u_btn_deb_key8/n21_ins819/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key8/n21_ins819/SUM</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key8/time_cnt_2_ins710/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/u_btn_deb_key8/time_cnt_2_ins710/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key8/time_cnt_2_ins710</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/u_btn_deb_key8/time_cnt_2_ins710</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/u_btn_deb_key1/time_cnt_6_ins685</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/u_btn_deb_key1/time_cnt_6_ins685</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>key_control/u_btn_deb_key1/time_cnt_6_ins685/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_6_ins685/Q</td>
</tr>
<tr>
<td>3.928</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>key_control/u_btn_deb_key1/n17_ins805/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">key_control/u_btn_deb_key1/n17_ins805/SUM</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" font-weight:bold;">key_control/u_btn_deb_key1/time_cnt_6_ins685/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOL3[A]</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>key_control/u_btn_deb_key1/time_cnt_6_ins685/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_control/u_btn_deb_key1/time_cnt_6_ins685</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>key_control/u_btn_deb_key1/time_cnt_6_ins685</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_in_led_d_2_ins668</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>key_in_led_d_2_ins668/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>key_in_led_d_2_ins668/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_in_led_d_0_ins670</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>key_in_led_d_0_ins670/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>key_in_led_d_0_ins670/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_control/key8_led_ins661</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>key_control/key8_led_ins661/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>key_control/key8_led_ins661/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_control/key_flag_2_ins877</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>key_control/key_flag_2_ins877/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>key_control/key_flag_2_ins877/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_control/u_btn_deb_key1/time_cnt_1_ins690</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>key_control/u_btn_deb_key1/time_cnt_1_ins690/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>key_control/u_btn_deb_key1/time_cnt_1_ins690/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>seq_det/flag_0_ins734</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>seq_det/flag_0_ins734/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>seq_det/flag_0_ins734/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>seq_det/data_0_ins733</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>seq_det/data_0_ins733/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>seq_det/data_0_ins733/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_control/u_btn_deb_key1/time_cnt_2_ins689</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>key_control/u_btn_deb_key1/time_cnt_2_ins689/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>key_control/u_btn_deb_key1/time_cnt_2_ins689/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>seq_det/data_1_ins732</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>seq_det/data_1_ins732/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>seq_det/data_1_ins732/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>seq_det/data_2_ins731</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>seq_det/data_2_ins731/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf279/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf279/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>seq_det/data_2_ins731/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>72</td>
<td>clk_3</td>
<td>3.011</td>
<td>3.797</td>
</tr>
<tr>
<td>8</td>
<td>n11</td>
<td>3.699</td>
<td>1.187</td>
</tr>
<tr>
<td>7</td>
<td>key8_led_7</td>
<td>7.758</td>
<td>2.929</td>
</tr>
<tr>
<td>6</td>
<td>seq_data[0]</td>
<td>5.607</td>
<td>1.476</td>
</tr>
<tr>
<td>6</td>
<td>seq_data[2]</td>
<td>4.430</td>
<td>1.493</td>
</tr>
<tr>
<td>6</td>
<td>seq_data[1]</td>
<td>5.091</td>
<td>1.305</td>
</tr>
<tr>
<td>5</td>
<td>time_cnt[0]</td>
<td>4.934</td>
<td>1.477</td>
</tr>
<tr>
<td>5</td>
<td>key_8_flag</td>
<td>7.126</td>
<td>1.385</td>
</tr>
<tr>
<td>4</td>
<td>n27</td>
<td>7.126</td>
<td>1.662</td>
</tr>
<tr>
<td>3</td>
<td>n77_32</td>
<td>5.116</td>
<td>0.016</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C16</td>
<td>0.236</td>
</tr>
<tr>
<td>R11C20</td>
<td>0.222</td>
</tr>
<tr>
<td>R9C10</td>
<td>0.208</td>
</tr>
<tr>
<td>R9C11</td>
<td>0.208</td>
</tr>
<tr>
<td>R11C21</td>
<td>0.208</td>
</tr>
<tr>
<td>R11C17</td>
<td>0.208</td>
</tr>
<tr>
<td>R11C19</td>
<td>0.194</td>
</tr>
<tr>
<td>R9C13</td>
<td>0.194</td>
</tr>
<tr>
<td>R9C27</td>
<td>0.167</td>
</tr>
<tr>
<td>R11C24</td>
<td>0.167</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
