

================================================================
== Vitis HLS Report for 'rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1'
================================================================
* Date:           Sat Oct 29 23:33:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        test2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- input_property_VITIS_LOOP_45_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     49|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|     38|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     38|     94|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_74_p2          |         +|   0|  0|  34|          34|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   1|           1|           1|
    |icmp_ln42_fu_69_p2         |      icmp|   0|  0|  12|          34|          34|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  49|          70|          38|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten_fu_38     |   9|          2|   34|         68|
    |property_input_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   38|         76|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |indvar_flatten_fu_38     |  34|   0|   34|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  38|   0|   38|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1|  return value|
|property_input_din             |  out|   32|     ap_fifo|                                                           property_input|       pointer|
|property_input_num_data_valid  |   in|    2|     ap_fifo|                                                           property_input|       pointer|
|property_input_fifo_cap        |   in|    2|     ap_fifo|                                                           property_input|       pointer|
|property_input_full_n          |   in|    1|     ap_fifo|                                                           property_input|       pointer|
|property_input_write           |  out|    1|     ap_fifo|                                                           property_input|       pointer|
|bound                          |   in|   34|     ap_none|                                                                    bound|        scalar|
|featrue_val                    |   in|   32|     ap_none|                                                              featrue_val|        scalar|
+-------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

