(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param56 = (+(~&{{(8'ha6)}})))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire3;
  input wire signed [(4'ha):(1'h0)] wire2;
  input wire signed [(3'h6):(1'h0)] wire1;
  input wire signed [(3'h5):(1'h0)] wire0;
  wire signed [(2'h3):(1'h0)] wire55;
  wire [(4'ha):(1'h0)] wire54;
  wire signed [(3'h6):(1'h0)] wire52;
  wire [(4'hb):(1'h0)] wire4;
  assign y = {wire55, wire54, wire52, wire4, (1'h0)};
  assign wire4 = wire1;
  module5 #() modinst53 (wire52, clk, wire0, wire4, wire1, wire3);
  assign wire54 = $signed((8'ha7));
  assign wire55 = ($signed($unsigned(wire4)) ?
                      wire4[(2'h3):(2'h3)] : ((8'ha1) ?
                          $signed((8'ha8)) : wire52));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module5  (y, clk, wire9, wire8, wire7, wire6);
  output wire [(32'h34):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h5):(1'h0)] wire9;
  input wire [(4'hb):(1'h0)] wire8;
  input wire [(3'h6):(1'h0)] wire7;
  input wire signed [(4'h9):(1'h0)] wire6;
  wire [(4'hb):(1'h0)] wire51;
  wire [(4'hb):(1'h0)] wire50;
  wire [(4'ha):(1'h0)] wire49;
  wire signed [(3'h5):(1'h0)] wire47;
  wire [(3'h6):(1'h0)] wire26;
  wire signed [(2'h2):(1'h0)] wire24;
  wire [(3'h6):(1'h0)] wire10;
  assign y = {wire51, wire50, wire49, wire47, wire26, wire24, wire10, (1'h0)};
  assign wire10 = wire7;
  module11 #() modinst25 (.y(wire24), .wire12(wire6), .wire14(wire7), .wire13(wire9), .clk(clk), .wire15(wire8));
  assign wire26 = (|wire6[(4'h9):(2'h2)]);
  module27 #() modinst48 (wire47, clk, wire10, wire9, wire8, wire7);
  assign wire49 = ((~^(8'ha7)) ?
                      {(wire10[(1'h0):(1'h0)] ?
                              wire9[(2'h3):(1'h0)] : {wire8})} : $unsigned((wire47[(3'h4):(2'h3)] ?
                          (wire47 <= (8'ha3)) : (~|wire7))));
  assign wire50 = {wire8};
  assign wire51 = $unsigned(wire6);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module27
#(parameter param46 = (-((~((8'ha1) ? (8'hac) : (8'hb0))) >>> (((8'h9d) && (8'hac)) | ((8'ha4) ? (8'hae) : (8'ha8))))))
(y, clk, wire31, wire30, wire29, wire28);
  output wire [(32'h51):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h6):(1'h0)] wire31;
  input wire [(3'h4):(1'h0)] wire30;
  input wire [(4'hb):(1'h0)] wire29;
  input wire signed [(3'h4):(1'h0)] wire28;
  wire [(3'h6):(1'h0)] wire45;
  wire [(3'h5):(1'h0)] wire44;
  wire [(3'h4):(1'h0)] wire43;
  wire signed [(2'h2):(1'h0)] wire42;
  wire [(2'h3):(1'h0)] wire41;
  wire [(4'h8):(1'h0)] wire40;
  wire signed [(4'h9):(1'h0)] wire35;
  wire signed [(3'h4):(1'h0)] wire34;
  wire [(4'h8):(1'h0)] wire33;
  wire signed [(3'h7):(1'h0)] wire32;
  reg [(3'h5):(1'h0)] reg39 = (1'h0);
  reg [(3'h6):(1'h0)] reg38 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg37 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg36 = (1'h0);
  assign y = {wire45,
                 wire44,
                 wire43,
                 wire42,
                 wire41,
                 wire40,
                 wire35,
                 wire34,
                 wire33,
                 wire32,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 (1'h0)};
  assign wire32 = (&((^~(wire31 <= (8'haa))) || wire29[(3'h4):(1'h0)]));
  assign wire33 = (&(wire31 ? (wire31 ^ wire28) : wire29[(3'h6):(1'h1)]));
  assign wire34 = ($unsigned({wire32}) ?
                      wire32[(2'h2):(1'h0)] : $unsigned($unsigned((wire30 ?
                          (8'ha2) : wire32))));
  assign wire35 = $signed(wire29);
  always
    @(posedge clk) begin
      if (((~|$signed(wire28)) & ((&(wire30 ? wire29 : wire32)) ?
          $signed((~&wire30)) : $signed(wire34))))
        begin
          reg36 <= (8'h9d);
          reg37 <= ((8'ha9) ^~ ((-(wire32 ?
              wire29 : wire30)) < (&$unsigned(wire34))));
        end
      else
        begin
          reg36 <= ((-(^wire29[(4'hb):(4'ha)])) ? $signed(wire31) : wire33);
        end
      reg38 <= $unsigned($unsigned((~((8'ha4) <<< reg37))));
      reg39 <= (~&(reg37 ? wire29[(1'h1):(1'h0)] : {(wire29 ? reg37 : reg37)}));
    end
  assign wire40 = reg39;
  assign wire41 = {$signed(wire33)};
  assign wire42 = ($unsigned($signed((&reg37))) ?
                      {$unsigned((+wire41))} : {(~|wire34)});
  assign wire43 = wire35[(3'h5):(3'h5)];
  assign wire44 = wire28;
  assign wire45 = {(!$signed((wire43 ? wire40 : wire44)))};
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module11  (y, clk, wire15, wire14, wire13, wire12);
  output wire [(32'h3c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire15;
  input wire [(3'h6):(1'h0)] wire14;
  input wire signed [(3'h5):(1'h0)] wire13;
  input wire signed [(2'h2):(1'h0)] wire12;
  wire signed [(4'ha):(1'h0)] wire23;
  wire signed [(4'h9):(1'h0)] wire22;
  wire signed [(3'h4):(1'h0)] wire21;
  wire signed [(3'h6):(1'h0)] wire20;
  wire [(4'hb):(1'h0)] wire19;
  wire [(2'h3):(1'h0)] wire18;
  wire [(4'ha):(1'h0)] wire17;
  wire [(3'h6):(1'h0)] wire16;
  assign y = {wire23,
                 wire22,
                 wire21,
                 wire20,
                 wire19,
                 wire18,
                 wire17,
                 wire16,
                 (1'h0)};
  assign wire16 = wire14;
  assign wire17 = wire13[(1'h1):(1'h0)];
  assign wire18 = wire16;
  assign wire19 = (wire17 ?
                      wire12 : (~^(wire14[(1'h1):(1'h1)] && (wire14 <<< wire14))));
  assign wire20 = $signed({$unsigned((wire15 ^~ wire16))});
  assign wire21 = ({wire19} & $unsigned(($signed(wire14) ^ {wire14})));
  assign wire22 = $signed($signed(($unsigned(wire17) < wire21)));
  assign wire23 = wire15[(2'h3):(2'h3)];
endmodule