/* $NetBSD: asc_pmaz.c,v 1.1.2.2 1998/12/06 21:09:53 drochner Exp $ */

#include <sys/cdefs.h>			/* RCS ID & Copyright macro defns */
__KERNEL_RCSID(0, "$NetBSD: asc_pmaz.c,v 1.1.2.2 1998/12/06 21:09:53 drochner Exp $");

#include <sys/types.h>
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <sys/buf.h>

#include <dev/scsipi/scsi_all.h>
#include <dev/scsipi/scsipi_all.h>
#include <dev/scsipi/scsiconf.h>
#include <dev/scsipi/scsi_message.h>

#include <machine/bus.h>
#include <machine/cpu.h>

#include <dev/ic/ncr53c9xreg.h>
#include <dev/ic/ncr53c9xvar.h>

#include <pmax/tc/ascvar.h>	/* XXX pmax XXX */
#include <dev/tc/tcvar.h>

int	asc_pmaz_match __P((struct device *, struct cfdata *, void *));
void	asc_pmaz_attach __P((struct device *, struct device *, void *));

struct cfattach asc_pmaz_ca = {
	sizeof(struct asc_softc), asc_pmaz_match, asc_pmaz_attach
};

void	asc_pmaz_reset __P((struct ncr53c9x_softc *));
int	asc_pmaz_intr __P((struct ncr53c9x_softc *));
int	asc_pmaz_setup __P((struct ncr53c9x_softc *, caddr_t *,
						size_t *, int, size_t *));
void	asc_pmaz_go __P((struct ncr53c9x_softc *));
void	asc_pmaz_stop __P((struct ncr53c9x_softc *));

struct ncr53c9x_glue asc_pmaz_glue = {
        asc_read_reg,
        asc_write_reg,
        asc_dma_isintr,
        asc_pmaz_reset,
        asc_pmaz_intr,
        asc_pmaz_setup,
        asc_pmaz_go,
        asc_pmaz_stop,
        asc_dma_isactive,
        asc_clear_latched_intr,
};

/*
 * Parameters specific to PMAZ-A TC option card.
 */
#define PMAZ_OFFSET_53C94	0x0		/* from module base */
#define PMAZ_OFFSET_DMAR	0x40000		/* DMA Address Register */
#define PMAZ_OFFSET_RAM		0x80000		/* 128KB SRAM buffer */
#define PMAZ_OFFSET_ROM		0xc0000		/* diagnostic ROM */

#define PMAZ_RAM_SIZE		0x20000		/* 128k (32k*32) */
#define PER_TGT_DMA_SIZE	((PMAZ_RAM_SIZE/7) & ~(sizeof(int)-1))

#define PMAZ_DMAR_WRITE		0x80000000	/* DMA direction bit */
#define PMAZ_DMAR_MASK		0x1ffff		/* 17 bits, 128k */
#define PMAZ_DMA_ADDR(x)	((unsigned)(x) & PMAZ_DMAR_MASK)

int
asc_pmaz_match(parent, cfdata, aux)
	struct device *parent;
	struct cfdata *cfdata;
	void *aux;
{
	struct tc_attach_args *d = aux;
	
	if (strncmp("PMAZ-AA ", d->ta_modname, TC_ROM_LLEN))
		return (0);
	if (tc_badaddr(d->ta_addr))
		return (0);

	return (1);
}

void
asc_pmaz_attach(parent, self, aux)
	struct device *parent, *self;
	void *aux;
{
	struct tc_attach_args *ta = aux;
	struct asc_softc *asc = (struct asc_softc *)self;	
	struct ncr53c9x_softc *sc = &asc->sc_ncr53c9x;
#ifdef __pmax__
	extern int slot_in_progress;	/* XXX TC slot being probed */

	slot_in_progress = ta->ta_slot; /* backdoor for dk_establish() */
#endif

	/*
	 * Set up glue for MI code early; we use some of it here.
	 */
	sc->sc_glue = &asc_pmaz_glue;
#if 0
	asc->sc_bst = /* bus space tag */ 0;
	asc->sc_bsh = /* bus space handle */ 0;
	asc->sc_dma = /* bus dma */ 0;
#endif
	asc->sc_base = (void *)MIPS_PHYS_TO_KSEG1(ta->ta_addr);
	asc->sc_cookie = ta->ta_cookie;

	asc->sc_reg = (void *)asc->sc_base + PMAZ_OFFSET_53C94;
	asc->sc_tc_dmar = (void *)asc->sc_base + PMAZ_OFFSET_DMAR;

	tc_intr_establish(parent, asc->sc_cookie, TC_IPL_BIO,
		(int (*)(void *))ncr53c9x_intr, sc);
	
	sc->sc_id = 7;
	sc->sc_freq = (ta->ta_busspeed) ? 25000000 : 12500000;

	/* gimme Mhz */
	sc->sc_freq /= 1000000;

	/*
	 * XXX More of this should be in ncr53c9x_attach(), but
	 * XXX should we really poke around the chip that much in
	 * XXX the MI code?  Think about this more...
	 */

	/*
	 * Set up static configuration info.
	 */
	sc->sc_cfg1 = sc->sc_id | NCRCFG1_PARENB;
	sc->sc_cfg2 = NCRCFG2_SCSI2;
	sc->sc_cfg3 = 0;
	sc->sc_rev = NCR_VARIANT_NCR53C94;

	/*
	 * XXX minsync and maxxfer _should_ be set up in MI code,
	 * XXX but it appears to have some dependency on what sort
	 * XXX of DMA we're hooked up to, etc.
	 */

	/*
	 * This is the value used to start sync negotiations
	 * Note that the NCR register "SYNCTP" is programmed
	 * in "clocks per byte", and has a minimum value of 4.
	 * The SCSI period used in negotiation is one-fourth
	 * of the time (in nanoseconds) needed to transfer one byte.
	 * Since the chip's clock is given in MHz, we have the following
	 * formula: 4 * period = (1000 / freq) * 4
	 */
	sc->sc_minsync = (1000 / sc->sc_freq) * 5 / 4;

	sc->sc_maxxfer = 64 * 1024;

	/* Do the common parts of attachment. */
	sc->sc_adapter.scsipi_cmd = asc_scsi_cmd;
	sc->sc_adapter.scsipi_minphys = minphys;
	ncr53c9x_attach(sc, &asc_dev);
}

void
asc_pmaz_reset(sc)
	struct ncr53c9x_softc *sc;
{
	struct asc_softc *asc = (struct asc_softc *)sc;

	asc->sc_active = 0;
}

int
asc_pmaz_intr(sc)
	struct ncr53c9x_softc *sc;
{
	struct asc_softc *asc = (struct asc_softc *)sc;
	int trans, resid;

	resid = 0;
	if (!asc->sc_iswrite &&
	    (resid = (NCR_READ_REG(sc, NCR_FFLAG) & NCRFIFO_FF)) != 0) {
		NCR_DMA(("pmaz_intr: empty FIFO of %d ", resid));
		DELAY(1);
	}

	resid += NCR_READ_REG(sc, NCR_TCL);
	resid += NCR_READ_REG(sc, NCR_TCM) << 8;

	trans = asc->sc_dmasize - resid;

	if (asc->sc_iswrite)
		bcopy(asc->sc_bounce, asc->sc_target, trans);
	*asc->sc_dmalen -= trans;
	*asc->sc_dmaaddr += trans;
	asc->sc_active = 0;

	return 0;
}

int
asc_pmaz_setup(sc, addr, len, datain, dmasize)
	struct ncr53c9x_softc *sc;
	caddr_t *addr;
	size_t *len;
	int datain;
	size_t *dmasize;
{
	struct asc_softc *asc = (struct asc_softc *)sc;
	u_int32_t tc_dmar;
	size_t size;

	asc->sc_dmaaddr = addr;
	asc->sc_dmalen = len;
	asc->sc_iswrite = datain;

	NCR_DMA(("pmaz_setup: start %d@%p, %s\n",
		*asc->sc_dmalen, *asc->sc_dmaaddr, datain ? "IN" : "OUT"));

	size = *dmasize;
	if (size > PER_TGT_DMA_SIZE)
		size = PER_TGT_DMA_SIZE;
	*dmasize = asc->sc_dmasize = size;

	NCR_DMA(("pmaz_setup: dmasize = %d\n", asc->sc_dmasize));

	asc->sc_bounce = (caddr_t)((char *)asc->sc_base + PMAZ_OFFSET_RAM);
	asc->sc_bounce += PER_TGT_DMA_SIZE *
	    sc->sc_nexus->xs->sc_link->scsipi_scsi.target;
	asc->sc_target = *addr;

	if (!asc->sc_iswrite)
		bcopy(asc->sc_target, asc->sc_bounce, size);

#if 1
	if (asc->sc_iswrite)
		tc_dmar = PMAZ_DMA_ADDR(asc->sc_bounce);
	else
		tc_dmar = PMAZ_DMAR_WRITE | PMAZ_DMA_ADDR(asc->sc_bounce);
	*asc->sc_tc_dmar = tc_dmar;
	asc->sc_active = 1;
#endif
	return (0);
}

void
asc_pmaz_go(sc)
	struct ncr53c9x_softc *sc;
{
#if 0
	struct asc_softc *asc = (struct asc_softc *)sc;
	u_int32_t tc_dmar;

	if (asc->sc_iswrite)
		tc_dmar = PMAZ_DMA_ADDR(asc->sc_bounce);
	else
		tc_dmar = PMAZ_DMAR_WRITE | PMAZ_DMA_ADDR(asc->sc_bounce);
	*asc->sc_tc_dmar = tc_dmar;
	asc->sc_active = 1;
#endif
}

/* NEVER CALLED BY MI 53C9x ENGINE INDEED */
void
asc_pmaz_stop(sc)
	struct ncr53c9x_softc *sc;
{
#if 0
	struct asc_softc *asc = (struct asc_softc *)sc;

	if (asc->sc_iswrite)
		bcopy(asc->sc_bounce, asc->sc_target, asc->sc_dmasize);
	asc->sc_active = 0;
#endif
}
