

================================================================
== Vivado HLS Report for 'sgfilter'
================================================================
* Date:           Mon Apr 27 13:25:49 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.458|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30202|  30202|  30202|  30202|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  30200|  30200|       302|          -|          -|   100|    no    |
        | + Loop 1.1  |    300|    300|         3|          -|          -|   100|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %a) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %b) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %OUT_r) nounwind, !map !17"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%OUT_addr = getelementptr [100 x i32]* %OUT_r, i64 0, i64 0" [sgfilter.cpp:3]   --->   Operation 10 'getelementptr' 'OUT_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !21"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @sgfilter_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "br label %.loopexit" [sgfilter.cpp:7]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.59ns)   --->   "%icmp_ln7 = icmp eq i7 %i_0, -28" [sgfilter.cpp:7]   --->   Operation 15 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.40ns)   --->   "%i = add i7 %i_0, 1" [sgfilter.cpp:7]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %2, label %.preheader.preheader" [sgfilter.cpp:7]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.60ns)   --->   "br label %.preheader" [sgfilter.cpp:9]   --->   Operation 19 'br' <Predicate = (!icmp_ln7)> <Delay = 0.60>
ST_2 : Operation 20 [2/2] (1.15ns)   --->   "%v = load i32* %OUT_addr, align 4" [sgfilter.cpp:18]   --->   Operation 20 'load' 'v' <Predicate = (icmp_ln7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ %k, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 21 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.59ns)   --->   "%icmp_ln9 = icmp eq i7 %k_0, -28" [sgfilter.cpp:9]   --->   Operation 22 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 23 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.40ns)   --->   "%k = add i7 %k_0, 1" [sgfilter.cpp:9]   --->   Operation 24 'add' 'k' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %.loopexit.loopexit, label %1" [sgfilter.cpp:9]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i7 %k_0 to i64" [sgfilter.cpp:10]   --->   Operation 26 'zext' 'zext_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [100 x i16]* %a, i64 0, i64 %zext_ln10" [sgfilter.cpp:10]   --->   Operation 27 'getelementptr' 'a_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (1.15ns)   --->   "%a_load = load i16* %a_addr, align 2" [sgfilter.cpp:10]   --->   Operation 28 'load' 'a_load' <Predicate = (!icmp_ln9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [100 x i16]* %b, i64 0, i64 %zext_ln10" [sgfilter.cpp:10]   --->   Operation 29 'getelementptr' 'b_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (1.15ns)   --->   "%b_load = load i16* %b_addr, align 2" [sgfilter.cpp:10]   --->   Operation 30 'load' 'b_load' <Predicate = (!icmp_ln9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 31 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.45>
ST_4 : Operation 32 [1/2] (1.15ns)   --->   "%a_load = load i16* %a_addr, align 2" [sgfilter.cpp:10]   --->   Operation 32 'load' 'a_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i16 %a_load to i32" [sgfilter.cpp:10]   --->   Operation 33 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln10_2 = sext i16 %a_load to i26" [sgfilter.cpp:10]   --->   Operation 34 'sext' 'sext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.49ns) (grouped into DSP with root node add_ln10)   --->   "%mul_ln10 = mul i26 %sext_ln10_2, -984" [sgfilter.cpp:10]   --->   Operation 35 'mul' 'mul_ln10' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln10 = add i26 %mul_ln10, -46" [sgfilter.cpp:10]   --->   Operation 36 'add' 'add_ln10' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln10_4 = sext i16 %a_load to i23" [sgfilter.cpp:10]   --->   Operation 37 'sext' 'sext_ln10_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.49ns) (grouped into DSP with root node add_ln10_2)   --->   "%mul_ln10_3 = mul i23 %sext_ln10_4, 92" [sgfilter.cpp:10]   --->   Operation 38 'mul' 'mul_ln10_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln10_2 = add i23 %mul_ln10_3, -39" [sgfilter.cpp:10]   --->   Operation 39 'add' 'add_ln10_2' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln10_5 = sext i23 %add_ln10_2 to i32" [sgfilter.cpp:10]   --->   Operation 40 'sext' 'sext_ln10_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.49ns) (grouped into DSP with root node add_ln10_6)   --->   "%mul_ln10_4 = mul nsw i32 %sext_ln10, %sext_ln10_5" [sgfilter.cpp:10]   --->   Operation 41 'mul' 'mul_ln10_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/1] (0.49ns) (grouped into DSP with root node add_ln10_4)   --->   "%mul_ln10_5 = mul i23 %sext_ln10_4, -76" [sgfilter.cpp:10]   --->   Operation 42 'mul' 'mul_ln10_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 43 [1/2] (1.15ns)   --->   "%b_load = load i16* %b_addr, align 2" [sgfilter.cpp:10]   --->   Operation 43 'load' 'b_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln10_1 = sext i16 %b_load to i32" [sgfilter.cpp:10]   --->   Operation 44 'sext' 'sext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln10_6 = sext i16 %b_load to i20" [sgfilter.cpp:10]   --->   Operation 45 'sext' 'sext_ln10_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %b_load, i3 0)" [sgfilter.cpp:10]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln10_7 = sext i19 %shl_ln to i20" [sgfilter.cpp:10]   --->   Operation 47 'sext' 'sext_ln10_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln10 = sub i20 %sext_ln10_7, %sext_ln10_6" [sgfilter.cpp:10]   --->   Operation 48 'sub' 'sub_ln10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln10_3 = add i20 %sub_ln10, 7" [sgfilter.cpp:10]   --->   Operation 49 'add' 'add_ln10_3' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln10_8 = sext i20 %add_ln10_3 to i23" [sgfilter.cpp:10]   --->   Operation 50 'sext' 'sext_ln10_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln10_4 = add i23 %mul_ln10_5, %sext_ln10_8" [sgfilter.cpp:10]   --->   Operation 51 'add' 'add_ln10_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln10_9 = sext i23 %add_ln10_4 to i32" [sgfilter.cpp:10]   --->   Operation 52 'sext' 'sext_ln10_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.49ns) (grouped into DSP with root node add_ln10_5)   --->   "%mul_ln10_6 = mul nsw i32 %sext_ln10_1, %sext_ln10_9" [sgfilter.cpp:10]   --->   Operation 53 'mul' 'mul_ln10_6' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln10_5 = add i32 %mul_ln10_6, 7" [sgfilter.cpp:10]   --->   Operation 54 'add' 'add_ln10_5' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln10_6 = add i32 %mul_ln10_4, %add_ln10_5" [sgfilter.cpp:10]   --->   Operation 55 'add' 'add_ln10_6' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.59>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln10_3 = sext i26 %add_ln10 to i32" [sgfilter.cpp:10]   --->   Operation 56 'sext' 'sext_ln10_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.49ns) (grouped into DSP with root node add_ln10_1)   --->   "%mul_ln10_1 = mul nsw i32 %sext_ln10, %sext_ln10_3" [sgfilter.cpp:10]   --->   Operation 57 'mul' 'mul_ln10_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 58 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln10_1 = add nsw i32 %mul_ln10_1, -46" [sgfilter.cpp:10]   --->   Operation 58 'add' 'add_ln10_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 59 [1/1] (3.17ns)   --->   "%mul_ln10_2 = mul nsw i32 %sext_ln10, %add_ln10_1" [sgfilter.cpp:10]   --->   Operation 59 'mul' 'mul_ln10_2' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (3.17ns)   --->   "%mul_ln10_7 = mul nsw i32 %sext_ln10_1, %add_ln10_6" [sgfilter.cpp:10]   --->   Operation 60 'mul' 'mul_ln10_7' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_7 = add i32 %mul_ln10_7, -75" [sgfilter.cpp:10]   --->   Operation 61 'add' 'add_ln10_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln10_8 = add i32 %mul_ln10_2, %add_ln10_7" [sgfilter.cpp:10]   --->   Operation 62 'add' 'add_ln10_8' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%OUT_addr_1 = getelementptr [100 x i32]* %OUT_r, i64 0, i64 %zext_ln10" [sgfilter.cpp:10]   --->   Operation 63 'getelementptr' 'OUT_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.15ns)   --->   "store i32 %add_ln10_8, i32* %OUT_addr_1, align 4" [sgfilter.cpp:10]   --->   Operation 64 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader" [sgfilter.cpp:9]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.15>
ST_6 : Operation 66 [1/2] (1.15ns)   --->   "%v = load i32* %OUT_addr, align 4" [sgfilter.cpp:18]   --->   Operation 66 'load' 'v' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "ret i32 %v" [sgfilter.cpp:24]   --->   Operation 67 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
OUT_addr          (getelementptr    ) [ 0011111]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000]
br_ln7            (br               ) [ 0111110]
i_0               (phi              ) [ 0010000]
icmp_ln7          (icmp             ) [ 0011110]
empty             (speclooptripcount) [ 0000000]
i                 (add              ) [ 0111110]
br_ln7            (br               ) [ 0000000]
br_ln9            (br               ) [ 0011110]
k_0               (phi              ) [ 0001000]
icmp_ln9          (icmp             ) [ 0011110]
empty_2           (speclooptripcount) [ 0000000]
k                 (add              ) [ 0011110]
br_ln9            (br               ) [ 0000000]
zext_ln10         (zext             ) [ 0000110]
a_addr            (getelementptr    ) [ 0000100]
b_addr            (getelementptr    ) [ 0000100]
br_ln0            (br               ) [ 0111110]
a_load            (load             ) [ 0000000]
sext_ln10         (sext             ) [ 0000010]
sext_ln10_2       (sext             ) [ 0000000]
mul_ln10          (mul              ) [ 0000000]
add_ln10          (add              ) [ 0000010]
sext_ln10_4       (sext             ) [ 0000000]
mul_ln10_3        (mul              ) [ 0000000]
add_ln10_2        (add              ) [ 0000000]
sext_ln10_5       (sext             ) [ 0000000]
mul_ln10_4        (mul              ) [ 0000000]
mul_ln10_5        (mul              ) [ 0000000]
b_load            (load             ) [ 0000000]
sext_ln10_1       (sext             ) [ 0000010]
sext_ln10_6       (sext             ) [ 0000000]
shl_ln            (bitconcatenate   ) [ 0000000]
sext_ln10_7       (sext             ) [ 0000000]
sub_ln10          (sub              ) [ 0000000]
add_ln10_3        (add              ) [ 0000000]
sext_ln10_8       (sext             ) [ 0000000]
add_ln10_4        (add              ) [ 0000000]
sext_ln10_9       (sext             ) [ 0000000]
mul_ln10_6        (mul              ) [ 0000000]
add_ln10_5        (add              ) [ 0000000]
add_ln10_6        (add              ) [ 0000010]
sext_ln10_3       (sext             ) [ 0000000]
mul_ln10_1        (mul              ) [ 0000000]
add_ln10_1        (add              ) [ 0000000]
mul_ln10_2        (mul              ) [ 0000000]
mul_ln10_7        (mul              ) [ 0000000]
add_ln10_7        (add              ) [ 0000000]
add_ln10_8        (add              ) [ 0000000]
OUT_addr_1        (getelementptr    ) [ 0000000]
store_ln10        (store            ) [ 0000000]
br_ln9            (br               ) [ 0011110]
v                 (load             ) [ 0000000]
ret_ln24          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sgfilter_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="OUT_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="7" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v/2 store_ln10/5 "/>
</bind>
</comp>

<comp id="61" class="1004" name="a_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="16" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="7" slack="0"/>
<pin id="65" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="7" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="b_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="7" slack="0"/>
<pin id="78" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="7" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="OUT_addr_1_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="7" slack="2"/>
<pin id="91" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_addr_1/5 "/>
</bind>
</comp>

<comp id="95" class="1005" name="i_0_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="1"/>
<pin id="97" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_0_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="7" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="k_0_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="1"/>
<pin id="108" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="k_0_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="1" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln7_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="6" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln9_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="6" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="k_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln10_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="sext_ln10_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sext_ln10_2_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_2/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="sext_ln10_4_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_4/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sext_ln10_5_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="23" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_5/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sext_ln10_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_1/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sext_ln10_6_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_6/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="shl_ln_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="19" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sext_ln10_7_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="19" slack="0"/>
<pin id="180" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_7/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sub_ln10_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="19" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln10/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln10_3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="20" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_3/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sext_ln10_8_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="20" slack="0"/>
<pin id="196" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_8/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sext_ln10_9_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="23" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_9/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln10_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="26" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_3/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mul_ln10_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="1"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln10_2/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="mul_ln10_7_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="1"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln10_7/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln10_7_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_7/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln10_8_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_8/5 "/>
</bind>
</comp>

<comp id="225" class="1007" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="26" slack="0"/>
<pin id="228" dir="0" index="2" bw="26" slack="0"/>
<pin id="229" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln10/4 add_ln10/4 "/>
</bind>
</comp>

<comp id="233" class="1007" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="23" slack="0"/>
<pin id="236" dir="0" index="2" bw="23" slack="0"/>
<pin id="237" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln10_3/4 add_ln10_2/4 "/>
</bind>
</comp>

<comp id="242" class="1007" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="23" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln10_4/4 add_ln10_6/4 "/>
</bind>
</comp>

<comp id="249" class="1007" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="23" slack="0"/>
<pin id="252" dir="0" index="2" bw="20" slack="0"/>
<pin id="253" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln10_5/4 add_ln10_4/4 "/>
</bind>
</comp>

<comp id="258" class="1007" name="grp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="23" slack="0"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln10_6/4 add_ln10_5/4 "/>
</bind>
</comp>

<comp id="267" class="1007" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="1"/>
<pin id="269" dir="0" index="1" bw="26" slack="0"/>
<pin id="270" dir="0" index="2" bw="32" slack="0"/>
<pin id="271" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln10_1/5 add_ln10_1/5 "/>
</bind>
</comp>

<comp id="275" class="1005" name="OUT_addr_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="1"/>
<pin id="277" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="OUT_addr "/>
</bind>
</comp>

<comp id="283" class="1005" name="i_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="291" class="1005" name="k_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="296" class="1005" name="zext_ln10_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="2"/>
<pin id="298" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln10 "/>
</bind>
</comp>

<comp id="301" class="1005" name="a_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="1"/>
<pin id="303" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="b_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="1"/>
<pin id="308" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="sext_ln10_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln10 "/>
</bind>
</comp>

<comp id="317" class="1005" name="add_ln10_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="26" slack="1"/>
<pin id="319" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="322" class="1005" name="sext_ln10_1_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln10_1 "/>
</bind>
</comp>

<comp id="327" class="1005" name="add_ln10_6_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln10_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="87" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="99" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="99" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="110" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="110" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="110" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="150"><net_src comp="68" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="68" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="68" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="81" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="81" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="81" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="166" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="216"><net_src comp="208" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="204" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="212" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="218" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="230"><net_src comp="151" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="155" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="233" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="247"><net_src comp="147" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="159" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="155" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="34" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="194" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="257"><net_src comp="249" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="263"><net_src comp="162" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="198" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="266"><net_src comp="258" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="272"><net_src comp="201" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="274"><net_src comp="267" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="278"><net_src comp="48" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="286"><net_src comp="123" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="294"><net_src comp="135" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="299"><net_src comp="141" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="304"><net_src comp="61" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="309"><net_src comp="74" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="314"><net_src comp="147" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="320"><net_src comp="225" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="325"><net_src comp="162" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="330"><net_src comp="242" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="208" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_r | {5 }
 - Input state : 
	Port: sgfilter : a | {3 4 }
	Port: sgfilter : b | {3 4 }
	Port: sgfilter : OUT_r | {2 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln7 : 1
		i : 1
		br_ln7 : 2
	State 3
		icmp_ln9 : 1
		k : 1
		br_ln9 : 2
		zext_ln10 : 1
		a_addr : 2
		a_load : 3
		b_addr : 2
		b_load : 3
	State 4
		sext_ln10 : 1
		sext_ln10_2 : 1
		mul_ln10 : 2
		add_ln10 : 3
		sext_ln10_4 : 1
		mul_ln10_3 : 2
		add_ln10_2 : 3
		sext_ln10_5 : 4
		mul_ln10_4 : 5
		mul_ln10_5 : 2
		sext_ln10_1 : 1
		sext_ln10_6 : 1
		shl_ln : 1
		sext_ln10_7 : 2
		sub_ln10 : 3
		add_ln10_3 : 4
		sext_ln10_8 : 5
		add_ln10_4 : 6
		sext_ln10_9 : 7
		mul_ln10_6 : 8
		add_ln10_5 : 9
		add_ln10_6 : 10
	State 5
		mul_ln10_1 : 1
		add_ln10_1 : 2
		mul_ln10_2 : 3
		add_ln10_7 : 1
		add_ln10_8 : 4
		store_ln10 : 5
	State 6
		ret_ln24 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |      i_fu_123      |    0    |    0    |    7    |
|          |      k_fu_135      |    0    |    0    |    7    |
|    add   |  add_ln10_3_fu_188 |    0    |    0    |    32   |
|          |  add_ln10_7_fu_212 |    0    |    0    |    32   |
|          |  add_ln10_8_fu_218 |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    mul   |  mul_ln10_2_fu_204 |    2    |    0    |    20   |
|          |  mul_ln10_7_fu_208 |    2    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln10_fu_182  |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|   icmp   |   icmp_ln7_fu_117  |    0    |    0    |    11   |
|          |   icmp_ln9_fu_129  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_225     |    1    |    0    |    0    |
|          |     grp_fu_233     |    1    |    0    |    0    |
|  muladd  |     grp_fu_242     |    1    |    0    |    0    |
|          |     grp_fu_249     |    1    |    0    |    0    |
|          |     grp_fu_258     |    1    |    0    |    0    |
|          |     grp_fu_267     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |  zext_ln10_fu_141  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln10_fu_147  |    0    |    0    |    0    |
|          | sext_ln10_2_fu_151 |    0    |    0    |    0    |
|          | sext_ln10_4_fu_155 |    0    |    0    |    0    |
|          | sext_ln10_5_fu_159 |    0    |    0    |    0    |
|   sext   | sext_ln10_1_fu_162 |    0    |    0    |    0    |
|          | sext_ln10_6_fu_166 |    0    |    0    |    0    |
|          | sext_ln10_7_fu_178 |    0    |    0    |    0    |
|          | sext_ln10_8_fu_194 |    0    |    0    |    0    |
|          | sext_ln10_9_fu_198 |    0    |    0    |    0    |
|          | sext_ln10_3_fu_201 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    shl_ln_fu_170   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    10   |    0    |   204   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  OUT_addr_reg_275 |    7   |
|   a_addr_reg_301  |    7   |
| add_ln10_6_reg_327|   32   |
|  add_ln10_reg_317 |   26   |
|   b_addr_reg_306  |    7   |
|     i_0_reg_95    |    7   |
|     i_reg_283     |    7   |
|    k_0_reg_106    |    7   |
|     k_reg_291     |    7   |
|sext_ln10_1_reg_322|   32   |
| sext_ln10_reg_311 |   32   |
| zext_ln10_reg_296 |   64   |
+-------------------+--------+
|       Total       |   235  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_56 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_68 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_81 |  p0  |   2  |   7  |   14   ||    9    |
|    grp_fu_242    |  p1  |   2  |  23  |   46   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   ||  2.412  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |    0   |   204  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |   235  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    2   |   235  |   240  |
+-----------+--------+--------+--------+--------+
