// Seed: 2354907412
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_7;
endmodule
module module_1 #(
    parameter id_1  = 32'd90,
    parameter id_11 = 32'd25,
    parameter id_9  = 32'd96
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    _id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire _id_11;
  inout wire id_10;
  output wire _id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_8,
      id_4,
      id_5,
      id_6
  );
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire _id_1;
  wire id_14;
  assign id_10 = id_8;
  logic [-1 : id_9  #  (  .  id_1  (  id_11  )  )] id_15;
  wire id_16, id_17;
endmodule
