#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[38] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[38] (matmul_4x4_systolic)                       1.436     2.712
data arrival time                                                                                                                    2.712

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.712
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.730


#Path 2
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[35] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[35] (matmul_4x4_systolic)                       1.427     2.704
data arrival time                                                                                                                    2.704

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.704
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.721


#Path 3
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[45] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[45] (matmul_4x4_systolic)                       1.175     2.452
data arrival time                                                                                                                    2.452

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.452
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.469


#Path 4
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[63] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[63] (matmul_4x4_systolic)                       1.172     2.449
data arrival time                                                                                                                    2.449

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.449
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.466


#Path 5
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[7] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[7] (matmul_4x4_systolic)                       1.153     2.430
data arrival time                                                                                                                   2.430

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.430
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.447


#Path 6
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[39] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[39] (matmul_4x4_systolic)                       1.146     2.422
data arrival time                                                                                                                    2.422

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.422
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.440


#Path 7
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[6] (matmul_4x4_systolic)                       1.136     2.413
data arrival time                                                                                                                   2.413

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.413
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.430


#Path 8
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[33] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[33] (matmul_4x4_systolic)                       1.088     2.365
data arrival time                                                                                                                    2.365

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.365
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.382


#Path 9
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[21] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[21] (matmul_4x4_systolic)                       1.077     2.354
data arrival time                                                                                                                    2.354

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.354
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.371


#Path 10
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[13] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[13] (matmul_4x4_systolic)                       1.040     2.316
data arrival time                                                                                                                    2.316

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.316
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.334


#Path 11
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[15] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[15] (matmul_4x4_systolic)                       1.037     2.314
data arrival time                                                                                                                    2.314

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.314
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.331


#Path 12
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[14] (matmul_4x4_systolic)                       1.031     2.307
data arrival time                                                                                                                    2.307

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.307
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.325


#Path 13
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[16] (matmul_4x4_systolic)                       1.028     2.305
data arrival time                                                                                                                    2.305

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.305
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.322


#Path 14
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[34] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[34] (matmul_4x4_systolic)                       1.021     2.297
data arrival time                                                                                                                    2.297

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.297
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.315


#Path 15
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[31] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[31] (matmul_4x4_systolic)                       1.021     2.297
data arrival time                                                                                                                    2.297

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.297
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.315


#Path 16
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[24] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[24] (matmul_4x4_systolic)                       1.021     2.297
data arrival time                                                                                                                    2.297

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.297
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.315


#Path 17
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[43] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[43] (matmul_4x4_systolic)                       1.013     2.289
data arrival time                                                                                                                    2.289

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.289
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.307


#Path 18
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[59] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[59] (matmul_4x4_systolic)                       0.993     2.270
data arrival time                                                                                                                    2.270

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.270
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.287


#Path 19
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[42] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[42] (matmul_4x4_systolic)                       0.988     2.264
data arrival time                                                                                                                    2.264

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.264
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.282


#Path 20
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[51] (matmul_4x4_systolic)                       0.988     2.264
data arrival time                                                                                                                    2.264

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.264
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.282


#Path 21
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[8] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[8] (matmul_4x4_systolic)                       0.981     2.258
data arrival time                                                                                                                   2.258

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.258
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.275


#Path 22
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[28] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[28] (matmul_4x4_systolic)                       0.981     2.257
data arrival time                                                                                                                    2.257

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.257
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.275


#Path 23
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[23] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[23] (matmul_4x4_systolic)                       0.968     2.244
data arrival time                                                                                                                    2.244

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.244
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.262


#Path 24
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[57] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[57] (matmul_4x4_systolic)                       0.959     2.236
data arrival time                                                                                                                    2.236

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.236
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.253


#Path 25
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[4] (matmul_4x4_systolic)                       0.954     2.231
data arrival time                                                                                                                   2.231

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.231
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.248


#Path 26
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[40] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[40] (matmul_4x4_systolic)                       0.951     2.228
data arrival time                                                                                                                    2.228

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.228
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.245


#Path 27
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[38] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[38] (matmul_4x4_systolic)                       0.942     2.218
data arrival time                                                                                                                    2.218

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.218
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.236


#Path 28
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[2] (matmul_4x4_systolic)                       0.937     2.214
data arrival time                                                                                                                   2.214

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.214
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.231


#Path 29
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[2] (matmul_4x4_systolic)                       0.937     2.213
data arrival time                                                                                                                   2.213

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.213
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.231


#Path 30
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[45] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[45] (matmul_4x4_systolic)                       0.936     2.213
data arrival time                                                                                                                    2.213

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.213
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.230


#Path 31
Startpoint: matrix_multiplication^data_pi~28.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~28.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^data_pi~28.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~28.data[0] (single_port_ram)                       1.748     1.748
data arrival time                                                                                                                     1.748

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.748
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.214


#Path 32
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[62] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[62] (matmul_4x4_systolic)                       0.914     2.190
data arrival time                                                                                                                    2.190

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.190
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.208


#Path 33
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output)                                                         0.919     2.195
data arrival time                                                                                                                   2.195

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
output external delay                                                                                                     0.000     0.000
data required time                                                                                                                  0.000
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  0.000
data arrival time                                                                                                                  -2.195
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.195


#Path 34
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[26] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[26] (matmul_4x4_systolic)                       0.896     2.173
data arrival time                                                                                                                    2.173

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.173
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.190


#Path 35
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[36] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[36] (matmul_4x4_systolic)                       0.893     2.169
data arrival time                                                                                                                    2.169

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.169
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.187


#Path 36
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output)                                                         0.907     2.184
data arrival time                                                                                                                    2.184

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.184
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.184


#Path 37
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[34] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[34] (matmul_4x4_systolic)                       0.890     2.166
data arrival time                                                                                                                    2.166

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.166
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.184


#Path 38
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[44] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[44] (matmul_4x4_systolic)                       0.890     2.166
data arrival time                                                                                                                    2.166

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.166
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.184


#Path 39
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[18] (matmul_4x4_systolic)                       0.889     2.165
data arrival time                                                                                                                    2.165

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.165
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.183


#Path 40
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[35] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[35] (matmul_4x4_systolic)                       0.886     2.163
data arrival time                                                                                                                    2.163

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.163
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.180


#Path 41
Startpoint: matrix_multiplication^data_pi~31.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~31.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^data_pi~31.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~31.data[0] (single_port_ram)                       1.713     1.713
data arrival time                                                                                                                     1.713

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.713
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.179


#Path 42
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[59] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[59] (matmul_4x4_systolic)                       0.882     2.158
data arrival time                                                                                                                    2.158

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.158
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.176


#Path 43
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output)                                                         0.899     2.175
data arrival time                                                                                                                    2.175

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.175
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.175


#Path 44
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[8] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[8] (matmul_4x4_systolic)                       0.868     2.144
data arrival time                                                                                                                   2.144

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.144
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.162


#Path 45
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[49] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[49] (matmul_4x4_systolic)                       0.866     2.142
data arrival time                                                                                                                    2.142

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.142
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.160


#Path 46
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[21] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[21] (matmul_4x4_systolic)                       0.860     2.136
data arrival time                                                                                                                    2.136

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.136
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.154


#Path 47
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[52] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[52] (matmul_4x4_systolic)                       0.854     2.130
data arrival time                                                                                                                    2.130

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.130
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.148


#Path 48
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[5] (matmul_4x4_systolic)                       0.843     2.120
data arrival time                                                                                                                   2.120

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.120
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.137


#Path 49
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[54] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[54] (matmul_4x4_systolic)                       0.829     2.105
data arrival time                                                                                                                    2.105

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.105
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.123


#Path 50
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[57] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[57] (matmul_4x4_systolic)                       0.828     2.104
data arrival time                                                                                                                    2.104

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.104
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.122


#Path 51
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[30] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[30] (matmul_4x4_systolic)                       0.827     2.103
data arrival time                                                                                                                    2.103

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.103
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.121


#Path 52
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[62] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[62] (matmul_4x4_systolic)                       0.827     2.103
data arrival time                                                                                                                    2.103

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.103
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.121


#Path 53
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[63] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[63] (matmul_4x4_systolic)                       0.826     2.103
data arrival time                                                                                                                    2.103

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.103
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.120


#Path 54
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[27] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[27] (matmul_4x4_systolic)                       0.825     2.102
data arrival time                                                                                                                    2.102

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.102
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.119


#Path 55
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output)                                                         0.843     2.119
data arrival time                                                                                                                   2.119

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
output external delay                                                                                                     0.000     0.000
data required time                                                                                                                  0.000
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  0.000
data arrival time                                                                                                                  -2.119
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.119


#Path 56
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[22] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[22] (matmul_4x4_systolic)                       0.824     2.101
data arrival time                                                                                                                    2.101

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.101
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.118


#Path 57
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[29] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[29] (matmul_4x4_systolic)                       0.823     2.100
data arrival time                                                                                                                    2.100

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.100
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.117


#Path 58
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[61] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[61] (matmul_4x4_systolic)                       0.822     2.098
data arrival time                                                                                                                    2.098

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.098
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.116


#Path 59
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[25] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[25] (matmul_4x4_systolic)                       0.821     2.098
data arrival time                                                                                                                    2.098

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.098
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.115


#Path 60
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[17] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[17] (matmul_4x4_systolic)                       0.820     2.096
data arrival time                                                                                                                    2.096

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.096
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.114


#Path 61
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[16] (matmul_4x4_systolic)                       0.816     2.093
data arrival time                                                                                                                    2.093

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.093
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.110


#Path 62
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output)                                                         0.831     2.107
data arrival time                                                                                                                    2.107

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.107
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.107


#Path 63
Startpoint: matrix_multiplication^data_pi~29.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~29.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^data_pi~29.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~29.data[0] (single_port_ram)                       1.640     1.640
data arrival time                                                                                                                     1.640

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.640
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.106


#Path 64
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[39] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[39] (matmul_4x4_systolic)                       0.811     2.087
data arrival time                                                                                                                    2.087

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.087
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.105


#Path 65
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output)                                                         0.828     2.104
data arrival time                                                                                                                    2.104

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.104
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.104


#Path 66
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output)                                                         0.816     2.093
data arrival time                                                                                                                    2.093

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.093
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.093


#Path 67
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[3] (matmul_4x4_systolic)                       0.794     2.070
data arrival time                                                                                                                   2.070

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.070
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.088


#Path 68
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[56] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[56] (matmul_4x4_systolic)                       0.789     2.066
data arrival time                                                                                                                    2.066

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.066
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.083


#Path 69
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[3] (matmul_4x4_systolic)                       0.786     2.062
data arrival time                                                                                                                   2.062

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.062
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.080


#Path 70
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output)                                                         0.800     2.076
data arrival time                                                                                                                    2.076

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.076
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.076


#Path 71
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output)                                                         0.799     2.075
data arrival time                                                                                                                    2.075

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.075
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.075


#Path 72
Startpoint: matrix_multiplication^data_pi~12.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~12.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^data_pi~12.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~12.data[0] (single_port_ram)                       1.608     1.608
data arrival time                                                                                                                     1.608

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.608
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.074


#Path 73
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[33] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[33] (matmul_4x4_systolic)                       0.779     2.056
data arrival time                                                                                                                    2.056

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.056
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.073


#Path 74
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[26] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[26] (matmul_4x4_systolic)                       0.778     2.054
data arrival time                                                                                                                    2.054

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.054
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.072


#Path 75
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[32] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[32] (matmul_4x4_systolic)                       0.777     2.054
data arrival time                                                                                                                    2.054

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.054
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.071


#Path 76
Startpoint: matrix_multiplication^data_pi~26.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~26.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^data_pi~26.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~26.data[0] (single_port_ram)                       1.603     1.603
data arrival time                                                                                                                     1.603

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.603
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.070


#Path 77
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output)                                                         0.778     2.055
data arrival time                                                                                                                    2.055

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.055
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.055


#Path 78
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output)                                                         0.777     2.054
data arrival time                                                                                                                    2.054

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.054
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.054


#Path 79
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[31] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[31] (matmul_4x4_systolic)                       0.759     2.036
data arrival time                                                                                                                    2.036

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.036
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.053


#Path 80
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[47] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[47] (matmul_4x4_systolic)                       0.758     2.034
data arrival time                                                                                                                    2.034

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.034
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.052


#Path 81
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[15] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[15] (matmul_4x4_systolic)                       0.751     2.027
data arrival time                                                                                                                    2.027

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.027
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.045


#Path 82
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[37] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[37] (matmul_4x4_systolic)                       0.746     2.023
data arrival time                                                                                                                    2.023

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.023
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.040


#Path 83
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[49] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[49] (matmul_4x4_systolic)                       0.746     2.022
data arrival time                                                                                                                    2.022

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.022
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.040


#Path 84
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[41] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[41] (matmul_4x4_systolic)                       0.744     2.021
data arrival time                                                                                                                    2.021

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.021
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.038


#Path 85
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[53] (matmul_4x4_systolic)                       0.744     2.021
data arrival time                                                                                                                    2.021

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.021
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.038


#Path 86
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[1] (matmul_4x4_systolic)                       0.742     2.018
data arrival time                                                                                                                   2.018

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.018
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.036


#Path 87
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[50] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[50] (matmul_4x4_systolic)                       0.735     2.012
data arrival time                                                                                                                    2.012

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.012
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.029


#Path 88
Startpoint: matrix_multiplication^data_pi~33.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~33.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^data_pi~33.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~33.data[0] (single_port_ram)                       1.557     1.557
data arrival time                                                                                                                     1.557

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.557
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.024


#Path 89
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[61] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[61] (matmul_4x4_systolic)                       0.728     2.005
data arrival time                                                                                                                    2.005

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.005
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.022


#Path 90
Startpoint: matrix_multiplication^data_pi~48.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~48.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^data_pi~48.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~48.data[0] (single_port_ram)                       1.555     1.555
data arrival time                                                                                                                     1.555

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.555
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.022


#Path 91
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[7] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[7] (matmul_4x4_systolic)                       0.725     2.002
data arrival time                                                                                                                   2.002

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.002
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.019


#Path 92
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output)                                                         0.743     2.019
data arrival time                                                                                                                    2.019

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.019
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.019


#Path 93
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output)                                                         0.734     2.011
data arrival time                                                                                                                    2.011

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.011
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.011


#Path 94
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[19] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[19] (matmul_4x4_systolic)                       0.713     1.990
data arrival time                                                                                                                    1.990

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.990
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.007


#Path 95
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[46] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[46] (matmul_4x4_systolic)                       0.712     1.989
data arrival time                                                                                                                    1.989

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.989
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.006


#Path 96
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[13] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[13] (matmul_4x4_systolic)                       0.709     1.985
data arrival time                                                                                                                    1.985

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.985
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.003


#Path 97
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output)                                                         0.726     2.002
data arrival time                                                                                                                   2.002

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
output external delay                                                                                                     0.000     0.000
data required time                                                                                                                  0.000
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  0.000
data arrival time                                                                                                                  -2.002
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.002


#Path 98
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output)                                                         0.724     2.000
data arrival time                                                                                                                    2.000

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.000
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.000


#Path 99
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output)                                                         0.723     2.000
data arrival time                                                                                                                    2.000

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.000
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.000


#Path 100
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output)                                                         0.717     1.993
data arrival time                                                                                                                    1.993

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -1.993
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.993


#End of timing report
