// Seed: 2510067228
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output supply1 id_2
    , id_16,
    input supply0 id_3,
    output tri id_4,
    output tri1 id_5,
    input supply0 id_6,
    input wor id_7,
    input uwire id_8,
    input uwire id_9,
    input uwire id_10,
    output tri1 id_11,
    output uwire id_12,
    input tri id_13,
    output tri1 id_14
);
  wire id_17;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri id_3,
    input supply0 id_4,
    input wire id_5
);
  assign id_1 = id_5;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_0,
      id_3,
      id_0,
      id_1,
      id_4,
      id_4,
      id_2,
      id_5,
      id_5,
      id_1,
      id_1,
      id_3,
      id_0
  );
endmodule
