--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml GPIO_demo.twx GPIO_demo.ncd -o GPIO_demo.twr GPIO_demo.pcf
-ucf pins.ucf

Design file:              GPIO_demo.ncd
Physical constraint file: GPIO_demo.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    2.180(R)|      SLOW  |   -1.030(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<1>      |    2.750(R)|      SLOW  |   -1.332(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<2>      |    2.936(R)|      SLOW  |   -1.359(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<3>      |    2.447(R)|      SLOW  |   -0.947(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<4>      |    5.848(R)|      SLOW  |   -1.641(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SSEG_AN<0>  |        12.316(R)|      SLOW  |         7.228(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<1>  |        11.086(R)|      SLOW  |         6.323(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<2>  |        11.936(R)|      SLOW  |         6.857(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<3>  |        11.781(R)|      SLOW  |         6.762(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<0>  |         9.799(R)|      SLOW  |         5.405(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<1>  |         9.740(R)|      SLOW  |         5.299(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<2>  |        10.242(R)|      SLOW  |         5.604(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<3>  |        10.207(R)|      SLOW  |         5.600(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<4>  |        10.144(R)|      SLOW  |         5.502(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<5>  |         9.910(R)|      SLOW  |         5.485(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<6>  |        10.382(R)|      SLOW  |         5.672(R)|      FAST  |CLK_BUFGP         |   0.000|
UART_TXD    |         9.324(R)|      SLOW  |         5.313(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.969|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
BTN<4>         |LED<0>         |   15.562|
BTN<4>         |LED<1>         |   15.437|
BTN<4>         |LED<2>         |   15.460|
BTN<4>         |LED<3>         |   15.010|
BTN<4>         |LED<4>         |   14.558|
BTN<4>         |LED<5>         |   14.446|
BTN<4>         |LED<6>         |   14.168|
BTN<4>         |LED<7>         |   14.073|
BTN<4>         |SSEG_AN<0>     |   12.515|
BTN<4>         |SSEG_AN<1>     |   12.314|
BTN<4>         |SSEG_AN<2>     |   12.969|
BTN<4>         |SSEG_AN<3>     |   12.952|
SW<0>          |LED<0>         |    8.230|
SW<1>          |LED<1>         |    8.383|
SW<2>          |LED<2>         |    8.483|
SW<3>          |LED<3>         |    8.406|
SW<4>          |LED<4>         |    8.165|
SW<5>          |LED<5>         |    7.850|
SW<6>          |LED<6>         |    7.906|
SW<7>          |LED<7>         |    8.071|
---------------+---------------+---------+


Analysis completed Sat Nov 22 17:32:37 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



