\doxysubsubsubsection{Periph Clock Selection}
\hypertarget{group__RCCEx__Periph__Clock__Selection}{}\label{group__RCCEx__Periph__Clock__Selection}\index{Periph Clock Selection@{Periph Clock Selection}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga45390869c206531ea6d98baefb2315ac}{RCC\+\_\+\+PERIPHCLK\+\_\+\+USART1}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga5d259e3e1607db6e547d525043246387}{RCC\+\_\+\+PERIPHCLK\+\_\+\+USART2}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_gac059932abb02c0664b3c4549e81e24ce}{RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+S2}}~0x00000010U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga26dd46ff44eb9a532070bb3790ce0086}{RCC\+\_\+\+PERIPHCLK\+\_\+\+LPUART1}}~0x00000020U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_gafe21bb1cd8d7004373b236a8dd90fd92}{RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+C1}}~0x00000040U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_gad3ca02c3ca6c548484cd1302c8adbb53}{RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+C2}}~0x00000080U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga9fa8ac7959aeb5b76fdd780fbc1754f3}{RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+C3}}~0x00000100U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga56ca7e8b3726ee68934795277eb0cbce}{RCC\+\_\+\+PERIPHCLK\+\_\+\+LPTIM1}}~0x00000200U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga561fc62cb1c8790b7647d9a6fd24818d}{RCC\+\_\+\+PERIPHCLK\+\_\+\+LPTIM2}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_gae53cf22ab47a35dc16400b6df35b4977}{RCC\+\_\+\+PERIPHCLK\+\_\+\+LPTIM3}}~0x00000800U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_gaa234e496ace2f188b106dc15a95ed6bc}{RCC\+\_\+\+PERIPHCLK\+\_\+\+ADC}}~0x00004000U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_ga0390b2c914194fb8ed71ec93c7b3bef1}{RCC\+\_\+\+PERIPHCLK\+\_\+\+RNG}}~0x00008000U
\item 
\#define \mbox{\hyperlink{group__RCCEx__Periph__Clock__Selection_gaede03aaafb5319bb39767bf50182406f}{RCC\+\_\+\+PERIPHCLK\+\_\+\+RTC}}~0x00010000U
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCCEx__Periph__Clock__Selection_gaa234e496ace2f188b106dc15a95ed6bc}\label{group__RCCEx__Periph__Clock__Selection_gaa234e496ace2f188b106dc15a95ed6bc} 
\index{Periph Clock Selection@{Periph Clock Selection}!RCC\_PERIPHCLK\_ADC@{RCC\_PERIPHCLK\_ADC}}
\index{RCC\_PERIPHCLK\_ADC@{RCC\_PERIPHCLK\_ADC}!Periph Clock Selection@{Periph Clock Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PERIPHCLK\_ADC}{RCC\_PERIPHCLK\_ADC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PERIPHCLK\+\_\+\+ADC~0x00004000U}

ADC Peripheral Clock Selection ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00211}{211}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Periph__Clock__Selection_gafe21bb1cd8d7004373b236a8dd90fd92}\label{group__RCCEx__Periph__Clock__Selection_gafe21bb1cd8d7004373b236a8dd90fd92} 
\index{Periph Clock Selection@{Periph Clock Selection}!RCC\_PERIPHCLK\_I2C1@{RCC\_PERIPHCLK\_I2C1}}
\index{RCC\_PERIPHCLK\_I2C1@{RCC\_PERIPHCLK\_I2C1}!Periph Clock Selection@{Periph Clock Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PERIPHCLK\_I2C1}{RCC\_PERIPHCLK\_I2C1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+C1~0x00000040U}

I2\+C1 Peripheral Clock Selection ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00205}{205}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Periph__Clock__Selection_gad3ca02c3ca6c548484cd1302c8adbb53}\label{group__RCCEx__Periph__Clock__Selection_gad3ca02c3ca6c548484cd1302c8adbb53} 
\index{Periph Clock Selection@{Periph Clock Selection}!RCC\_PERIPHCLK\_I2C2@{RCC\_PERIPHCLK\_I2C2}}
\index{RCC\_PERIPHCLK\_I2C2@{RCC\_PERIPHCLK\_I2C2}!Periph Clock Selection@{Periph Clock Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PERIPHCLK\_I2C2}{RCC\_PERIPHCLK\_I2C2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+C2~0x00000080U}

I2\+C2 Peripheral Clock Selection ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00206}{206}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Periph__Clock__Selection_ga9fa8ac7959aeb5b76fdd780fbc1754f3}\label{group__RCCEx__Periph__Clock__Selection_ga9fa8ac7959aeb5b76fdd780fbc1754f3} 
\index{Periph Clock Selection@{Periph Clock Selection}!RCC\_PERIPHCLK\_I2C3@{RCC\_PERIPHCLK\_I2C3}}
\index{RCC\_PERIPHCLK\_I2C3@{RCC\_PERIPHCLK\_I2C3}!Periph Clock Selection@{Periph Clock Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PERIPHCLK\_I2C3}{RCC\_PERIPHCLK\_I2C3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+C3~0x00000100U}

I2\+C3 Peripheral Clock Selection ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00207}{207}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Periph__Clock__Selection_gac059932abb02c0664b3c4549e81e24ce}\label{group__RCCEx__Periph__Clock__Selection_gac059932abb02c0664b3c4549e81e24ce} 
\index{Periph Clock Selection@{Periph Clock Selection}!RCC\_PERIPHCLK\_I2S2@{RCC\_PERIPHCLK\_I2S2}}
\index{RCC\_PERIPHCLK\_I2S2@{RCC\_PERIPHCLK\_I2S2}!Periph Clock Selection@{Periph Clock Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PERIPHCLK\_I2S2}{RCC\_PERIPHCLK\_I2S2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+S2~0x00000010U}

I2\+S2 Peripheral Clock Selection ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00203}{203}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Periph__Clock__Selection_ga56ca7e8b3726ee68934795277eb0cbce}\label{group__RCCEx__Periph__Clock__Selection_ga56ca7e8b3726ee68934795277eb0cbce} 
\index{Periph Clock Selection@{Periph Clock Selection}!RCC\_PERIPHCLK\_LPTIM1@{RCC\_PERIPHCLK\_LPTIM1}}
\index{RCC\_PERIPHCLK\_LPTIM1@{RCC\_PERIPHCLK\_LPTIM1}!Periph Clock Selection@{Periph Clock Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PERIPHCLK\_LPTIM1}{RCC\_PERIPHCLK\_LPTIM1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PERIPHCLK\+\_\+\+LPTIM1~0x00000200U}

LPTIM1 Peripheral Clock Selection ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00208}{208}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Periph__Clock__Selection_ga561fc62cb1c8790b7647d9a6fd24818d}\label{group__RCCEx__Periph__Clock__Selection_ga561fc62cb1c8790b7647d9a6fd24818d} 
\index{Periph Clock Selection@{Periph Clock Selection}!RCC\_PERIPHCLK\_LPTIM2@{RCC\_PERIPHCLK\_LPTIM2}}
\index{RCC\_PERIPHCLK\_LPTIM2@{RCC\_PERIPHCLK\_LPTIM2}!Periph Clock Selection@{Periph Clock Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PERIPHCLK\_LPTIM2}{RCC\_PERIPHCLK\_LPTIM2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PERIPHCLK\+\_\+\+LPTIM2~0x00000400U}

LPTIM2 Peripheral Clock Selection ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00209}{209}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Periph__Clock__Selection_gae53cf22ab47a35dc16400b6df35b4977}\label{group__RCCEx__Periph__Clock__Selection_gae53cf22ab47a35dc16400b6df35b4977} 
\index{Periph Clock Selection@{Periph Clock Selection}!RCC\_PERIPHCLK\_LPTIM3@{RCC\_PERIPHCLK\_LPTIM3}}
\index{RCC\_PERIPHCLK\_LPTIM3@{RCC\_PERIPHCLK\_LPTIM3}!Periph Clock Selection@{Periph Clock Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PERIPHCLK\_LPTIM3}{RCC\_PERIPHCLK\_LPTIM3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PERIPHCLK\+\_\+\+LPTIM3~0x00000800U}

LPTIM3 Peripheral Clock Selection ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00210}{210}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Periph__Clock__Selection_ga26dd46ff44eb9a532070bb3790ce0086}\label{group__RCCEx__Periph__Clock__Selection_ga26dd46ff44eb9a532070bb3790ce0086} 
\index{Periph Clock Selection@{Periph Clock Selection}!RCC\_PERIPHCLK\_LPUART1@{RCC\_PERIPHCLK\_LPUART1}}
\index{RCC\_PERIPHCLK\_LPUART1@{RCC\_PERIPHCLK\_LPUART1}!Periph Clock Selection@{Periph Clock Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PERIPHCLK\_LPUART1}{RCC\_PERIPHCLK\_LPUART1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PERIPHCLK\+\_\+\+LPUART1~0x00000020U}

LPUART1 Peripheral Clock Selection ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00204}{204}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Periph__Clock__Selection_ga0390b2c914194fb8ed71ec93c7b3bef1}\label{group__RCCEx__Periph__Clock__Selection_ga0390b2c914194fb8ed71ec93c7b3bef1} 
\index{Periph Clock Selection@{Periph Clock Selection}!RCC\_PERIPHCLK\_RNG@{RCC\_PERIPHCLK\_RNG}}
\index{RCC\_PERIPHCLK\_RNG@{RCC\_PERIPHCLK\_RNG}!Periph Clock Selection@{Periph Clock Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PERIPHCLK\_RNG}{RCC\_PERIPHCLK\_RNG}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PERIPHCLK\+\_\+\+RNG~0x00008000U}

RNG Peripheral Clock Selection ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00212}{212}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Periph__Clock__Selection_gaede03aaafb5319bb39767bf50182406f}\label{group__RCCEx__Periph__Clock__Selection_gaede03aaafb5319bb39767bf50182406f} 
\index{Periph Clock Selection@{Periph Clock Selection}!RCC\_PERIPHCLK\_RTC@{RCC\_PERIPHCLK\_RTC}}
\index{RCC\_PERIPHCLK\_RTC@{RCC\_PERIPHCLK\_RTC}!Periph Clock Selection@{Periph Clock Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PERIPHCLK\_RTC}{RCC\_PERIPHCLK\_RTC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PERIPHCLK\+\_\+\+RTC~0x00010000U}

RTC Peripheral Clock Selection ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00213}{213}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Periph__Clock__Selection_ga45390869c206531ea6d98baefb2315ac}\label{group__RCCEx__Periph__Clock__Selection_ga45390869c206531ea6d98baefb2315ac} 
\index{Periph Clock Selection@{Periph Clock Selection}!RCC\_PERIPHCLK\_USART1@{RCC\_PERIPHCLK\_USART1}}
\index{RCC\_PERIPHCLK\_USART1@{RCC\_PERIPHCLK\_USART1}!Periph Clock Selection@{Periph Clock Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PERIPHCLK\_USART1}{RCC\_PERIPHCLK\_USART1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PERIPHCLK\+\_\+\+USART1~0x00000001U}

USART1 Peripheral Clock Selection ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00201}{201}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Periph__Clock__Selection_ga5d259e3e1607db6e547d525043246387}\label{group__RCCEx__Periph__Clock__Selection_ga5d259e3e1607db6e547d525043246387} 
\index{Periph Clock Selection@{Periph Clock Selection}!RCC\_PERIPHCLK\_USART2@{RCC\_PERIPHCLK\_USART2}}
\index{RCC\_PERIPHCLK\_USART2@{RCC\_PERIPHCLK\_USART2}!Periph Clock Selection@{Periph Clock Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PERIPHCLK\_USART2}{RCC\_PERIPHCLK\_USART2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PERIPHCLK\+\_\+\+USART2~0x00000002U}

USART2 Peripheral Clock Selection ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00202}{202}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

