xmverilog(64): 17.10-s001: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	xmverilog	17.10-s001: Started on Mar 23, 2025 at 12:37:59 EDT
xmverilog
	../testbench/pipe_div_tb.v
	-compile
file: ../testbench/pipe_div_tb.v
	module worklib.pipe_div_tb:v
		errors: 0, warnings: 0
TOOL:	xmverilog	17.10-s001: Exiting on Mar 23, 2025 at 12:37:59 EDT  (total: 00:00:00)
