{
  "big_kind": "VEC",
  "count": 66,
  "instructions": [
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LB"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LB.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Immediate Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LBI"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Immediate Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LBI.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LBU"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LBU.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Immediate Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LBUI"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Immediate Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LBUI.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LD"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LD.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Immediate Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LDI"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Immediate Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LDI.BRG"
    },
    {
      "class": {
        "addr_mode": "UNSCALED",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load UnScaled",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LDI.U"
    },
    {
      "class": {
        "addr_mode": "UNSCALED",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load UnScaled",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LDI.U.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LH"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LH.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Immediate Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LHI"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Immediate Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LHI.BRG"
    },
    {
      "class": {
        "addr_mode": "UNSCALED",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load UnScaled",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LHI.U"
    },
    {
      "class": {
        "addr_mode": "UNSCALED",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load UnScaled",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LHI.U.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LHU"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LHU.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Immediate Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LHUI"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Immediate Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LHUI.BRG"
    },
    {
      "class": {
        "addr_mode": "UNSCALED",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load UnScaled",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LHUI.U"
    },
    {
      "class": {
        "addr_mode": "UNSCALED",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load UnScaled",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LHUI.U.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LW"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LW.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Immediate Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LWI"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Immediate Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LWI.BRG"
    },
    {
      "class": {
        "addr_mode": "UNSCALED",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load UnScaled",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LWI.U"
    },
    {
      "class": {
        "addr_mode": "UNSCALED",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load UnScaled",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LWI.U.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LWU"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LWU.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Immediate Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LWUI"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load Immediate Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LWUI.BRG"
    },
    {
      "class": {
        "addr_mode": "UNSCALED",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load UnScaled",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LWUI.U"
    },
    {
      "class": {
        "addr_mode": "UNSCALED",
        "agu_kind": "LDA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Load UnScaled",
      "length_bits": [
        64
      ],
      "mnemonic": "V.LWUI.U.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SB"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SB.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SBI"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SBI.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SD"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SD.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SD.U"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SD.U.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SDI"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SDI.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SDI.U"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SDI.U.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SH"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SH.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SH.U"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SH.U.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SHI"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SHI.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SHI.U"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SHI.U.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SW"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SW.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SW.U"
    },
    {
      "class": {
        "addr_mode": "BASE_REG",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Register Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SW.U.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SWI"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SWI.BRG"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SWI.U"
    },
    {
      "class": {
        "addr_mode": "BASE_IMM",
        "agu_kind": "STA",
        "note": "vector-prefix override: dispatch to VEC (subkind=AGU)",
        "source": "override",
        "split": [
          "AGU",
          "STD"
        ],
        "uop_kind": "VEC",
        "vec_subkind": "AGU"
      },
      "group": "Store Offset",
      "length_bits": [
        64
      ],
      "mnemonic": "V.SWI.U.BRG"
    }
  ],
  "sub_kind": "AGU"
}
