19:49:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\temp_xsdb_launch_script.tcl
19:49:48 INFO  : XSCT server has started successfully.
19:49:48 INFO  : plnx-install-location is set to ''
19:49:48 INFO  : Successfully done setting XSCT server connection channel  
19:49:48 INFO  : Successfully done query RDI_DATADIR 
19:49:48 INFO  : Successfully done setting workspace for the tool. 
19:49:49 INFO  : Registering command handlers for Vitis TCF services
19:51:13 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:51:14 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:51:19 INFO  : (SwPlatform)  Successfully done add_library 
19:51:23 INFO  : (SwPlatform) Successfully done update_mss 
19:51:23 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:53:26 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:53:45 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:53:53 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:54:11 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:54:14 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:54:47 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:54:53 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:54:59 INFO  : (SwPlatform) Successfully done update_mss 
19:55:00 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:56:15 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
19:56:21 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:56:22 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:57:27 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
19:57:27 INFO  : Updating application flags with new BSP settings...
19:57:28 INFO  : Successfully updated application flags for project pcam2019_sendExp.
19:58:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:58:28 INFO  : 'jtag frequency' command is executed.
19:58:29 INFO  : Context for 'APU' is selected.
19:58:29 INFO  : System reset is completed.
19:58:32 INFO  : 'after 3000' command is executed.
19:58:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:58:36 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
19:58:36 INFO  : Context for 'APU' is selected.
19:58:36 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
19:58:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:36 INFO  : Context for 'APU' is selected.
19:58:36 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
19:58:37 INFO  : 'ps7_init' command is executed.
19:58:37 INFO  : 'ps7_post_config' command is executed.
19:58:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:39 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:39 INFO  : Memory regions updated for context APU
19:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:39 INFO  : 'con' command is executed.
19:58:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:58:39 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
20:36:02 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
20:36:20 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
20:36:24 INFO  : The hardware specfication used by project 'pcam2019_sendExp' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:36:24 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream\system_wrapper.bit' stored in project is removed.
20:36:24 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream' in project 'pcam2019_sendExp'.
20:36:24 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:36:30 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit' in project 'pcam2019_sendExp'.
20:36:50 INFO  : Disconnected from the channel tcfchan#3.
20:36:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:36:51 INFO  : 'jtag frequency' command is executed.
20:36:51 INFO  : Context for 'APU' is selected.
20:36:51 INFO  : System reset is completed.
20:36:54 INFO  : 'after 3000' command is executed.
20:36:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:36:57 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
20:36:57 INFO  : Context for 'APU' is selected.
20:36:57 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:36:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:57 INFO  : Context for 'APU' is selected.
20:36:57 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
20:36:57 INFO  : 'ps7_init' command is executed.
20:36:57 INFO  : 'ps7_post_config' command is executed.
20:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:59 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:59 INFO  : Memory regions updated for context APU
20:36:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:59 INFO  : 'con' command is executed.
20:36:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:36:59 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
20:43:25 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
20:44:09 INFO  : Disconnected from the channel tcfchan#6.
20:44:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:44:10 INFO  : 'jtag frequency' command is executed.
20:44:10 INFO  : Context for 'APU' is selected.
20:44:10 INFO  : System reset is completed.
20:44:13 INFO  : 'after 3000' command is executed.
20:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:44:15 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
20:44:15 INFO  : Context for 'APU' is selected.
20:44:15 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:44:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:15 INFO  : Context for 'APU' is selected.
20:44:15 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
20:44:16 INFO  : 'ps7_init' command is executed.
20:44:16 INFO  : 'ps7_post_config' command is executed.
20:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:17 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:17 INFO  : Memory regions updated for context APU
20:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:17 INFO  : 'con' command is executed.
20:44:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:44:17 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
20:45:01 INFO  : Disconnected from the channel tcfchan#8.
20:45:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:45:01 INFO  : 'jtag frequency' command is executed.
20:45:01 INFO  : Context for 'APU' is selected.
20:45:01 INFO  : System reset is completed.
20:45:04 INFO  : 'after 3000' command is executed.
20:45:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:45:07 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
20:45:07 INFO  : Context for 'APU' is selected.
20:45:07 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:45:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:07 INFO  : Context for 'APU' is selected.
20:45:07 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
20:45:07 INFO  : 'ps7_init' command is executed.
20:45:07 INFO  : 'ps7_post_config' command is executed.
20:45:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:09 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:09 INFO  : Memory regions updated for context APU
20:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:09 INFO  : 'con' command is executed.
20:45:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:45:09 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
20:58:51 INFO  : Disconnected from the channel tcfchan#9.
20:58:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:58:51 INFO  : 'jtag frequency' command is executed.
20:58:51 INFO  : Context for 'APU' is selected.
20:58:52 INFO  : System reset is completed.
20:58:55 INFO  : 'after 3000' command is executed.
20:58:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:58:57 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
20:58:57 INFO  : Context for 'APU' is selected.
20:58:57 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:58:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:57 INFO  : Context for 'APU' is selected.
20:58:57 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
20:58:57 INFO  : 'ps7_init' command is executed.
20:58:57 INFO  : 'ps7_post_config' command is executed.
20:58:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:59 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:59 INFO  : Memory regions updated for context APU
20:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:59 INFO  : 'con' command is executed.
20:58:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:58:59 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:15:56 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
21:16:26 INFO  : Disconnected from the channel tcfchan#10.
21:16:30 INFO  : The hardware specfication used by project 'pcam2019_sendExp' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:16:30 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream\system_wrapper.bit' stored in project is removed.
21:16:30 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream' in project 'pcam2019_sendExp'.
21:16:30 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:16:36 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit' in project 'pcam2019_sendExp'.
21:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:16:36 INFO  : 'jtag frequency' command is executed.
21:16:36 INFO  : Context for 'APU' is selected.
21:16:36 INFO  : System reset is completed.
21:16:39 INFO  : 'after 3000' command is executed.
21:16:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:16:42 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:16:42 INFO  : Context for 'APU' is selected.
21:16:42 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:16:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:42 INFO  : Context for 'APU' is selected.
21:16:42 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:16:42 INFO  : 'ps7_init' command is executed.
21:16:43 INFO  : 'ps7_post_config' command is executed.
21:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:44 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:44 INFO  : Memory regions updated for context APU
21:16:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:44 INFO  : 'con' command is executed.
21:16:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:16:44 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
22:23:23 INFO  : Disconnected from the channel tcfchan#12.
23:31:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\temp_xsdb_launch_script.tcl
23:31:59 INFO  : XSCT server has started successfully.
23:31:59 INFO  : Successfully done setting XSCT server connection channel  
23:31:59 INFO  : plnx-install-location is set to ''
23:31:59 INFO  : Successfully done setting workspace for the tool. 
23:32:01 INFO  : Successfully done query RDI_DATADIR 
23:32:02 INFO  : Registering command handlers for Vitis TCF services
23:54:15 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
23:54:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

23:55:04 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
23:55:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

23:55:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:55:28 INFO  : 'jtag frequency' command is executed.
23:55:28 INFO  : Context for 'APU' is selected.
23:55:28 INFO  : System reset is completed.
23:55:31 INFO  : 'after 3000' command is executed.
23:55:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:55:35 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:55:36 INFO  : Context for 'APU' is selected.
23:55:36 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:55:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:37 INFO  : Context for 'APU' is selected.
23:55:37 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:55:37 INFO  : 'ps7_init' command is executed.
23:55:37 INFO  : 'ps7_post_config' command is executed.
23:55:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:39 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:39 INFO  : Memory regions updated for context APU
23:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:39 INFO  : 'con' command is executed.
23:55:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:55:39 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:58:08 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
23:58:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

23:58:16 INFO  : Disconnected from the channel tcfchan#3.
23:58:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:58:16 INFO  : 'jtag frequency' command is executed.
23:58:16 INFO  : Context for 'APU' is selected.
23:58:16 INFO  : System reset is completed.
23:58:19 INFO  : 'after 3000' command is executed.
23:58:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:58:22 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:58:22 INFO  : Context for 'APU' is selected.
23:58:25 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:58:25 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:25 INFO  : Context for 'APU' is selected.
23:58:25 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:58:26 INFO  : 'ps7_init' command is executed.
23:58:26 INFO  : 'ps7_post_config' command is executed.
23:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:27 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:27 INFO  : Memory regions updated for context APU
23:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:28 INFO  : 'con' command is executed.
23:58:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:58:28 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:59:30 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
23:59:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

23:59:38 INFO  : Disconnected from the channel tcfchan#5.
23:59:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:59:38 INFO  : 'jtag frequency' command is executed.
23:59:38 INFO  : Context for 'APU' is selected.
23:59:38 INFO  : System reset is completed.
23:59:41 INFO  : 'after 3000' command is executed.
23:59:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:59:44 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:59:44 INFO  : Context for 'APU' is selected.
23:59:48 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:59:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:48 INFO  : Context for 'APU' is selected.
23:59:48 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:59:48 INFO  : 'ps7_init' command is executed.
23:59:48 INFO  : 'ps7_post_config' command is executed.
23:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:50 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:50 INFO  : Memory regions updated for context APU
23:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:50 INFO  : 'con' command is executed.
23:59:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:59:50 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:00:21 INFO  : Disconnected from the channel tcfchan#7.
00:00:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:00:21 INFO  : 'jtag frequency' command is executed.
00:00:21 INFO  : Context for 'APU' is selected.
00:00:21 INFO  : System reset is completed.
00:00:24 INFO  : 'after 3000' command is executed.
00:00:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:00:27 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:00:27 INFO  : Context for 'APU' is selected.
00:00:30 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:00:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:30 INFO  : Context for 'APU' is selected.
00:00:30 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:00:31 INFO  : 'ps7_init' command is executed.
00:00:31 INFO  : 'ps7_post_config' command is executed.
00:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:32 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:32 INFO  : Memory regions updated for context APU
00:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:33 INFO  : 'con' command is executed.
00:00:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:00:33 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:13:59 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
00:14:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

00:14:07 INFO  : Disconnected from the channel tcfchan#8.
00:14:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:14:08 INFO  : 'jtag frequency' command is executed.
00:14:08 INFO  : Context for 'APU' is selected.
00:14:08 INFO  : System reset is completed.
00:14:11 INFO  : 'after 3000' command is executed.
00:14:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:14:13 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:14:13 INFO  : Context for 'APU' is selected.
00:14:17 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:14:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:17 INFO  : Context for 'APU' is selected.
00:14:17 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:14:17 INFO  : 'ps7_init' command is executed.
00:14:17 INFO  : 'ps7_post_config' command is executed.
00:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:19 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:19 INFO  : Memory regions updated for context APU
00:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:19 INFO  : 'con' command is executed.
00:14:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:14:19 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:14:45 INFO  : Disconnected from the channel tcfchan#10.
00:14:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:14:45 INFO  : 'jtag frequency' command is executed.
00:14:45 INFO  : Context for 'APU' is selected.
00:14:45 INFO  : System reset is completed.
00:14:48 INFO  : 'after 3000' command is executed.
00:14:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:14:51 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:14:51 INFO  : Context for 'APU' is selected.
00:14:55 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:14:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:55 INFO  : Context for 'APU' is selected.
00:14:55 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:14:55 INFO  : 'ps7_init' command is executed.
00:14:55 INFO  : 'ps7_post_config' command is executed.
00:14:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:57 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:57 INFO  : Memory regions updated for context APU
00:14:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:57 INFO  : 'con' command is executed.
00:14:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:14:57 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:15:29 INFO  : Disconnected from the channel tcfchan#11.
00:15:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:15:29 INFO  : 'jtag frequency' command is executed.
00:15:29 INFO  : Context for 'APU' is selected.
00:15:30 INFO  : System reset is completed.
00:15:33 INFO  : 'after 3000' command is executed.
00:15:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:15:35 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:15:35 INFO  : Context for 'APU' is selected.
00:15:38 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:15:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:38 INFO  : Context for 'APU' is selected.
00:15:38 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:15:39 INFO  : 'ps7_init' command is executed.
00:15:39 INFO  : 'ps7_post_config' command is executed.
00:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:40 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:41 INFO  : Memory regions updated for context APU
00:15:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:41 INFO  : 'con' command is executed.
00:15:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:15:41 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:17:11 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
00:17:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

00:17:25 INFO  : Disconnected from the channel tcfchan#12.
00:17:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:17:26 INFO  : 'jtag frequency' command is executed.
00:17:26 INFO  : Context for 'APU' is selected.
00:17:26 INFO  : System reset is completed.
00:17:29 INFO  : 'after 3000' command is executed.
00:17:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:17:31 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:17:31 INFO  : Context for 'APU' is selected.
00:17:34 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:17:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:35 INFO  : Context for 'APU' is selected.
00:17:35 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:17:35 INFO  : 'ps7_init' command is executed.
00:17:35 INFO  : 'ps7_post_config' command is executed.
00:17:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:37 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:37 INFO  : Memory regions updated for context APU
00:17:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:37 INFO  : 'con' command is executed.
00:17:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:17:37 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:33:22 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
00:33:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

00:33:35 INFO  : Disconnected from the channel tcfchan#14.
00:33:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:33:35 INFO  : 'jtag frequency' command is executed.
00:33:35 INFO  : Context for 'APU' is selected.
00:33:35 INFO  : System reset is completed.
00:33:38 INFO  : 'after 3000' command is executed.
00:33:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:33:41 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:33:41 INFO  : Context for 'APU' is selected.
00:33:44 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:44 INFO  : Context for 'APU' is selected.
00:33:44 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:33:45 INFO  : 'ps7_init' command is executed.
00:33:45 INFO  : 'ps7_post_config' command is executed.
00:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:46 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:47 INFO  : Memory regions updated for context APU
00:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:47 INFO  : 'con' command is executed.
00:33:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:33:47 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:41:57 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
00:42:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

00:42:05 INFO  : Disconnected from the channel tcfchan#16.
00:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:42:05 INFO  : 'jtag frequency' command is executed.
00:42:05 INFO  : Context for 'APU' is selected.
00:42:05 INFO  : System reset is completed.
00:42:08 INFO  : 'after 3000' command is executed.
00:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:42:11 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:42:11 INFO  : Context for 'APU' is selected.
00:42:14 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:42:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:14 INFO  : Context for 'APU' is selected.
00:42:14 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:42:14 INFO  : 'ps7_init' command is executed.
00:42:14 INFO  : 'ps7_post_config' command is executed.
00:42:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:16 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:16 INFO  : Memory regions updated for context APU
00:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:16 INFO  : 'con' command is executed.
00:42:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:42:16 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:43:20 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
00:43:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

00:43:29 INFO  : Disconnected from the channel tcfchan#18.
00:43:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:43:30 INFO  : 'jtag frequency' command is executed.
00:43:30 INFO  : Context for 'APU' is selected.
00:43:30 INFO  : System reset is completed.
00:43:33 INFO  : 'after 3000' command is executed.
00:43:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:43:35 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:43:35 INFO  : Context for 'APU' is selected.
00:43:39 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:43:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:39 INFO  : Context for 'APU' is selected.
00:43:39 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:43:39 INFO  : 'ps7_init' command is executed.
00:43:39 INFO  : 'ps7_post_config' command is executed.
00:43:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:41 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:41 INFO  : Memory regions updated for context APU
00:43:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:41 INFO  : 'con' command is executed.
00:43:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:43:41 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:46:24 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
00:46:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

00:46:34 INFO  : Disconnected from the channel tcfchan#20.
00:46:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:46:34 INFO  : 'jtag frequency' command is executed.
00:46:34 INFO  : Context for 'APU' is selected.
00:46:35 INFO  : System reset is completed.
00:46:38 INFO  : 'after 3000' command is executed.
00:46:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:46:40 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:46:40 INFO  : Context for 'APU' is selected.
00:46:44 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:46:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:46:44 INFO  : Context for 'APU' is selected.
00:46:44 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:46:44 INFO  : 'ps7_init' command is executed.
00:46:44 INFO  : 'ps7_post_config' command is executed.
00:46:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:46 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:46:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:46:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:46:46 INFO  : Memory regions updated for context APU
00:46:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:46 INFO  : 'con' command is executed.
00:46:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:46:46 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:56:12 INFO  : Disconnected from the channel tcfchan#22.
00:56:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:56:12 INFO  : 'jtag frequency' command is executed.
00:56:12 INFO  : Context for 'APU' is selected.
00:56:12 INFO  : System reset is completed.
00:56:15 INFO  : 'after 3000' command is executed.
00:56:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:56:18 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:56:18 INFO  : Context for 'APU' is selected.
00:56:22 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:56:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:56:22 INFO  : Context for 'APU' is selected.
00:56:22 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:56:22 INFO  : 'ps7_init' command is executed.
00:56:22 INFO  : 'ps7_post_config' command is executed.
00:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:24 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:56:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:56:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:56:24 INFO  : Memory regions updated for context APU
00:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:24 INFO  : 'con' command is executed.
00:56:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:56:24 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:56:57 INFO  : Disconnected from the channel tcfchan#23.
00:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:56:57 INFO  : 'jtag frequency' command is executed.
00:56:57 INFO  : Context for 'APU' is selected.
00:56:57 INFO  : System reset is completed.
00:57:00 INFO  : 'after 3000' command is executed.
00:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:57:03 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:57:03 INFO  : Context for 'APU' is selected.
00:57:06 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:57:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:57:06 INFO  : Context for 'APU' is selected.
00:57:06 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:57:07 INFO  : 'ps7_init' command is executed.
00:57:07 INFO  : 'ps7_post_config' command is executed.
00:57:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:08 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:57:08 INFO  : 'configparams force-mem-access 0' command is executed.
00:57:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:57:08 INFO  : Memory regions updated for context APU
00:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:08 INFO  : 'con' command is executed.
00:57:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:57:08 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:58:16 INFO  : Disconnected from the channel tcfchan#24.
00:58:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:58:16 INFO  : 'jtag frequency' command is executed.
00:58:16 INFO  : Context for 'APU' is selected.
00:58:16 INFO  : System reset is completed.
00:58:19 INFO  : 'after 3000' command is executed.
00:58:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:58:22 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:58:22 INFO  : Context for 'APU' is selected.
00:58:26 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:58:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:26 INFO  : Context for 'APU' is selected.
00:58:26 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:58:26 INFO  : 'ps7_init' command is executed.
00:58:26 INFO  : 'ps7_post_config' command is executed.
00:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:28 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:28 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:28 INFO  : Memory regions updated for context APU
00:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:28 INFO  : 'con' command is executed.
00:58:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:58:28 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:58:37 INFO  : Disconnected from the channel tcfchan#25.
00:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:58:38 INFO  : 'jtag frequency' command is executed.
00:58:38 INFO  : Context for 'APU' is selected.
00:58:38 INFO  : System reset is completed.
00:58:41 INFO  : 'after 3000' command is executed.
00:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:58:43 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:58:43 INFO  : Context for 'APU' is selected.
00:58:47 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:58:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:47 INFO  : Context for 'APU' is selected.
00:58:47 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:58:48 INFO  : 'ps7_init' command is executed.
00:58:48 INFO  : 'ps7_post_config' command is executed.
00:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:49 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:49 INFO  : Memory regions updated for context APU
00:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:50 INFO  : 'con' command is executed.
00:58:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:58:50 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:10:33 INFO  : Disconnected from the channel tcfchan#26.
01:10:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:10:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:10:34 INFO  : 'jtag frequency' command is executed.
01:10:34 INFO  : Context for 'APU' is selected.
01:10:34 INFO  : System reset is completed.
01:10:37 INFO  : 'after 3000' command is executed.
01:10:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:10:39 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
01:10:39 INFO  : Context for 'APU' is selected.
01:10:43 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
01:10:43 INFO  : 'configparams force-mem-access 1' command is executed.
01:10:43 INFO  : Context for 'APU' is selected.
01:10:43 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
01:10:43 INFO  : 'ps7_init' command is executed.
01:10:43 INFO  : 'ps7_post_config' command is executed.
01:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:45 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:10:45 INFO  : 'configparams force-mem-access 0' command is executed.
01:10:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:10:45 INFO  : Memory regions updated for context APU
01:10:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:45 INFO  : 'con' command is executed.
01:10:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:10:45 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:11:03 INFO  : Disconnected from the channel tcfchan#27.
01:11:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:11:03 INFO  : 'jtag frequency' command is executed.
01:11:03 INFO  : Context for 'APU' is selected.
01:11:03 INFO  : System reset is completed.
01:11:06 INFO  : 'after 3000' command is executed.
01:11:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:11:09 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
01:11:09 INFO  : Context for 'APU' is selected.
01:11:13 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
01:11:13 INFO  : 'configparams force-mem-access 1' command is executed.
01:11:13 INFO  : Context for 'APU' is selected.
01:11:13 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
01:11:13 INFO  : 'ps7_init' command is executed.
01:11:13 INFO  : 'ps7_post_config' command is executed.
01:11:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:15 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:11:15 INFO  : 'configparams force-mem-access 0' command is executed.
01:11:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:11:15 INFO  : Memory regions updated for context APU
01:11:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:15 INFO  : 'con' command is executed.
01:11:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:11:15 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:11:35 INFO  : Disconnected from the channel tcfchan#28.
01:11:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:11:35 INFO  : 'jtag frequency' command is executed.
01:11:35 INFO  : Context for 'APU' is selected.
01:11:36 INFO  : System reset is completed.
01:11:39 INFO  : 'after 3000' command is executed.
01:11:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:11:41 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
01:11:41 INFO  : Context for 'APU' is selected.
01:11:45 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
01:11:45 INFO  : 'configparams force-mem-access 1' command is executed.
01:11:45 INFO  : Context for 'APU' is selected.
01:11:45 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
01:11:45 INFO  : 'ps7_init' command is executed.
01:11:45 INFO  : 'ps7_post_config' command is executed.
01:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:47 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:11:47 INFO  : 'configparams force-mem-access 0' command is executed.
01:11:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:11:47 INFO  : Memory regions updated for context APU
01:11:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:47 INFO  : 'con' command is executed.
01:11:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:11:47 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:11:58 INFO  : Disconnected from the channel tcfchan#29.
01:11:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:11:59 INFO  : 'jtag frequency' command is executed.
01:11:59 INFO  : Context for 'APU' is selected.
01:11:59 INFO  : System reset is completed.
01:12:02 INFO  : 'after 3000' command is executed.
01:12:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:12:04 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
01:12:04 INFO  : Context for 'APU' is selected.
01:12:07 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
01:12:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:07 INFO  : Context for 'APU' is selected.
01:12:07 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
01:12:08 INFO  : 'ps7_init' command is executed.
01:12:08 INFO  : 'ps7_post_config' command is executed.
01:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:09 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:10 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:10 INFO  : Memory regions updated for context APU
01:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:10 INFO  : 'con' command is executed.
01:12:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:12:10 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:23:56 INFO  : Disconnected from the channel tcfchan#30.
01:23:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:23:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:23:56 INFO  : 'jtag frequency' command is executed.
01:23:56 INFO  : Context for 'APU' is selected.
01:23:56 INFO  : System reset is completed.
01:23:59 INFO  : 'after 3000' command is executed.
01:23:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:24:01 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
01:24:02 INFO  : Context for 'APU' is selected.
01:24:05 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
01:24:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:24:05 INFO  : Context for 'APU' is selected.
01:24:05 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
01:24:06 INFO  : 'ps7_init' command is executed.
01:24:06 INFO  : 'ps7_post_config' command is executed.
01:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:07 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:24:07 INFO  : 'configparams force-mem-access 0' command is executed.
01:24:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:24:08 INFO  : Memory regions updated for context APU
01:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:08 INFO  : 'con' command is executed.
01:24:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:24:08 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:24:53 INFO  : Disconnected from the channel tcfchan#31.
01:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:24:54 INFO  : 'jtag frequency' command is executed.
01:24:54 INFO  : Context for 'APU' is selected.
01:24:54 INFO  : System reset is completed.
01:24:57 INFO  : 'after 3000' command is executed.
01:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:24:59 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
01:24:59 INFO  : Context for 'APU' is selected.
01:25:03 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
01:25:03 INFO  : 'configparams force-mem-access 1' command is executed.
01:25:03 INFO  : Context for 'APU' is selected.
01:25:03 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
01:25:03 INFO  : 'ps7_init' command is executed.
01:25:03 INFO  : 'ps7_post_config' command is executed.
01:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:04 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
01:25:05 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:25:05 INFO  : 'configparams force-mem-access 0' command is executed.
01:25:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:25:05 INFO  : Memory regions updated for context APU
01:25:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:05 INFO  : 'con' command is executed.
01:25:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:25:05 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:42:45 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
01:42:48 INFO  : Disconnected from the channel tcfchan#32.
01:42:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:42:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:42:48 INFO  : 'jtag frequency' command is executed.
01:42:48 INFO  : Context for 'APU' is selected.
01:42:48 INFO  : System reset is completed.
01:42:51 INFO  : 'after 3000' command is executed.
01:42:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:42:54 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
01:42:54 INFO  : Context for 'APU' is selected.
01:42:58 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
01:42:58 INFO  : 'configparams force-mem-access 1' command is executed.
01:42:58 INFO  : Context for 'APU' is selected.
01:42:58 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
01:42:58 INFO  : 'ps7_init' command is executed.
01:42:58 INFO  : 'ps7_post_config' command is executed.
01:42:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:00 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:00 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:00 INFO  : Memory regions updated for context APU
01:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:00 INFO  : 'con' command is executed.
01:43:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:43:00 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:43:20 INFO  : Disconnected from the channel tcfchan#33.
01:43:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:43:20 INFO  : 'jtag frequency' command is executed.
01:43:20 INFO  : Context for 'APU' is selected.
01:43:20 INFO  : System reset is completed.
01:43:23 INFO  : 'after 3000' command is executed.
01:43:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:43:25 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
01:43:26 INFO  : Context for 'APU' is selected.
01:43:29 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
01:43:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:29 INFO  : Context for 'APU' is selected.
01:43:29 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
01:43:30 INFO  : 'ps7_init' command is executed.
01:43:30 INFO  : 'ps7_post_config' command is executed.
01:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:31 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:31 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:32 INFO  : Memory regions updated for context APU
01:43:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:32 INFO  : 'con' command is executed.
01:43:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:43:32 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
02:27:41 INFO  : Disconnected from the channel tcfchan#34.
