
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Sat Nov  9 20:39:11 2024
| Design       : mesethernet_test
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                      
*********************************************************************************************************************************************************************************************************************
                                                                                                                                 Clock   Non-clock                                                                   
 Clock                                                                        Period       Waveform       Type                   Loads       Loads  Sources                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 free_clk                                                                     20.000       {0 10}         Declared                 683           1  {free_clk}                                                       
   free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred  100.000      {0 50}         Generated (free_clk)     154           2  {u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 i_p_refckp_0                                                                 8.000        {0 4}          Declared                   0           1  {i_p_refckp_0}                                                   
 DebugCore_JCLK                                                               50.000       {0 25}         Declared                 127           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}                  
 DebugCore_CAPTURE                                                            100.000      {25 75}        Declared                  11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}                     
=====================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 free_clk                    50.000 MHz     183.824 MHz         20.000          5.440         14.560
 free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                             10.000 MHz     125.534 MHz        100.000          7.966         46.017
 DebugCore_JCLK              20.000 MHz     148.324 MHz         50.000          6.742         43.258
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                    14.560       0.000              0           2358
 free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    46.017       0.000              0            903
 free_clk               free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     2.234       0.000              0              6
 DebugCore_JCLK         DebugCore_JCLK              22.525       0.000              0            369
 DebugCore_CAPTURE      DebugCore_JCLK              22.417       0.000              0            106
 DebugCore_JCLK         DebugCore_CAPTURE           44.942       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                     0.257       0.000              0           2358
 free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.319       0.000              0            903
 free_clk               free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.351       0.000              0              6
 DebugCore_JCLK         DebugCore_JCLK               0.316       0.000              0            369
 DebugCore_CAPTURE      DebugCore_JCLK              22.014       0.000              0            106
 DebugCore_JCLK         DebugCore_CAPTURE            3.088       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                    16.261       0.000              0            654
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                     0.626       0.000              0            654
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk                                            9.380       0.000              0            683
 free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    49.102       0.000              0            154
 DebugCore_JCLK                                     24.102       0.000              0            127
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                    16.124       0.000              0           2358
 free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    47.183       0.000              0            903
 free_clk               free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     7.772       0.000              0              6
 DebugCore_JCLK         DebugCore_JCLK              23.233       0.000              0            369
 DebugCore_CAPTURE      DebugCore_JCLK              22.933       0.000              0            106
 DebugCore_JCLK         DebugCore_CAPTURE           46.626       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                     0.200       0.000              0           2358
 free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.257       0.000              0            903
 free_clk               free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.391       0.000              0              6
 DebugCore_JCLK         DebugCore_JCLK               0.255       0.000              0            369
 DebugCore_CAPTURE      DebugCore_JCLK              23.339       0.000              0            106
 DebugCore_JCLK         DebugCore_CAPTURE            2.122       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                    17.324       0.000              0            654
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                     0.461       0.000              0            654
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk                                            9.504       0.000              0            683
 free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    49.282       0.000              0            154
 DebugCore_JCLK                                     24.282       0.000              0            127
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/opit_0_L5Q_perm/CE
Path Group  : free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMA_214_264/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/CLK

 CLMA_214_264/Q0                   tco                   0.289       5.839 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/Q
                                   net (fanout=3)        0.455       6.294         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
 CLMA_214_276/Y3                   td                    0.468       6.762 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.120       6.882         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N48707
 CLMS_214_277/Y1                   td                    0.290       7.172 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.568       7.740         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N32161
 CLMA_214_256/Y3                   td                    0.210       7.950 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.400       8.350         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N48715
 CLMA_214_260/Y1                   td                    0.212       8.562 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.127       8.689         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_214_260/Y2                   td                    0.210       8.899 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=1)        0.547       9.446         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_214_260/CECO                 td                    0.184       9.630 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       9.630         ntR1877          
 CLMA_214_264/CECO                 td                    0.184       9.814 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.814         ntR1876          
 CLMA_214_268/CECO                 td                    0.184       9.998 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.998         ntR1875          
 CLMA_214_272/CECO                 td                    0.184      10.182 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=3)        0.000      10.182         ntR1874          
 CLMA_214_276/CECI                                                         r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                  10.182         Logic Levels: 9  
                                                                                   Logic: 2.415ns(52.137%), Route: 2.217ns(47.863%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048      21.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.652      25.216         ntclkbufg_4      
 CLMA_214_276/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.305      25.521                          
 clock uncertainty                                      -0.050      25.471                          

 Setup time                                             -0.729      24.742                          

 Data required time                                                 24.742                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.742                          
 Data arrival time                                                  10.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.560                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CE
Path Group  : free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMA_214_264/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/CLK

 CLMA_214_264/Q0                   tco                   0.289       5.839 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/Q
                                   net (fanout=3)        0.455       6.294         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
 CLMA_214_276/Y3                   td                    0.468       6.762 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.120       6.882         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N48707
 CLMS_214_277/Y1                   td                    0.290       7.172 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.568       7.740         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N32161
 CLMA_214_256/Y3                   td                    0.210       7.950 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.400       8.350         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N48715
 CLMA_214_260/Y1                   td                    0.212       8.562 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.127       8.689         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_214_260/Y2                   td                    0.210       8.899 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=1)        0.547       9.446         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_214_260/CECO                 td                    0.184       9.630 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       9.630         ntR1877          
 CLMA_214_264/CECO                 td                    0.184       9.814 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.814         ntR1876          
 CLMA_214_268/CECO                 td                    0.184       9.998 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.998         ntR1875          
 CLMA_214_272/CECO                 td                    0.184      10.182 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=3)        0.000      10.182         ntR1874          
 CLMA_214_276/CECI                                                         r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CE

 Data arrival time                                                  10.182         Logic Levels: 9  
                                                                                   Logic: 2.415ns(52.137%), Route: 2.217ns(47.863%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048      21.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.652      25.216         ntclkbufg_4      
 CLMA_214_276/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.305      25.521                          
 clock uncertainty                                      -0.050      25.471                          

 Setup time                                             -0.729      24.742                          

 Data required time                                                 24.742                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.742                          
 Data arrival time                                                  10.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.560                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE
Path Group  : free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMA_214_264/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/CLK

 CLMA_214_264/Q0                   tco                   0.289       5.839 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/Q
                                   net (fanout=3)        0.455       6.294         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
 CLMA_214_276/Y3                   td                    0.468       6.762 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.120       6.882         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N48707
 CLMS_214_277/Y1                   td                    0.290       7.172 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.568       7.740         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N32161
 CLMA_214_256/Y3                   td                    0.210       7.950 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.400       8.350         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N48715
 CLMA_214_260/Y1                   td                    0.212       8.562 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.127       8.689         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_214_260/Y2                   td                    0.210       8.899 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=1)        0.547       9.446         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_214_260/CECO                 td                    0.184       9.630 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       9.630         ntR1877          
 CLMA_214_264/CECO                 td                    0.184       9.814 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.814         ntR1876          
 CLMA_214_268/CECO                 td                    0.184       9.998 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.998         ntR1875          
 CLMA_214_272/CECO                 td                    0.184      10.182 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=3)        0.000      10.182         ntR1874          
 CLMA_214_276/CECI                                                         r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE

 Data arrival time                                                  10.182         Logic Levels: 9  
                                                                                   Logic: 2.415ns(52.137%), Route: 2.217ns(47.863%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048      21.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.652      25.216         ntclkbufg_4      
 CLMA_214_276/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CLK
 clock pessimism                                         0.305      25.521                          
 clock uncertainty                                      -0.050      25.471                          

 Setup time                                             -0.729      24.742                          

 Data required time                                                 24.742                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.742                          
 Data arrival time                                                  10.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.560                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[0]/opit_0_inv/CLK
Endpoint    : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[1]/opit_0_inv/D
Path Group  : free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.531       5.095         ntclkbufg_4      
 CLMS_166_245/CLK                                                          r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[0]/opit_0_inv/CLK

 CLMS_166_245/Q2                   tco                   0.224       5.319 f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[0]/opit_0_inv/Q
                                   net (fanout=1)        0.086       5.405         qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly [0]
 CLMS_166_245/CD                                                           f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[1]/opit_0_inv/D

 Data arrival time                                                   5.405         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.585       5.427         ntclkbufg_4      
 CLMS_166_245/CLK                                                          r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[1]/opit_0_inv/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                               0.053       5.148                          

 Data required time                                                  5.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.148                          
 Data arrival time                                                   5.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_PCS_RX_RST/opit_0_MUX4TO1Q/S1
Path Group  : free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.652       5.216         ntclkbufg_4      
 CLMA_94_304/CLK                                                           r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[2]/opit_0_L5Q_perm/CLK

 CLMA_94_304/Q3                    tco                   0.221       5.437 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.089       5.526         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg_alias [2]
 CLMS_94_305/D4                                                            f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_PCS_RX_RST/opit_0_MUX4TO1Q/S1

 Data arrival time                                                   5.526         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMS_94_305/CLK                                                           r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_PCS_RX_RST/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.305       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Hold time                                              -0.034       5.211                          

 Data required time                                                  5.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.211                          
 Data arrival time                                                   5.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[0]/opit_0/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/L4
Path Group  : free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.652       5.216         ntclkbufg_4      
 CLMA_210_268/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[0]/opit_0/CLK

 CLMA_210_268/Q1                   tco                   0.224       5.440 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[0]/opit_0/Q
                                   net (fanout=5)        0.088       5.528         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg [0]
 CLMA_210_269/C4                                                           f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.528         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMA_210_269/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.305       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Hold time                                              -0.034       5.211                          

 Data required time                                                  5.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.211                          
 Data arrival time                                                   5.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/state[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/regaddr[3]/opit_0_inv_L5Q_perm/CE
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.339
  Launch Clock Delay      :  10.104
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.837       2.241         _N21             
 IOCKGATE_326_322/OUT              td                    0.348       2.589 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.589         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.589 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       3.309         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       3.309 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.922       4.231         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.149       4.380 r       CLKROUTE_25/Z    
                                   net (fanout=2)        4.139       8.519         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       8.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      10.104         ntclkbufg_9      
 CLMA_314_160/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/state[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_314_160/Q1                   tco                   0.291      10.395 r       u_yt_ctrl/u_mdio_master_driver/state[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.416      10.811         u_yt_ctrl/u_mdio_master_driver/state [0]
 CLMA_314_156/Y3                   td                    0.468      11.279 r       u_yt_ctrl/u_mdio_master_driver/N179_2/gateop_perm/Z
                                   net (fanout=5)        0.402      11.681         u_yt_ctrl/u_mdio_master_driver/_N31720
 CLMS_314_153/Y2                   td                    0.210      11.891 r       u_yt_ctrl/u_mdio_master_driver/N183_5/gateop_perm/Z
                                   net (fanout=4)        0.676      12.567         u_yt_ctrl/u_mdio_master_driver/N183
 CLMA_302_165/Y3                   td                    0.465      13.032 f       u_yt_ctrl/u_mdio_master_driver/N270/gateop_perm/Z
                                   net (fanout=5)        0.375      13.407         u_yt_ctrl/u_mdio_master_driver/N270
 CLMS_298_161/CE                                                           f       u_yt_ctrl/u_mdio_master_driver/regaddr[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  13.407         Logic Levels: 3  
                                                                                   Logic: 1.434ns(43.415%), Route: 1.869ns(56.585%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.074      50.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.142      51.216 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.216         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048      51.264 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.822      52.086         _N21             
 IOCKGATE_326_322/OUT              td                    0.249      52.335 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      52.335         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      52.335 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.711      53.046         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000      53.046 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.781      53.827         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.109      53.936 f       CLKROUTE_25/Z    
                                   net (fanout=2)        3.851      57.787         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000      57.787 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.552      59.339         ntclkbufg_9      
 CLMS_298_161/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/regaddr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.752      60.091                          
 clock uncertainty                                      -0.050      60.041                          

 Setup time                                             -0.617      59.424                          

 Data required time                                                 59.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 59.424                          
 Data arrival time                                                  13.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.017                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/state[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/writedata[1]/opit_0_inv_L5Q_perm/CE
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.339
  Launch Clock Delay      :  10.104
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.837       2.241         _N21             
 IOCKGATE_326_322/OUT              td                    0.348       2.589 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.589         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.589 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       3.309         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       3.309 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.922       4.231         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.149       4.380 r       CLKROUTE_25/Z    
                                   net (fanout=2)        4.139       8.519         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       8.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      10.104         ntclkbufg_9      
 CLMA_314_160/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/state[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_314_160/Q2                   tco                   0.290      10.394 r       u_yt_ctrl/u_mdio_master_driver/state[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.273      10.667         u_yt_ctrl/u_mdio_master_driver/state [3]
 CLMS_314_157/Y1                   td                    0.468      11.135 r       u_yt_ctrl/u_mdio_master_driver/N174_1/gateop_perm/Z
                                   net (fanout=6)        0.412      11.547         u_yt_ctrl/u_mdio_master_driver/_N31719
 CLMA_310_156/Y3                   td                    0.210      11.757 r       u_yt_ctrl/u_mdio_master_driver/N174_5/gateop_perm/Z
                                   net (fanout=23)       0.740      12.497         u_yt_ctrl/u_mdio_master_driver/N174
 CLMA_298_148/Y1                   td                    0.197      12.694 f       u_yt_ctrl/u_mdio_master_driver/N283/gateop_perm/Z
                                   net (fanout=16)       0.648      13.342         u_yt_ctrl/u_mdio_master_driver/N283
 CLMA_290_148/CE                                                           f       u_yt_ctrl/u_mdio_master_driver/writedata[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  13.342         Logic Levels: 3  
                                                                                   Logic: 1.165ns(35.979%), Route: 2.073ns(64.021%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.074      50.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.142      51.216 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.216         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048      51.264 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.822      52.086         _N21             
 IOCKGATE_326_322/OUT              td                    0.249      52.335 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      52.335         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      52.335 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.711      53.046         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000      53.046 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.781      53.827         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.109      53.936 f       CLKROUTE_25/Z    
                                   net (fanout=2)        3.851      57.787         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000      57.787 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.552      59.339         ntclkbufg_9      
 CLMA_290_148/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/writedata[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.752      60.091                          
 clock uncertainty                                      -0.050      60.041                          

 Setup time                                             -0.617      59.424                          

 Data required time                                                 59.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 59.424                          
 Data arrival time                                                  13.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.082                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/state[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/writedata[4]/opit_0_inv_L5Q_perm/CE
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.339
  Launch Clock Delay      :  10.104
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.837       2.241         _N21             
 IOCKGATE_326_322/OUT              td                    0.348       2.589 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.589         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.589 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       3.309         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       3.309 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.922       4.231         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.149       4.380 r       CLKROUTE_25/Z    
                                   net (fanout=2)        4.139       8.519         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       8.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      10.104         ntclkbufg_9      
 CLMA_314_160/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/state[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_314_160/Q2                   tco                   0.290      10.394 r       u_yt_ctrl/u_mdio_master_driver/state[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.273      10.667         u_yt_ctrl/u_mdio_master_driver/state [3]
 CLMS_314_157/Y1                   td                    0.468      11.135 r       u_yt_ctrl/u_mdio_master_driver/N174_1/gateop_perm/Z
                                   net (fanout=6)        0.412      11.547         u_yt_ctrl/u_mdio_master_driver/_N31719
 CLMA_310_156/Y3                   td                    0.210      11.757 r       u_yt_ctrl/u_mdio_master_driver/N174_5/gateop_perm/Z
                                   net (fanout=23)       0.740      12.497         u_yt_ctrl/u_mdio_master_driver/N174
 CLMA_298_148/Y1                   td                    0.197      12.694 f       u_yt_ctrl/u_mdio_master_driver/N283/gateop_perm/Z
                                   net (fanout=16)       0.648      13.342         u_yt_ctrl/u_mdio_master_driver/N283
 CLMA_290_148/CE                                                           f       u_yt_ctrl/u_mdio_master_driver/writedata[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  13.342         Logic Levels: 3  
                                                                                   Logic: 1.165ns(35.979%), Route: 2.073ns(64.021%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.074      50.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.142      51.216 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.216         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048      51.264 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.822      52.086         _N21             
 IOCKGATE_326_322/OUT              td                    0.249      52.335 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      52.335         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      52.335 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.711      53.046         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000      53.046 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.781      53.827         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.109      53.936 f       CLKROUTE_25/Z    
                                   net (fanout=2)        3.851      57.787         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000      57.787 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.552      59.339         ntclkbufg_9      
 CLMA_290_148/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/writedata[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.752      60.091                          
 clock uncertainty                                      -0.050      60.041                          

 Setup time                                             -0.617      59.424                          

 Data required time                                                 59.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 59.424                          
 Data arrival time                                                  13.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.082                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reg_ctrl/cnt0[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_reg_ctrl/start_init/opit_0_inv_L5Q_perm/L4
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.104
  Launch Clock Delay      :  9.058
  Clock Pessimism Removal :  -1.017

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.823       1.992         _N21             
 IOCKGATE_326_322/OUT              td                    0.249       2.241 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.241         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.241 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       2.948         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.948 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.789       3.737         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.116       3.853 r       CLKROUTE_25/Z    
                                   net (fanout=2)        3.674       7.527         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       7.527 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531       9.058         ntclkbufg_9      
 CLMA_302_149/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/cnt0[2]/opit_0_L5Q_perm/CLK

 CLMA_302_149/Q2                   tco                   0.224       9.282 f       u_yt_ctrl/u_reg_ctrl/cnt0[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.089       9.371         u_yt_ctrl/u_reg_ctrl/cnt0 [2]
 CLMA_302_148/A4                                                           f       u_yt_ctrl/u_reg_ctrl/start_init/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.371         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.837       2.241         _N21             
 IOCKGATE_326_322/OUT              td                    0.348       2.589 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.589         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.589 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       3.309         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       3.309 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.922       4.231         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.149       4.380 r       CLKROUTE_25/Z    
                                   net (fanout=2)        4.139       8.519         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       8.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      10.104         ntclkbufg_9      
 CLMA_302_148/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/start_init/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.017       9.087                          
 clock uncertainty                                       0.000       9.087                          

 Hold time                                              -0.035       9.052                          

 Data required time                                                  9.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.052                          
 Data arrival time                                                   9.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_reg_ctrl/reset_n/opit_0_L5Q_perm/L4
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.104
  Launch Clock Delay      :  9.058
  Clock Pessimism Removal :  -1.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.823       1.992         _N21             
 IOCKGATE_326_322/OUT              td                    0.249       2.241 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.241         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.241 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       2.948         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.948 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.789       3.737         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.116       3.853 r       CLKROUTE_25/Z    
                                   net (fanout=2)        3.674       7.527         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       7.527 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531       9.058         ntclkbufg_9      
 CLMA_322_172/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK

 CLMA_322_172/Q0                   tco                   0.222       9.280 f       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       9.365         u_yt_ctrl/u_mdio_master_driver/reset_n_done_r
 CLMA_322_172/B4                                                           f       u_yt_ctrl/u_reg_ctrl/reset_n/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.365         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.837       2.241         _N21             
 IOCKGATE_326_322/OUT              td                    0.348       2.589 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.589         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.589 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       3.309         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       3.309 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.922       4.231         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.149       4.380 r       CLKROUTE_25/Z    
                                   net (fanout=2)        4.139       8.519         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       8.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      10.104         ntclkbufg_9      
 CLMA_322_172/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/reset_n/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.046       9.058                          
 clock uncertainty                                       0.000       9.058                          

 Hold time                                              -0.035       9.023                          

 Data required time                                                  9.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.023                          
 Data arrival time                                                   9.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reg_ctrl/cnt3[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_reg_ctrl/cnt3[3]/opit_0_L5Q_perm/L4
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.104
  Launch Clock Delay      :  9.058
  Clock Pessimism Removal :  -1.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.823       1.992         _N21             
 IOCKGATE_326_322/OUT              td                    0.249       2.241 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.241         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.241 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       2.948         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.948 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.789       3.737         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.116       3.853 r       CLKROUTE_25/Z    
                                   net (fanout=2)        3.674       7.527         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       7.527 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531       9.058         ntclkbufg_9      
 CLMA_302_169/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/cnt3[3]/opit_0_L5Q_perm/CLK

 CLMA_302_169/Q3                   tco                   0.221       9.279 f       u_yt_ctrl/u_reg_ctrl/cnt3[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.088       9.367         u_yt_ctrl/u_reg_ctrl/cnt3 [3]
 CLMA_302_169/D4                                                           f       u_yt_ctrl/u_reg_ctrl/cnt3[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.367         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.837       2.241         _N21             
 IOCKGATE_326_322/OUT              td                    0.348       2.589 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.589         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.589 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       3.309         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       3.309 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.922       4.231         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.149       4.380 r       CLKROUTE_25/Z    
                                   net (fanout=2)        4.139       8.519         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       8.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585      10.104         ntclkbufg_9      
 CLMA_302_169/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/cnt3[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.046       9.058                          
 clock uncertainty                                       0.000       9.058                          

 Hold time                                              -0.034       9.024                          

 Data required time                                                  9.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.024                          
 Data arrival time                                                   9.367                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_reg_ctrl/reset_n/opit_0_L5Q_perm/L3
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.058
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           80.000      80.000 r                        
 P20                                                     0.000      80.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      80.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254      81.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      81.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076      81.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438      83.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      83.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.585      85.427         ntclkbufg_4      
 CLMS_322_173/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK

 CLMS_322_173/Q1                   tco                   0.289      85.716 f       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        3.695      89.411         u_yt_ctrl/u_reset_n_delay/cnt [22]
 CLMA_242_92/Y6CD                  td                    0.134      89.545 f       CLKROUTE_4/Z     
                                   net (fanout=1)        0.272      89.817         ntR3127          
 CLMS_242_97/Y6CD                  td                    0.134      89.951 f       CLKROUTE_3/Z     
                                   net (fanout=1)        1.811      91.762         ntR3126          
 CLMS_242_105/Y6CD                 td                    0.134      91.896 f       CLKROUTE_2/Z     
                                   net (fanout=1)        0.611      92.507         ntR3125          
 CLMS_242_97/Y6AB                  td                    0.132      92.639 f       CLKROUTE_1/Z     
                                   net (fanout=1)        0.805      93.444         ntR3124          
 CLMS_246_125/Y6CD                 td                    0.134      93.578 f       CLKROUTE_0/Z     
                                   net (fanout=1)        2.949      96.527         ntR3123          
 CLMA_322_172/Y0                   td                    0.341      96.868 f       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/Z
                                   net (fanout=1)        9.769     106.637         u_yt_ctrl/reset_n_done
 CLMA_322_172/B3                                                           f       u_yt_ctrl/u_reg_ctrl/reset_n/opit_0_L5Q_perm/L3

 Data arrival time                                                 106.637         Logic Levels: 6  
                                                                                   Logic: 1.298ns(6.120%), Route: 19.912ns(93.880%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048     101.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.823     101.992         _N21             
 IOCKGATE_326_322/OUT              td                    0.249     102.241 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     102.241         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     102.241 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707     102.948         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     102.948 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.789     103.737         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.116     103.853 r       CLKROUTE_25/Z    
                                   net (fanout=2)        3.674     107.527         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000     107.527 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531     109.058         ntclkbufg_9      
 CLMA_322_172/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/reset_n/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.235     109.293                          
 clock uncertainty                                      -0.050     109.243                          

 Setup time                                             -0.372     108.871                          

 Data required time                                                108.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                108.871                          
 Data arrival time                                                 106.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L1
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.058
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           80.000      80.000 r                        
 P20                                                     0.000      80.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      80.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254      81.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      81.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076      81.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438      83.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      83.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.585      85.427         ntclkbufg_4      
 CLMS_322_173/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK

 CLMS_322_173/Q1                   tco                   0.289      85.716 f       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        3.695      89.411         u_yt_ctrl/u_reset_n_delay/cnt [22]
 CLMA_242_92/Y6CD                  td                    0.134      89.545 f       CLKROUTE_4/Z     
                                   net (fanout=1)        0.272      89.817         ntR3127          
 CLMS_242_97/Y6CD                  td                    0.134      89.951 f       CLKROUTE_3/Z     
                                   net (fanout=1)        1.811      91.762         ntR3126          
 CLMS_242_105/Y6CD                 td                    0.134      91.896 f       CLKROUTE_2/Z     
                                   net (fanout=1)        0.611      92.507         ntR3125          
 CLMS_242_97/Y6AB                  td                    0.132      92.639 f       CLKROUTE_1/Z     
                                   net (fanout=1)        0.805      93.444         ntR3124          
 CLMS_246_125/Y6CD                 td                    0.134      93.578 f       CLKROUTE_0/Z     
                                   net (fanout=1)        2.949      96.527         ntR3123          
 CLMA_322_172/A1                                                           f       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L1

 Data arrival time                                                  96.527         Logic Levels: 5  
                                                                                   Logic: 0.957ns(8.622%), Route: 10.143ns(91.378%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048     101.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.823     101.992         _N21             
 IOCKGATE_326_322/OUT              td                    0.249     102.241 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     102.241         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     102.241 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707     102.948         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     102.948 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.789     103.737         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.116     103.853 r       CLKROUTE_25/Z    
                                   net (fanout=2)        3.674     107.527         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000     107.527 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531     109.058         ntclkbufg_9      
 CLMA_322_172/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.235     109.293                          
 clock uncertainty                                      -0.050     109.243                          

 Setup time                                             -0.248     108.995                          

 Data required time                                                108.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                108.995                          
 Data arrival time                                                  96.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.468                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L0
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.058
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           80.000      80.000 r                        
 P20                                                     0.000      80.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      80.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254      81.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      81.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076      81.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438      83.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      83.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.585      85.427         ntclkbufg_4      
 CLMS_322_173/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK

 CLMS_322_173/Q0                   tco                   0.289      85.716 r       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        1.728      87.444         u_yt_ctrl/u_reset_n_delay/cnt [21]
 CLMA_302_92/Y6CD                  td                    0.149      87.593 r       CLKROUTE_22/Z    
                                   net (fanout=1)        0.271      87.864         ntR3145          
 CLMA_298_92/Y6CD                  td                    0.149      88.013 r       CLKROUTE_21/Z    
                                   net (fanout=1)        0.691      88.704         ntR3144          
 CLMA_250_92/Y6CD                  td                    0.149      88.853 r       CLKROUTE_20/Z    
                                   net (fanout=1)        0.272      89.125         ntR3143          
 CLMA_246_96/Y6CD                  td                    0.149      89.274 r       CLKROUTE_19/Z    
                                   net (fanout=1)        0.272      89.546         ntR3142          
 CLMA_242_96/Y6CD                  td                    0.149      89.695 r       CLKROUTE_18/Z    
                                   net (fanout=1)        0.457      90.152         ntR3141          
 CLMA_246_92/Y6CD                  td                    0.149      90.301 r       CLKROUTE_17/Z    
                                   net (fanout=1)        0.457      90.758         ntR3140          
 CLMA_242_100/Y6CD                 td                    0.149      90.907 r       CLKROUTE_16/Z    
                                   net (fanout=1)        0.417      91.324         ntR3139          
 CLMA_246_100/Y6CD                 td                    0.149      91.473 r       CLKROUTE_15/Z    
                                   net (fanout=1)        1.568      93.041         ntR3138          
 CLMA_242_104/Y6CD                 td                    0.149      93.190 r       CLKROUTE_14/Z    
                                   net (fanout=1)        0.417      93.607         ntR3137          
 CLMA_246_104/Y6CD                 td                    0.149      93.756 r       CLKROUTE_13/Z    
                                   net (fanout=1)        2.789      96.545         ntR3136          
 CLMA_322_172/A0                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L0

 Data arrival time                                                  96.545         Logic Levels: 10 
                                                                                   Logic: 1.779ns(16.001%), Route: 9.339ns(83.999%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048     101.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.823     101.992         _N21             
 IOCKGATE_326_322/OUT              td                    0.249     102.241 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     102.241         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     102.241 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707     102.948         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     102.948 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.789     103.737         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.116     103.853 r       CLKROUTE_25/Z    
                                   net (fanout=2)        3.674     107.527         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000     107.527 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.531     109.058         ntclkbufg_9      
 CLMA_322_172/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.235     109.293                          
 clock uncertainty                                      -0.050     109.243                          

 Setup time                                             -0.194     109.049                          

 Data required time                                                109.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                109.049                          
 Data arrival time                                                  96.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.504                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[18]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L4
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.774  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.104
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                          100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048     101.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395     103.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000     103.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.531     105.095         ntclkbufg_4      
 CLMS_322_169/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[18]/opit_0_inv_A2Q21/CLK

 CLMS_322_169/Q1                   tco                   0.224     105.319 f       u_yt_ctrl/u_reset_n_delay/cnt[18]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.197     105.516         u_yt_ctrl/u_reset_n_delay/cnt [18]
 CLMA_322_168/Y2                   td                    0.229     105.745 r       u_yt_ctrl/u_reset_n_delay/N13_mux12/gateop_perm/Z
                                   net (fanout=1)        4.478     110.223         u_yt_ctrl/u_reset_n_delay/_N2814
 CLMA_322_172/A4                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L4

 Data arrival time                                                 110.223         Logic Levels: 1  
                                                                                   Logic: 0.453ns(8.834%), Route: 4.675ns(91.166%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254     101.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076     101.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.837     102.241         _N21             
 IOCKGATE_326_322/OUT              td                    0.348     102.589 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     102.589         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     102.589 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720     103.309         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     103.309 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.922     104.231         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.149     104.380 r       CLKROUTE_25/Z    
                                   net (fanout=2)        4.139     108.519         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000     108.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585     110.104         ntclkbufg_9      
 CLMA_322_172/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.235     109.869                          
 clock uncertainty                                       0.050     109.919                          

 Hold time                                              -0.047     109.872                          

 Data required time                                                109.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                                109.872                          
 Data arrival time                                                 110.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[20]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L2
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.774  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.104
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                          100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048     101.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395     103.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000     103.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.531     105.095         ntclkbufg_4      
 CLMS_322_169/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[20]/opit_0_inv_A2Q21/CLK

 CLMS_322_169/Q3                   tco                   0.226     105.321 r       u_yt_ctrl/u_reset_n_delay/cnt[20]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        5.103     110.424         u_yt_ctrl/u_reset_n_delay/cnt [20]
 CLMA_322_172/A2                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L2

 Data arrival time                                                 110.424         Logic Levels: 0  
                                                                                   Logic: 0.226ns(4.241%), Route: 5.103ns(95.759%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254     101.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076     101.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.837     102.241         _N21             
 IOCKGATE_326_322/OUT              td                    0.348     102.589 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     102.589         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     102.589 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720     103.309         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     103.309 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.922     104.231         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.149     104.380 r       CLKROUTE_25/Z    
                                   net (fanout=2)        4.139     108.519         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000     108.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585     110.104         ntclkbufg_9      
 CLMA_322_172/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.235     109.869                          
 clock uncertainty                                       0.050     109.919                          

 Hold time                                              -0.233     109.686                          

 Data required time                                                109.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                109.686                          
 Data arrival time                                                 110.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.738                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[23]/opit_0_inv_AQ/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L3
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.774  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.104
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                          100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048     101.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395     103.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000     103.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.531     105.095         ntclkbufg_4      
 CLMS_322_173/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[23]/opit_0_inv_AQ/CLK

 CLMS_322_173/Q2                   tco                   0.228     105.323 r       u_yt_ctrl/u_reset_n_delay/cnt[23]/opit_0_inv_AQ/Q
                                   net (fanout=4)        1.515     106.838         u_yt_ctrl/u_reset_n_delay/cnt [23]
 CLMS_246_93/Y6CD                  td                    0.116     106.954 r       CLKROUTE_12/Z    
                                   net (fanout=1)        0.450     107.404         ntR3135          
 CLMA_250_100/Y6CD                 td                    0.116     107.520 r       CLKROUTE_11/Z    
                                   net (fanout=1)        0.520     108.040         ntR3134          
 CLMS_246_97/Y6CD                  td                    0.116     108.156 r       CLKROUTE_10/Z    
                                   net (fanout=1)        0.568     108.724         ntR3133          
 CLMA_250_96/Y6CD                  td                    0.116     108.840 r       CLKROUTE_9/Z     
                                   net (fanout=1)        0.827     109.667         ntR3132          
 CLMA_262_92/Y6CD                  td                    0.116     109.783 r       CLKROUTE_8/Z     
                                   net (fanout=1)        0.396     110.179         ntR3131          
 CLMA_250_93/Y6CD                  td                    0.116     110.295 r       CLKROUTE_7/Z     
                                   net (fanout=1)        0.253     110.548         ntR3130          
 CLMA_250_101/Y6AB                 td                    0.115     110.663 r       CLKROUTE_6/Z     
                                   net (fanout=1)        0.491     111.154         ntR3129          
 CLMS_242_101/Y6CD                 td                    0.116     111.270 r       CLKROUTE_5/Z     
                                   net (fanout=1)        2.652     113.922         ntR3128          
 CLMA_322_172/A3                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L3

 Data arrival time                                                 113.922         Logic Levels: 8  
                                                                                   Logic: 1.155ns(13.085%), Route: 7.672ns(86.915%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254     101.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076     101.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.837     102.241         _N21             
 IOCKGATE_326_322/OUT              td                    0.348     102.589 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     102.589         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     102.589 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720     103.309         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     103.309 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.922     104.231         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.149     104.380 r       CLKROUTE_25/Z    
                                   net (fanout=2)        4.139     108.519         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000     108.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.585     110.104         ntclkbufg_9      
 CLMA_322_172/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.235     109.869                          
 clock uncertainty                                       0.050     109.919                          

 Hold time                                              -0.240     109.679                          

 Data required time                                                109.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                109.679                          
 Data arrival time                                                 113.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.585       5.326         ntclkbufg_10     
 CLMS_298_49/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_298_49/Q0                    tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.735       7.348         u_CORES/u_jtag_hub/data_ctrl
 CLMS_270_153/A2                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   7.348         Logic Levels: 0  
                                                                                   Logic: 0.287ns(14.194%), Route: 1.735ns(85.806%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.460 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.552      30.012         ntclkbufg_10     
 CLMS_270_153/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.281      30.293                          
 clock uncertainty                                      -0.050      30.243                          

 Setup time                                             -0.370      29.873                          

 Data required time                                                 29.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.873                          
 Data arrival time                                                   7.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.585       5.326         ntclkbufg_10     
 CLMS_298_49/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_298_49/Q0                    tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.735       7.348         u_CORES/u_jtag_hub/data_ctrl
 CLMS_270_153/B3                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   7.348         Logic Levels: 0  
                                                                                   Logic: 0.287ns(14.194%), Route: 1.735ns(85.806%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.460 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.552      30.012         ntclkbufg_10     
 CLMS_270_153/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.281      30.293                          
 clock uncertainty                                      -0.050      30.243                          

 Setup time                                             -0.346      29.897                          

 Data required time                                                 29.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.897                          
 Data arrival time                                                   7.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.585       5.326         ntclkbufg_10     
 CLMS_298_49/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_298_49/Q0                    tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.735       7.348         u_CORES/u_jtag_hub/data_ctrl
 CLMS_270_153/D1                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.348         Logic Levels: 0  
                                                                                   Logic: 0.287ns(14.194%), Route: 1.735ns(85.806%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.460 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.552      30.012         ntclkbufg_10     
 CLMS_270_153/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.281      30.293                          
 clock uncertainty                                      -0.050      30.243                          

 Setup time                                             -0.193      30.050                          

 Data required time                                                 30.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.050                          
 Data arrival time                                                   7.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.702                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.302 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.531       4.833         ntclkbufg_10     
 CLMS_282_165/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_282_165/Q0                   tco                   0.222       5.055 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.088       5.143         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [2]
 CLMA_282_164/B4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.143         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.585       5.326         ntclkbufg_10     
 CLMA_282_164/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.464       4.862                          
 clock uncertainty                                       0.000       4.862                          

 Hold time                                              -0.035       4.827                          

 Data required time                                                  4.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.827                          
 Data arrival time                                                   5.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/S1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.302 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.531       4.833         ntclkbufg_10     
 CLMA_274_168/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_274_168/Q2                   tco                   0.224       5.057 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.087       5.144         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1]
 CLMS_274_169/A4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   5.144         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.585       5.326         ntclkbufg_10     
 CLMS_274_169/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.464       4.862                          
 clock uncertainty                                       0.000       4.862                          

 Hold time                                              -0.035       4.827                          

 Data required time                                                  4.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.827                          
 Data arrival time                                                   5.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.302 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.531       4.833         ntclkbufg_10     
 CLMS_274_145/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK

 CLMS_274_145/Q1                   tco                   0.224       5.057 f       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.142         u_CORES/u_jtag_hub/shift_data [1]
 CLMS_274_145/C4                                                           f       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.142         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.585       5.326         ntclkbufg_10     
 CLMS_274_145/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.833                          
 clock uncertainty                                       0.000       4.833                          

 Hold time                                              -0.034       4.799                          

 Data required time                                                  4.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.799                          
 Data arrival time                                                   5.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.605  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  2.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.228      27.228         u_CORES/capt_o   
 CLMS_270_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_270_157/Q1                   tco                   0.291      27.519 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.564      28.083         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_270_165/Y1                   td                    0.460      28.543 r       u_CORES/u_debug_core_0/u_hub_data_decode/N257/gateop_perm/Z
                                   net (fanout=6)        0.411      28.954         u_CORES/u_debug_core_0/u_hub_data_decode/N257
 CLMA_274_164/Y3                   td                    0.459      29.413 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=10)       0.129      29.542         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_274_164/Y2                   td                    0.322      29.864 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.458      30.322         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMS_270_173/Y0                   td                    0.210      30.532 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.265      30.797         u_CORES/u_debug_core_0/u_rd_addr_gen/_N92
 CLMS_270_177/Y2                   td                    0.322      31.119 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.486      31.605         u_CORES/u_debug_core_0/u_rd_addr_gen/_N93
 CLMA_274_192/Y0                   td                    0.210      31.815 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.430      32.245         u_CORES/u_debug_core_0/u_rd_addr_gen/_N295
 CLMS_270_185/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.245         Logic Levels: 6  
                                                                                   Logic: 2.274ns(45.326%), Route: 2.743ns(54.674%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      53.302 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.531      54.833         ntclkbufg_10     
 CLMS_270_185/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.121      54.662                          

 Data required time                                                 54.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.662                          
 Data arrival time                                                  32.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.417                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.605  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  2.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.228      27.228         u_CORES/capt_o   
 CLMS_270_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_270_157/Q1                   tco                   0.291      27.519 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.564      28.083         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_270_165/Y1                   td                    0.460      28.543 r       u_CORES/u_debug_core_0/u_hub_data_decode/N257/gateop_perm/Z
                                   net (fanout=6)        0.411      28.954         u_CORES/u_debug_core_0/u_hub_data_decode/N257
 CLMA_274_164/Y3                   td                    0.459      29.413 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=10)       0.129      29.542         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_274_164/Y2                   td                    0.322      29.864 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.458      30.322         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMS_270_173/Y0                   td                    0.210      30.532 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.265      30.797         u_CORES/u_debug_core_0/u_rd_addr_gen/_N92
 CLMS_270_177/Y2                   td                    0.322      31.119 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.125      31.244         u_CORES/u_debug_core_0/u_rd_addr_gen/_N93
 CLMS_270_177/Y0                   td                    0.210      31.454 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.408      31.862         u_CORES/u_debug_core_0/u_rd_addr_gen/_N293
 CLMS_270_185/D4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  31.862         Logic Levels: 6  
                                                                                   Logic: 2.274ns(49.072%), Route: 2.360ns(50.928%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      53.302 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.531      54.833         ntclkbufg_10     
 CLMS_270_185/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.120      54.663                          

 Data required time                                                 54.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.663                          
 Data arrival time                                                  31.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.605  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  2.228
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.228      27.228         u_CORES/capt_o   
 CLMS_270_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_270_157/Q1                   tco                   0.291      27.519 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.564      28.083         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_270_165/Y1                   td                    0.460      28.543 r       u_CORES/u_debug_core_0/u_hub_data_decode/N257/gateop_perm/Z
                                   net (fanout=6)        0.411      28.954         u_CORES/u_debug_core_0/u_hub_data_decode/N257
 CLMA_274_164/Y3                   td                    0.459      29.413 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=10)       0.129      29.542         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_274_164/Y2                   td                    0.322      29.864 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.458      30.322         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMS_270_173/Y0                   td                    0.210      30.532 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.265      30.797         u_CORES/u_debug_core_0/u_rd_addr_gen/_N92
 CLMS_270_177/Y2                   td                    0.341      31.138 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.538      31.676         u_CORES/u_debug_core_0/u_rd_addr_gen/_N93
 CLMA_274_172/C0                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  31.676         Logic Levels: 5  
                                                                                   Logic: 2.083ns(46.830%), Route: 2.365ns(53.170%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      53.302 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.531      54.833         ntclkbufg_10     
 CLMA_274_172/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.200      54.583                          

 Data required time                                                 54.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.583                          
 Data arrival time                                                  31.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.907                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  1.893
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.893      26.893         u_CORES/capt_o   
 CLMS_270_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_270_157/Q0                   tco                   0.222      27.115 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.328      27.443         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_266_157/CD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  27.443         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.364%), Route: 0.328ns(59.636%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.585       5.326         ntclkbufg_10     
 CLMS_266_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                               0.053       5.429                          

 Data required time                                                  5.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.429                          
 Data arrival time                                                  27.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.014                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  2.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.022      27.022         u_CORES/capt_o   
 CLMA_274_160/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_274_160/Q0                   tco                   0.222      27.244 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=14)       0.091      27.335         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_274_161/A1                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.335         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.927%), Route: 0.091ns(29.073%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.585       5.326         ntclkbufg_10     
 CLMS_274_161/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.121       5.255                          

 Data required time                                                  5.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.255                          
 Data arrival time                                                  27.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.080                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  1.893
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.893      26.893         u_CORES/capt_o   
 CLMS_270_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_270_157/Q1                   tco                   0.229      27.122 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.340      27.462         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_266_157/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.462         Logic Levels: 0  
                                                                                   Logic: 0.229ns(40.246%), Route: 0.340ns(59.754%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.585       5.326         ntclkbufg_10     
 CLMS_266_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.014       5.362                          

 Data required time                                                  5.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.362                          
 Data arrival time                                                  27.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.893
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      78.829 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.610      80.439         ntclkbufg_10     
 CLMS_274_149/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_149/Q0                   tco                   0.287      80.726 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.558      81.284         u_CORES/conf_sel [0]
 CLMS_270_157/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.284         Logic Levels: 0  
                                                                                   Logic: 0.287ns(33.964%), Route: 0.558ns(66.036%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.893     126.893         u_CORES/capt_o   
 CLMS_270_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.893                          
 clock uncertainty                                      -0.050     126.843                          

 Setup time                                             -0.617     126.226                          

 Data required time                                                126.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.226                          
 Data arrival time                                                  81.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.893
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      78.829 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.610      80.439         ntclkbufg_10     
 CLMS_274_149/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_149/Q0                   tco                   0.287      80.726 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.558      81.284         u_CORES/conf_sel [0]
 CLMS_270_157/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.284         Logic Levels: 0  
                                                                                   Logic: 0.287ns(33.964%), Route: 0.558ns(66.036%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.893     126.893         u_CORES/capt_o   
 CLMS_270_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.893                          
 clock uncertainty                                      -0.050     126.843                          

 Setup time                                             -0.617     126.226                          

 Data required time                                                126.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.226                          
 Data arrival time                                                  81.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.893
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      78.829 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.610      80.439         ntclkbufg_10     
 CLMS_274_149/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_149/Q0                   tco                   0.287      80.726 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.558      81.284         u_CORES/conf_sel [0]
 CLMS_270_157/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.284         Logic Levels: 0  
                                                                                   Logic: 0.287ns(33.964%), Route: 0.558ns(66.036%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.893     126.893         u_CORES/capt_o   
 CLMS_270_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.893                          
 clock uncertainty                                      -0.050     126.843                          

 Setup time                                             -0.617     126.226                          

 Data required time                                                126.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.226                          
 Data arrival time                                                  81.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.626  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.386
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.460 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.552     130.012         ntclkbufg_10     
 CLMS_270_153/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_270_153/Q1                   tco                   0.224     130.236 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.341     130.577         u_CORES/id_o [1] 
 CLMA_274_160/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 130.577         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.646%), Route: 0.341ns(60.354%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.386     127.386         u_CORES/capt_o   
 CLMA_274_160/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.386                          
 clock uncertainty                                       0.050     127.436                          

 Hold time                                               0.053     127.489                          

 Data required time                                                127.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.489                          
 Data arrival time                                                 130.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.626  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.386
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.460 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.552     130.012         ntclkbufg_10     
 CLMS_270_153/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_270_153/Q2                   tco                   0.224     130.236 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.444     130.680         u_CORES/id_o [2] 
 CLMA_274_160/CD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 130.680         Logic Levels: 0  
                                                                                   Logic: 0.224ns(33.533%), Route: 0.444ns(66.467%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.386     127.386         u_CORES/capt_o   
 CLMA_274_160/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.386                          
 clock uncertainty                                       0.050     127.436                          

 Hold time                                               0.053     127.489                          

 Data required time                                                127.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.489                          
 Data arrival time                                                 130.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.191                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.626  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.386
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.460 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      1.552     130.012         ntclkbufg_10     
 CLMS_274_149/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_149/Q0                   tco                   0.249     130.261 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.369     130.630         u_CORES/conf_sel [0]
 CLMA_274_160/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 130.630         Logic Levels: 0  
                                                                                   Logic: 0.249ns(40.291%), Route: 0.369ns(59.709%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.386     127.386         u_CORES/capt_o   
 CLMA_274_160/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     127.386                          
 clock uncertainty                                       0.050     127.436                          

 Hold time                                              -0.014     127.422                          

 Data required time                                                127.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.422                          
 Data arrival time                                                 130.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.208                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/data_buf[0]/opit_0_inv/RS
Path Group  : free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMA_150_288/CLK                                                          r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_150_288/Q0                   tco                   0.287       5.837 f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=150)      2.608       8.445         qsgmii_sfp0_lane1/p0_mm_rst_n
 CLMA_246_196/RS                                                           f       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/data_buf[0]/opit_0_inv/RS

 Data arrival time                                                   8.445         Logic Levels: 0  
                                                                                   Logic: 0.287ns(9.914%), Route: 2.608ns(90.086%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048      21.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.531      25.095         ntclkbufg_4      
 CLMA_246_196/CLK                                                          r       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/data_buf[0]/opit_0_inv/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   8.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.261                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/data_buf[1]/opit_0_inv/RS
Path Group  : free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMA_150_288/CLK                                                          r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_150_288/Q0                   tco                   0.287       5.837 f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=150)      2.608       8.445         qsgmii_sfp0_lane1/p0_mm_rst_n
 CLMA_246_196/RS                                                           f       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/data_buf[1]/opit_0_inv/RS

 Data arrival time                                                   8.445         Logic Levels: 0  
                                                                                   Logic: 0.287ns(9.914%), Route: 2.608ns(90.086%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048      21.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.531      25.095         ntclkbufg_4      
 CLMA_246_196/CLK                                                          r       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/data_buf[1]/opit_0_inv/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   8.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.261                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_strobe/opit_0_inv_L5Q_perm/RS
Path Group  : free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMA_150_288/CLK                                                          r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_150_288/Q0                   tco                   0.287       5.837 f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=150)      2.608       8.445         qsgmii_sfp0_lane1/p0_mm_rst_n
 CLMA_246_196/RS                                                           f       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_strobe/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.445         Logic Levels: 0  
                                                                                   Logic: 0.287ns(9.914%), Route: 2.608ns(90.086%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048      21.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.531      25.095         ntclkbufg_4      
 CLMA_246_196/CLK                                                          r       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_strobe/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   8.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.652       5.216         ntclkbufg_4      
 CLMA_118_296/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK

 CLMA_118_296/Q0                   tco                   0.222       5.438 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=126)      0.325       5.763         u_hsst_test/P_LANE_RST_0
 CLMA_114_300/RSCO                 td                    0.115       5.878 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.878         ntR1262          
 CLMA_114_304/RSCI                                                         f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.878         Logic Levels: 1  
                                                                                   Logic: 0.337ns(50.906%), Route: 0.325ns(49.094%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMA_114_304/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                            0.000       5.252                          

 Data required time                                                  5.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.252                          
 Data arrival time                                                   5.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.626                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[1]/opit_0_L5Q_perm/RS
Path Group  : free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.652       5.216         ntclkbufg_4      
 CLMA_118_296/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK

 CLMA_118_296/Q0                   tco                   0.222       5.438 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=126)      0.325       5.763         u_hsst_test/P_LANE_RST_0
 CLMA_114_300/RSCO                 td                    0.115       5.878 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.878         ntR1262          
 CLMA_114_304/RSCI                                                         f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.878         Logic Levels: 1  
                                                                                   Logic: 0.337ns(50.906%), Route: 0.325ns(49.094%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.708       5.550         ntclkbufg_4      
 CLMA_114_304/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                            0.000       5.252                          

 Data required time                                                  5.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.252                          
 Data arrival time                                                   5.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.626                          
====================================================================================================

====================================================================================================

Startpoint  : u1_reset_sync/rs2/opit_0_inv/CLK
Endpoint    : u1_reset_sync/rst_n_inner_d[1]/opit_0_inv/RS
Path Group  : free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.531       5.095         ntclkbufg_4      
 CLMA_254_204/CLK                                                          r       u1_reset_sync/rs2/opit_0_inv/CLK

 CLMA_254_204/Q1                   tco                   0.224       5.319 f       u1_reset_sync/rs2/opit_0_inv/Q
                                   net (fanout=8)        0.315       5.634         u1_reset_sync/rst_n_inner
 CLMA_254_208/RS                                                           f       u1_reset_sync/rst_n_inner_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.634         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.558%), Route: 0.315ns(58.442%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.585       5.427         ntclkbufg_4      
 CLMA_254_208/CLK                                                          r       u1_reset_sync/rst_n_inner_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                           -0.220       4.904                          

 Data required time                                                  4.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.904                          
 Data arrival time                                                   5.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/CLK
Endpoint    : u2_mdio (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P20                                                     0.000       0.000 f       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.367       1.441 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.441         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.075       1.516 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.836       2.352         _N21             
 IOCKGATE_326_322/OUT              td                    0.348       2.700 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.700         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.700 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.723       3.423         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       3.423 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.876       4.299         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.134       4.433 f       CLKROUTE_25/Z    
                                   net (fanout=2)        4.247       8.680         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       8.680 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.610      10.290         ntclkbufg_9      
 CLMA_310_156/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/CLK

 CLMA_310_156/Q0                   tco                   0.318      10.608 r       u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.412      11.020         u_yt_ctrl/u_mdio_master_driver/mdio_oe
 CLMS_310_149/Y3                   td                    0.465      11.485 f       u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv/gateop_perm/Z
                                   net (fanout=2)        2.273      13.758         u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv_rnmt
 IOL_323_374/TO                    td                    0.139      13.897 f       u_yt_ctrl.u_mdio_master_driver.mdio_tri_1/opit_1/T
                                   net (fanout=1)        0.000      13.897         u_yt_ctrl.u_mdio_master_driver.mdio_tri_1/ntT
 IOBD_320_376/PAD                  tse                   3.853      17.750 f       u_yt_ctrl.u_mdio_master_driver.mdio_tri_1/opit_0/O
                                   net (fanout=1)        0.123      17.873         _N0              
 D17                                                                       f       u2_mdio (port)   

 Data arrival time                                                  17.873         Logic Levels: 3  
                                                                                   Logic: 4.775ns(62.970%), Route: 2.808ns(37.030%)
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/CLK
Endpoint    : u10_mdio (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P20                                                     0.000       0.000 f       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.367       1.441 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.441         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.075       1.516 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.836       2.352         _N21             
 IOCKGATE_326_322/OUT              td                    0.348       2.700 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.700         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       2.700 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.723       3.423         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       3.423 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.876       4.299         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.134       4.433 f       CLKROUTE_25/Z    
                                   net (fanout=2)        4.247       8.680         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       8.680 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      1.610      10.290         ntclkbufg_9      
 CLMA_310_156/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/CLK

 CLMA_310_156/Q0                   tco                   0.318      10.608 r       u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.412      11.020         u_yt_ctrl/u_mdio_master_driver/mdio_oe
 CLMS_310_149/Y3                   td                    0.465      11.485 f       u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv/gateop_perm/Z
                                   net (fanout=2)        1.407      12.892         u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv_rnmt
 IOL_327_42/TO                     td                    0.139      13.031 f       u_yt_ctrl.u_mdio_master_driver.mdio_tri_2/opit_1/T
                                   net (fanout=1)        0.000      13.031         u_yt_ctrl.u_mdio_master_driver.mdio_tri_2/ntT
 IOBS_LR_328_41/PAD                tse                   3.962      16.993 f       u_yt_ctrl.u_mdio_master_driver.mdio_tri_2/opit_0/O
                                   net (fanout=1)        0.060      17.053         _N1              
 R17                                                                       f       u10_mdio (port)  

 Data arrival time                                                  17.053         Logic Levels: 3  
                                                                                   Logic: 4.884ns(72.216%), Route: 1.879ns(27.784%)
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u2_rstn_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.585       5.427         ntclkbufg_4      
 CLMS_322_165/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[14]/opit_0_inv_A2Q21/CLK

 CLMS_322_165/Q0                   tco                   0.289       5.716 r       u_yt_ctrl/u_reset_n_delay/cnt[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.555       6.271         u_yt_ctrl/u_reset_n_delay/cnt [13]
 CLMA_322_168/Y0                   td                    0.210       6.481 r       u_yt_ctrl/u_reset_n_delay/N10_mux7_1/gateop_perm/Z
                                   net (fanout=2)        0.265       6.746         u_yt_ctrl/u_reset_n_delay/_N29584
 CLMA_322_164/Y2                   td                    0.478       7.224 r       u_yt_ctrl/u_reset_n_delay/N10_mux9/gateop_perm/Z
                                   net (fanout=1)        0.401       7.625         u_yt_ctrl/u_reset_n_delay/_N2758
 CLMS_318_169/Y0                   td                    0.341       7.966 f       u_yt_ctrl/u_reset_n_delay/N10_mux13_5/gateop_perm/Z
                                   net (fanout=1)        0.375       8.341         u_yt_ctrl/u_reset_n_delay/_N2766
 CLMS_318_173/Y0                   td                    0.196       8.537 f       u_yt_ctrl/u_reset_n_delay/N11_1/gateop_perm/Z
                                   net (fanout=2)        2.456      10.993         nt_u2_rstn_out   
 IOL_319_374/DO                    td                    0.139      11.132 f       u2_rstn_out_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.132         u2_rstn_out_obuf/ntO
 IOBD_316_376/PAD                  td                    3.853      14.985 f       u2_rstn_out_obuf/opit_0/O
                                   net (fanout=1)        0.123      15.108         u2_rstn_out      
 B20                                                                       f       u2_rstn_out (port)

 Data arrival time                                                  15.108         Logic Levels: 6  
                                                                                   Logic: 5.506ns(56.874%), Route: 4.175ns(43.126%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u1_reset_sync/rs1/opit_0_inv/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U6                                                      0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.056       0.056         rstn             
 IOBS_TB_16_0/DIN                  td                    1.047       1.103 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         rstn_ibuf/ntD    
 IOL_19_5/RX_DATA_DD               td                    0.082       1.185 r       rstn_ibuf/opit_1/OUT
                                   net (fanout=6)        3.204       4.389         nt_rstn          
 CLMA_254_204/RS                                                           r       u1_reset_sync/rs1/opit_0_inv/RS

 Data arrival time                                                   4.389         Logic Levels: 2  
                                                                                   Logic: 1.129ns(25.723%), Route: 3.260ns(74.277%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u1_reset_sync/rs2/opit_0_inv/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U6                                                      0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.056       0.056         rstn             
 IOBS_TB_16_0/DIN                  td                    1.047       1.103 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         rstn_ibuf/ntD    
 IOL_19_5/RX_DATA_DD               td                    0.082       1.185 r       rstn_ibuf/opit_1/OUT
                                   net (fanout=6)        3.204       4.389         nt_rstn          
 CLMA_254_204/RS                                                           r       u1_reset_sync/rs2/opit_0_inv/RS

 Data arrival time                                                   4.389         Logic Levels: 2  
                                                                                   Logic: 1.129ns(25.723%), Route: 3.260ns(74.277%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u_yt_ctrl/u_reset_n_delay/cnt[2]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U6                                                      0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.056       0.056         rstn             
 IOBS_TB_16_0/DIN                  td                    1.047       1.103 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         rstn_ibuf/ntD    
 IOL_19_5/RX_DATA_DD               td                    0.082       1.185 r       rstn_ibuf/opit_1/OUT
                                   net (fanout=6)        3.793       4.978         nt_rstn          
 CLMS_322_153/RS                                                           r       u_yt_ctrl/u_reset_n_delay/cnt[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.978         Logic Levels: 2  
                                                                                   Logic: 1.129ns(22.680%), Route: 3.849ns(77.320%)
====================================================================================================

{free_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_158_229/CLK        qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[12]/opit_0_inv/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_158_229/CLK        qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[12]/opit_0_inv/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_190_245/CLK        qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack_dly[0]/opit_0_inv/CLK
====================================================================================================

{free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_278_148/CLKA[1]     u_yt_ctrl/u_reg_ctrl/N685_concat_2/iGopDrm_inv/CLKA
 49.102      50.000          0.898           High Pulse Width  DRM_278_148/CLKA[1]     u_yt_ctrl/u_reg_ctrl/N685_concat_2/iGopDrm_inv/CLKA
 49.380      50.000          0.620           Low Pulse Width   CLMS_318_165/CLK        u_yt_ctrl/u_mdio_master_driver/counter[0]/opit_0_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_278_148/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.102      25.000          0.898           Low Pulse Width   DRM_278_148/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.380      25.000          0.620           Low Pulse Width   CLMS_262_169/CLK        u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_270_157/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_270_157/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_270_157/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/opit_0_L5Q_perm/CE
Path Group  : free_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_214_264/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/CLK

 CLMA_214_264/Q0                   tco                   0.221       3.700 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/Q
                                   net (fanout=3)        0.283       3.983         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
 CLMA_214_276/Y3                   td                    0.360       4.343 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.072       4.415         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N48707
 CLMS_214_277/Y1                   td                    0.224       4.639 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.391       5.030         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N32161
 CLMA_214_256/Y3                   td                    0.151       5.181 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.254       5.435         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N48715
 CLMA_214_260/Y1                   td                    0.162       5.597 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.078       5.675         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_214_260/Y2                   td                    0.162       5.837 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=1)        0.326       6.163         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_214_260/CECO                 td                    0.141       6.304 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.304         ntR1877          
 CLMA_214_264/CECO                 td                    0.141       6.445 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.445         ntR1876          
 CLMA_214_268/CECO                 td                    0.141       6.586 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.586         ntR1875          
 CLMA_214_272/CECO                 td                    0.141       6.727 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=3)        0.000       6.727         ntR1874          
 CLMA_214_276/CECI                                                         r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.727         Logic Levels: 9  
                                                                                   Logic: 1.844ns(56.773%), Route: 1.404ns(43.227%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038      20.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.005      23.275         ntclkbufg_4      
 CLMA_214_276/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.189      23.464                          
 clock uncertainty                                      -0.050      23.414                          

 Setup time                                             -0.563      22.851                          

 Data required time                                                 22.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.851                          
 Data arrival time                                                   6.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.124                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CE
Path Group  : free_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_214_264/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/CLK

 CLMA_214_264/Q0                   tco                   0.221       3.700 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/Q
                                   net (fanout=3)        0.283       3.983         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
 CLMA_214_276/Y3                   td                    0.360       4.343 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.072       4.415         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N48707
 CLMS_214_277/Y1                   td                    0.224       4.639 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.391       5.030         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N32161
 CLMA_214_256/Y3                   td                    0.151       5.181 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.254       5.435         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N48715
 CLMA_214_260/Y1                   td                    0.162       5.597 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.078       5.675         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_214_260/Y2                   td                    0.162       5.837 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=1)        0.326       6.163         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_214_260/CECO                 td                    0.141       6.304 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.304         ntR1877          
 CLMA_214_264/CECO                 td                    0.141       6.445 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.445         ntR1876          
 CLMA_214_268/CECO                 td                    0.141       6.586 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.586         ntR1875          
 CLMA_214_272/CECO                 td                    0.141       6.727 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=3)        0.000       6.727         ntR1874          
 CLMA_214_276/CECI                                                         r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.727         Logic Levels: 9  
                                                                                   Logic: 1.844ns(56.773%), Route: 1.404ns(43.227%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038      20.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.005      23.275         ntclkbufg_4      
 CLMA_214_276/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.189      23.464                          
 clock uncertainty                                      -0.050      23.414                          

 Setup time                                             -0.563      22.851                          

 Data required time                                                 22.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.851                          
 Data arrival time                                                   6.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.124                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE
Path Group  : free_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_214_264/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/CLK

 CLMA_214_264/Q0                   tco                   0.221       3.700 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/Q
                                   net (fanout=3)        0.283       3.983         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
 CLMA_214_276/Y3                   td                    0.360       4.343 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.072       4.415         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N48707
 CLMS_214_277/Y1                   td                    0.224       4.639 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.391       5.030         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N32161
 CLMA_214_256/Y3                   td                    0.151       5.181 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.254       5.435         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N48715
 CLMA_214_260/Y1                   td                    0.162       5.597 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.078       5.675         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_214_260/Y2                   td                    0.162       5.837 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=1)        0.326       6.163         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_214_260/CECO                 td                    0.141       6.304 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.304         ntR1877          
 CLMA_214_264/CECO                 td                    0.141       6.445 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.445         ntR1876          
 CLMA_214_268/CECO                 td                    0.141       6.586 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.586         ntR1875          
 CLMA_214_272/CECO                 td                    0.141       6.727 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=3)        0.000       6.727         ntR1874          
 CLMA_214_276/CECI                                                         r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE

 Data arrival time                                                   6.727         Logic Levels: 9  
                                                                                   Logic: 1.844ns(56.773%), Route: 1.404ns(43.227%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038      20.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.005      23.275         ntclkbufg_4      
 CLMA_214_276/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CLK
 clock pessimism                                         0.189      23.464                          
 clock uncertainty                                      -0.050      23.414                          

 Setup time                                             -0.563      22.851                          

 Data required time                                                 22.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.851                          
 Data arrival time                                                   6.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.124                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[0]/opit_0_inv/CLK
Endpoint    : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[1]/opit_0_inv/D
Path Group  : free_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.895       3.165         ntclkbufg_4      
 CLMS_166_245/CLK                                                          r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[0]/opit_0_inv/CLK

 CLMS_166_245/Q2                   tco                   0.180       3.345 f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[0]/opit_0_inv/Q
                                   net (fanout=1)        0.061       3.406         qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly [0]
 CLMS_166_245/CD                                                           f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[1]/opit_0_inv/D

 Data arrival time                                                   3.406         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.925       3.367         ntclkbufg_4      
 CLMS_166_245/CLK                                                          r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[1]/opit_0_inv/CLK
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                               0.040       3.206                          

 Data required time                                                  3.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.206                          
 Data arrival time                                                   3.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_PCS_RX_RST/opit_0_MUX4TO1Q/S1
Path Group  : free_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.005       3.275         ntclkbufg_4      
 CLMA_94_304/CLK                                                           r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[2]/opit_0_L5Q_perm/CLK

 CLMA_94_304/Q3                    tco                   0.178       3.453 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.063       3.516         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg_alias [2]
 CLMS_94_305/D4                                                            f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_PCS_RX_RST/opit_0_MUX4TO1Q/S1

 Data arrival time                                                   3.516         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.859%), Route: 0.063ns(26.141%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMS_94_305/CLK                                                           r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_PCS_RX_RST/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.189       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Hold time                                              -0.028       3.262                          

 Data required time                                                  3.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.262                          
 Data arrival time                                                   3.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[0]/opit_0/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/L4
Path Group  : free_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.005       3.275         ntclkbufg_4      
 CLMA_210_268/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[0]/opit_0/CLK

 CLMA_210_268/Q1                   tco                   0.180       3.455 f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[0]/opit_0/Q
                                   net (fanout=5)        0.062       3.517         u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg [0]
 CLMA_210_269/C4                                                           f       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.517         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_210_269/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.189       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Hold time                                              -0.028       3.262                          

 Data required time                                                  3.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.262                          
 Data arrival time                                                   3.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/state[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/regaddr[3]/opit_0_inv_L5Q_perm/CE
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.157
  Launch Clock Delay      :  6.357
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.492       1.485         _N21             
 IOCKGATE_326_322/OUT              td                    0.268       1.753 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.753         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.753 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       2.221         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.221 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.533       2.754         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.114       2.868 r       CLKROUTE_25/Z    
                                   net (fanout=2)        2.564       5.432         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       5.432 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       6.357         ntclkbufg_9      
 CLMS_310_157/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/state[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_310_157/Q3                   tco                   0.220       6.577 f       u_yt_ctrl/u_mdio_master_driver/state[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.280       6.857         u_yt_ctrl/u_mdio_master_driver/state [7]
 CLMA_314_156/Y3                   td                    0.358       7.215 f       u_yt_ctrl/u_mdio_master_driver/N179_2/gateop_perm/Z
                                   net (fanout=5)        0.255       7.470         u_yt_ctrl/u_mdio_master_driver/_N31720
 CLMS_314_153/Y2                   td                    0.162       7.632 r       u_yt_ctrl/u_mdio_master_driver/N183_5/gateop_perm/Z
                                   net (fanout=4)        0.410       8.042         u_yt_ctrl/u_mdio_master_driver/N183
 CLMA_302_165/Y3                   td                    0.358       8.400 f       u_yt_ctrl/u_mdio_master_driver/N270/gateop_perm/Z
                                   net (fanout=5)        0.251       8.651         u_yt_ctrl/u_mdio_master_driver/N270
 CLMS_298_161/CE                                                           f       u_yt_ctrl/u_mdio_master_driver/regaddr[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.651         Logic Levels: 3  
                                                                                   Logic: 1.098ns(47.864%), Route: 1.196ns(52.136%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.074      50.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.784      50.858 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.858         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038      50.896 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.471      51.367         _N21             
 IOCKGATE_326_322/OUT              td                    0.200      51.567 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      51.567         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      51.567 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.449      52.016         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000      52.016 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.492      52.508         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.088      52.596 f       CLKROUTE_25/Z    
                                   net (fanout=2)        2.643      55.239         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000      55.239 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.918      56.157         ntclkbufg_9      
 CLMS_298_161/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/regaddr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.203      56.360                          
 clock uncertainty                                      -0.050      56.310                          

 Setup time                                             -0.476      55.834                          

 Data required time                                                 55.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.834                          
 Data arrival time                                                   8.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.183                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/state[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/writedata[1]/opit_0_inv_L5Q_perm/CE
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.157
  Launch Clock Delay      :  6.357
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.492       1.485         _N21             
 IOCKGATE_326_322/OUT              td                    0.268       1.753 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.753         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.753 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       2.221         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.221 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.533       2.754         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.114       2.868 r       CLKROUTE_25/Z    
                                   net (fanout=2)        2.564       5.432         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       5.432 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       6.357         ntclkbufg_9      
 CLMA_314_160/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/state[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_314_160/Q2                   tco                   0.223       6.580 f       u_yt_ctrl/u_mdio_master_driver/state[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.175       6.755         u_yt_ctrl/u_mdio_master_driver/state [3]
 CLMS_314_157/Y1                   td                    0.360       7.115 f       u_yt_ctrl/u_mdio_master_driver/N174_1/gateop_perm/Z
                                   net (fanout=6)        0.265       7.380         u_yt_ctrl/u_mdio_master_driver/_N31719
 CLMA_310_156/Y3                   td                    0.151       7.531 f       u_yt_ctrl/u_mdio_master_driver/N174_5/gateop_perm/Z
                                   net (fanout=23)       0.480       8.011         u_yt_ctrl/u_mdio_master_driver/N174
 CLMA_298_148/Y1                   td                    0.151       8.162 f       u_yt_ctrl/u_mdio_master_driver/N283/gateop_perm/Z
                                   net (fanout=16)       0.443       8.605         u_yt_ctrl/u_mdio_master_driver/N283
 CLMA_290_148/CE                                                           f       u_yt_ctrl/u_mdio_master_driver/writedata[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.605         Logic Levels: 3  
                                                                                   Logic: 0.885ns(39.368%), Route: 1.363ns(60.632%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.074      50.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.784      50.858 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.858         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038      50.896 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.471      51.367         _N21             
 IOCKGATE_326_322/OUT              td                    0.200      51.567 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      51.567         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      51.567 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.449      52.016         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000      52.016 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.492      52.508         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.088      52.596 f       CLKROUTE_25/Z    
                                   net (fanout=2)        2.643      55.239         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000      55.239 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.918      56.157         ntclkbufg_9      
 CLMA_290_148/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/writedata[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.203      56.360                          
 clock uncertainty                                      -0.050      56.310                          

 Setup time                                             -0.476      55.834                          

 Data required time                                                 55.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.834                          
 Data arrival time                                                   8.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.229                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/state[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/writedata[4]/opit_0_inv_L5Q_perm/CE
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.157
  Launch Clock Delay      :  6.357
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.492       1.485         _N21             
 IOCKGATE_326_322/OUT              td                    0.268       1.753 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.753         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.753 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       2.221         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.221 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.533       2.754         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.114       2.868 r       CLKROUTE_25/Z    
                                   net (fanout=2)        2.564       5.432         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       5.432 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       6.357         ntclkbufg_9      
 CLMA_314_160/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/state[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_314_160/Q2                   tco                   0.223       6.580 f       u_yt_ctrl/u_mdio_master_driver/state[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.175       6.755         u_yt_ctrl/u_mdio_master_driver/state [3]
 CLMS_314_157/Y1                   td                    0.360       7.115 f       u_yt_ctrl/u_mdio_master_driver/N174_1/gateop_perm/Z
                                   net (fanout=6)        0.265       7.380         u_yt_ctrl/u_mdio_master_driver/_N31719
 CLMA_310_156/Y3                   td                    0.151       7.531 f       u_yt_ctrl/u_mdio_master_driver/N174_5/gateop_perm/Z
                                   net (fanout=23)       0.480       8.011         u_yt_ctrl/u_mdio_master_driver/N174
 CLMA_298_148/Y1                   td                    0.151       8.162 f       u_yt_ctrl/u_mdio_master_driver/N283/gateop_perm/Z
                                   net (fanout=16)       0.443       8.605         u_yt_ctrl/u_mdio_master_driver/N283
 CLMA_290_148/CE                                                           f       u_yt_ctrl/u_mdio_master_driver/writedata[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.605         Logic Levels: 3  
                                                                                   Logic: 0.885ns(39.368%), Route: 1.363ns(60.632%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       free_clk (port)  
                                   net (fanout=1)        0.074      50.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.784      50.858 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.858         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038      50.896 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.471      51.367         _N21             
 IOCKGATE_326_322/OUT              td                    0.200      51.567 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      51.567         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      51.567 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.449      52.016         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000      52.016 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.492      52.508         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.088      52.596 f       CLKROUTE_25/Z    
                                   net (fanout=2)        2.643      55.239         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000      55.239 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.918      56.157         ntclkbufg_9      
 CLMA_290_148/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/writedata[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.203      56.360                          
 clock uncertainty                                      -0.050      56.310                          

 Setup time                                             -0.476      55.834                          

 Data required time                                                 55.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.834                          
 Data arrival time                                                   8.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.229                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reg_ctrl/cnt0[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_reg_ctrl/start_init/opit_0_inv_L5Q_perm/L4
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.357
  Launch Clock Delay      :  5.782
  Clock Pessimism Removal :  -0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.483       1.330         _N21             
 IOCKGATE_326_322/OUT              td                    0.200       1.530 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.530         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.530 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       1.990         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       1.990 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.464       2.454         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.093       2.547 r       CLKROUTE_25/Z    
                                   net (fanout=2)        2.340       4.887         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       4.887 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895       5.782         ntclkbufg_9      
 CLMA_302_149/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/cnt0[2]/opit_0_L5Q_perm/CLK

 CLMA_302_149/Q2                   tco                   0.180       5.962 f       u_yt_ctrl/u_reg_ctrl/cnt0[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.063       6.025         u_yt_ctrl/u_reg_ctrl/cnt0 [2]
 CLMA_302_148/A4                                                           f       u_yt_ctrl/u_reg_ctrl/start_init/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.025         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.492       1.485         _N21             
 IOCKGATE_326_322/OUT              td                    0.268       1.753 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.753         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.753 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       2.221         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.221 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.533       2.754         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.114       2.868 r       CLKROUTE_25/Z    
                                   net (fanout=2)        2.564       5.432         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       5.432 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       6.357         ntclkbufg_9      
 CLMA_302_148/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/start_init/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.560       5.797                          
 clock uncertainty                                       0.000       5.797                          

 Hold time                                              -0.029       5.768                          

 Data required time                                                  5.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.768                          
 Data arrival time                                                   6.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_reg_ctrl/reset_n/opit_0_L5Q_perm/L4
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.357
  Launch Clock Delay      :  5.782
  Clock Pessimism Removal :  -0.574

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.483       1.330         _N21             
 IOCKGATE_326_322/OUT              td                    0.200       1.530 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.530         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.530 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       1.990         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       1.990 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.464       2.454         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.093       2.547 r       CLKROUTE_25/Z    
                                   net (fanout=2)        2.340       4.887         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       4.887 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895       5.782         ntclkbufg_9      
 CLMA_322_172/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK

 CLMA_322_172/Q0                   tco                   0.179       5.961 f       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       6.020         u_yt_ctrl/u_mdio_master_driver/reset_n_done_r
 CLMA_322_172/B4                                                           f       u_yt_ctrl/u_reg_ctrl/reset_n/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.020         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.492       1.485         _N21             
 IOCKGATE_326_322/OUT              td                    0.268       1.753 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.753         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.753 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       2.221         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.221 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.533       2.754         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.114       2.868 r       CLKROUTE_25/Z    
                                   net (fanout=2)        2.564       5.432         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       5.432 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       6.357         ntclkbufg_9      
 CLMA_322_172/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/reset_n/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.574       5.783                          
 clock uncertainty                                       0.000       5.783                          

 Hold time                                              -0.029       5.754                          

 Data required time                                                  5.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.754                          
 Data arrival time                                                   6.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reg_ctrl/cnt3[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_yt_ctrl/u_reg_ctrl/cnt3[3]/opit_0_L5Q_perm/L4
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.357
  Launch Clock Delay      :  5.782
  Clock Pessimism Removal :  -0.575

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.483       1.330         _N21             
 IOCKGATE_326_322/OUT              td                    0.200       1.530 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.530         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.530 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       1.990         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       1.990 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.464       2.454         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.093       2.547 r       CLKROUTE_25/Z    
                                   net (fanout=2)        2.340       4.887         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       4.887 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895       5.782         ntclkbufg_9      
 CLMA_302_169/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/cnt3[3]/opit_0_L5Q_perm/CLK

 CLMA_302_169/Q3                   tco                   0.178       5.960 f       u_yt_ctrl/u_reg_ctrl/cnt3[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.062       6.022         u_yt_ctrl/u_reg_ctrl/cnt3 [3]
 CLMA_302_169/D4                                                           f       u_yt_ctrl/u_reg_ctrl/cnt3[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.022         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.492       1.485         _N21             
 IOCKGATE_326_322/OUT              td                    0.268       1.753 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.753         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.753 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       2.221         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.221 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.533       2.754         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.114       2.868 r       CLKROUTE_25/Z    
                                   net (fanout=2)        2.564       5.432         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       5.432 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925       6.357         ntclkbufg_9      
 CLMA_302_169/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/cnt3[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.575       5.782                          
 clock uncertainty                                       0.000       5.782                          

 Hold time                                              -0.028       5.754                          

 Data required time                                                  5.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.754                          
 Data arrival time                                                   6.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_reg_ctrl/reset_n/opit_0_L5Q_perm/L3
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.561  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.782
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           80.000      80.000 r                        
 P20                                                     0.000      80.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      80.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861      80.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      80.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058      80.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449      82.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      82.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.925      83.367         ntclkbufg_4      
 CLMS_322_173/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK

 CLMS_322_173/Q1                   tco                   0.223      83.590 f       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        2.526      86.116         u_yt_ctrl/u_reset_n_delay/cnt [22]
 CLMA_242_92/Y6CD                  td                    0.103      86.219 f       CLKROUTE_4/Z     
                                   net (fanout=1)        0.173      86.392         ntR3127          
 CLMS_242_97/Y6CD                  td                    0.103      86.495 f       CLKROUTE_3/Z     
                                   net (fanout=1)        1.186      87.681         ntR3126          
 CLMS_242_105/Y6CD                 td                    0.103      87.784 f       CLKROUTE_2/Z     
                                   net (fanout=1)        0.390      88.174         ntR3125          
 CLMS_242_97/Y6AB                  td                    0.101      88.275 f       CLKROUTE_1/Z     
                                   net (fanout=1)        0.533      88.808         ntR3124          
 CLMS_246_125/Y6CD                 td                    0.103      88.911 f       CLKROUTE_0/Z     
                                   net (fanout=1)        2.037      90.948         ntR3123          
 CLMA_322_172/Y0                   td                    0.264      91.212 f       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/Z
                                   net (fanout=1)        6.607      97.819         u_yt_ctrl/reset_n_done
 CLMA_322_172/B3                                                           f       u_yt_ctrl/u_reg_ctrl/reset_n/opit_0_L5Q_perm/L3

 Data arrival time                                                  97.819         Logic Levels: 6  
                                                                                   Logic: 1.000ns(6.919%), Route: 13.452ns(93.081%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038     100.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.483     101.330         _N21             
 IOCKGATE_326_322/OUT              td                    0.200     101.530 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     101.530         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     101.530 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460     101.990         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     101.990 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.464     102.454         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.093     102.547 r       CLKROUTE_25/Z    
                                   net (fanout=2)        2.340     104.887         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000     104.887 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895     105.782         ntclkbufg_9      
 CLMA_322_172/CLK                                                          r       u_yt_ctrl/u_reg_ctrl/reset_n/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.146     105.928                          
 clock uncertainty                                      -0.050     105.878                          

 Setup time                                             -0.287     105.591                          

 Data required time                                                105.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.591                          
 Data arrival time                                                  97.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L1
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.561  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.782
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           80.000      80.000 r                        
 P20                                                     0.000      80.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      80.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861      80.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      80.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058      80.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449      82.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      82.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.925      83.367         ntclkbufg_4      
 CLMS_322_173/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK

 CLMS_322_173/Q1                   tco                   0.223      83.590 f       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        2.526      86.116         u_yt_ctrl/u_reset_n_delay/cnt [22]
 CLMA_242_92/Y6CD                  td                    0.103      86.219 f       CLKROUTE_4/Z     
                                   net (fanout=1)        0.173      86.392         ntR3127          
 CLMS_242_97/Y6CD                  td                    0.103      86.495 f       CLKROUTE_3/Z     
                                   net (fanout=1)        1.186      87.681         ntR3126          
 CLMS_242_105/Y6CD                 td                    0.103      87.784 f       CLKROUTE_2/Z     
                                   net (fanout=1)        0.390      88.174         ntR3125          
 CLMS_242_97/Y6AB                  td                    0.101      88.275 f       CLKROUTE_1/Z     
                                   net (fanout=1)        0.533      88.808         ntR3124          
 CLMS_246_125/Y6CD                 td                    0.103      88.911 f       CLKROUTE_0/Z     
                                   net (fanout=1)        2.037      90.948         ntR3123          
 CLMA_322_172/A1                                                           f       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L1

 Data arrival time                                                  90.948         Logic Levels: 5  
                                                                                   Logic: 0.736ns(9.708%), Route: 6.845ns(90.292%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038     100.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.483     101.330         _N21             
 IOCKGATE_326_322/OUT              td                    0.200     101.530 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     101.530         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     101.530 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460     101.990         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     101.990 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.464     102.454         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.093     102.547 r       CLKROUTE_25/Z    
                                   net (fanout=2)        2.340     104.887         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000     104.887 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895     105.782         ntclkbufg_9      
 CLMA_322_172/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.146     105.928                          
 clock uncertainty                                      -0.050     105.878                          

 Setup time                                             -0.191     105.687                          

 Data required time                                                105.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.687                          
 Data arrival time                                                  90.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.739                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L0
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.561  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.782
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           80.000      80.000 r                        
 P20                                                     0.000      80.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      80.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861      80.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      80.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058      80.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449      82.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      82.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.925      83.367         ntclkbufg_4      
 CLMS_322_173/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK

 CLMS_322_173/Q0                   tco                   0.221      83.588 f       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        1.167      84.755         u_yt_ctrl/u_reset_n_delay/cnt [21]
 CLMA_302_92/Y6CD                  td                    0.103      84.858 f       CLKROUTE_22/Z    
                                   net (fanout=1)        0.172      85.030         ntR3145          
 CLMA_298_92/Y6CD                  td                    0.103      85.133 f       CLKROUTE_21/Z    
                                   net (fanout=1)        0.508      85.641         ntR3144          
 CLMA_250_92/Y6CD                  td                    0.103      85.744 f       CLKROUTE_20/Z    
                                   net (fanout=1)        0.173      85.917         ntR3143          
 CLMA_246_96/Y6CD                  td                    0.103      86.020 f       CLKROUTE_19/Z    
                                   net (fanout=1)        0.173      86.193         ntR3142          
 CLMA_242_96/Y6CD                  td                    0.103      86.296 f       CLKROUTE_18/Z    
                                   net (fanout=1)        0.283      86.579         ntR3141          
 CLMA_246_92/Y6CD                  td                    0.103      86.682 f       CLKROUTE_17/Z    
                                   net (fanout=1)        0.283      86.965         ntR3140          
 CLMA_242_100/Y6CD                 td                    0.103      87.068 f       CLKROUTE_16/Z    
                                   net (fanout=1)        0.279      87.347         ntR3139          
 CLMA_246_100/Y6CD                 td                    0.103      87.450 f       CLKROUTE_15/Z    
                                   net (fanout=1)        1.012      88.462         ntR3138          
 CLMA_242_104/Y6CD                 td                    0.103      88.565 f       CLKROUTE_14/Z    
                                   net (fanout=1)        0.279      88.844         ntR3137          
 CLMA_246_104/Y6CD                 td                    0.103      88.947 f       CLKROUTE_13/Z    
                                   net (fanout=1)        1.922      90.869         ntR3136          
 CLMA_322_172/A0                                                           f       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L0

 Data arrival time                                                  90.869         Logic Levels: 10 
                                                                                   Logic: 1.251ns(16.676%), Route: 6.251ns(83.324%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038     100.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.483     101.330         _N21             
 IOCKGATE_326_322/OUT              td                    0.200     101.530 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     101.530         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     101.530 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460     101.990         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     101.990 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.464     102.454         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.093     102.547 r       CLKROUTE_25/Z    
                                   net (fanout=2)        2.340     104.887         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000     104.887 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.895     105.782         ntclkbufg_9      
 CLMA_322_172/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.146     105.928                          
 clock uncertainty                                      -0.050     105.878                          

 Setup time                                             -0.154     105.724                          

 Data required time                                                105.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.724                          
 Data arrival time                                                  90.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.855                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[18]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L4
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.357
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                          100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038     100.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423     102.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000     102.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.895     103.165         ntclkbufg_4      
 CLMS_322_169/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[18]/opit_0_inv_A2Q21/CLK

 CLMS_322_169/Q1                   tco                   0.184     103.349 r       u_yt_ctrl/u_reset_n_delay/cnt[18]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.132     103.481         u_yt_ctrl/u_reset_n_delay/cnt [18]
 CLMA_322_168/Y2                   td                    0.184     103.665 r       u_yt_ctrl/u_reset_n_delay/N13_mux12/gateop_perm/Z
                                   net (fanout=1)        2.948     106.613         u_yt_ctrl/u_reset_n_delay/_N2814
 CLMA_322_172/A4                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L4

 Data arrival time                                                 106.613         Logic Levels: 1  
                                                                                   Logic: 0.368ns(10.673%), Route: 3.080ns(89.327%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861     100.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058     100.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.492     101.485         _N21             
 IOCKGATE_326_322/OUT              td                    0.268     101.753 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     101.753         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     101.753 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468     102.221         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     102.221 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.533     102.754         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.114     102.868 r       CLKROUTE_25/Z    
                                   net (fanout=2)        2.564     105.432         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000     105.432 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925     106.357         ntclkbufg_9      
 CLMA_322_172/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.146     106.211                          
 clock uncertainty                                       0.050     106.261                          

 Hold time                                              -0.039     106.222                          

 Data required time                                                106.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                106.222                          
 Data arrival time                                                 106.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[20]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L2
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.357
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                          100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038     100.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423     102.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000     102.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.895     103.165         ntclkbufg_4      
 CLMS_322_169/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[20]/opit_0_inv_A2Q21/CLK

 CLMS_322_169/Q3                   tco                   0.182     103.347 r       u_yt_ctrl/u_reset_n_delay/cnt[20]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        3.355     106.702         u_yt_ctrl/u_reset_n_delay/cnt [20]
 CLMA_322_172/A2                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L2

 Data arrival time                                                 106.702         Logic Levels: 0  
                                                                                   Logic: 0.182ns(5.146%), Route: 3.355ns(94.854%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861     100.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058     100.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.492     101.485         _N21             
 IOCKGATE_326_322/OUT              td                    0.268     101.753 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     101.753         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     101.753 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468     102.221         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     102.221 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.533     102.754         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.114     102.868 r       CLKROUTE_25/Z    
                                   net (fanout=2)        2.564     105.432         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000     105.432 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925     106.357         ntclkbufg_9      
 CLMA_322_172/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.146     106.211                          
 clock uncertainty                                       0.050     106.261                          

 Hold time                                              -0.192     106.069                          

 Data required time                                                106.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                106.069                          
 Data arrival time                                                 106.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.633                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK
Endpoint    : u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L1
Path Group  : free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.357
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                          100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038     100.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423     102.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000     102.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.895     103.165         ntclkbufg_4      
 CLMS_322_173/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/CLK

 CLMS_322_173/Q1                   tco                   0.184     103.349 r       u_yt_ctrl/u_reset_n_delay/cnt[22]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        1.919     105.268         u_yt_ctrl/u_reset_n_delay/cnt [22]
 CLMA_242_92/Y6CD                  td                    0.093     105.361 r       CLKROUTE_4/Z     
                                   net (fanout=1)        0.135     105.496         ntR3127          
 CLMS_242_97/Y6CD                  td                    0.093     105.589 r       CLKROUTE_3/Z     
                                   net (fanout=1)        0.921     106.510         ntR3126          
 CLMS_242_105/Y6CD                 td                    0.093     106.603 r       CLKROUTE_2/Z     
                                   net (fanout=1)        0.331     106.934         ntR3125          
 CLMS_242_97/Y6AB                  td                    0.092     107.026 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.416     107.442         ntR3124          
 CLMS_246_125/Y6CD                 td                    0.093     107.535 r       CLKROUTE_0/Z     
                                   net (fanout=1)        1.524     109.059         ntR3123          
 CLMA_322_172/A1                                                           r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/L1

 Data arrival time                                                 109.059         Logic Levels: 5  
                                                                                   Logic: 0.648ns(10.994%), Route: 5.246ns(89.006%)
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.074     100.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861     100.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058     100.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.492     101.485         _N21             
 IOCKGATE_326_322/OUT              td                    0.268     101.753 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000     101.753         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     101.753 r       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468     102.221         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000     102.221 r       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.533     102.754         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.114     102.868 r       CLKROUTE_25/Z    
                                   net (fanout=2)        2.564     105.432         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000     105.432 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.925     106.357         ntclkbufg_9      
 CLMA_322_172/CLK                                                          r       u_yt_ctrl/u_mdio_master_driver/reset_n_done_r/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.146     106.211                          
 clock uncertainty                                       0.050     106.261                          

 Hold time                                              -0.093     106.168                          

 Data required time                                                106.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                106.168                          
 Data arrival time                                                 109.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.891                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.280 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.925       3.205         ntclkbufg_10     
 CLMS_298_49/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_298_49/Q0                    tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.203       4.629         u_CORES/u_jtag_hub/data_ctrl
 CLMS_270_153/A2                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   4.629         Logic Levels: 0  
                                                                                   Logic: 0.221ns(15.520%), Route: 1.203ns(84.480%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      27.357 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.918      28.275         ntclkbufg_10     
 CLMS_270_153/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.198                          
 clock uncertainty                                      -0.050      28.148                          

 Setup time                                             -0.286      27.862                          

 Data required time                                                 27.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.862                          
 Data arrival time                                                   4.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.280 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.925       3.205         ntclkbufg_10     
 CLMS_298_49/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_298_49/Q0                    tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.203       4.629         u_CORES/u_jtag_hub/data_ctrl
 CLMS_270_153/B3                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.629         Logic Levels: 0  
                                                                                   Logic: 0.221ns(15.520%), Route: 1.203ns(84.480%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      27.357 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.918      28.275         ntclkbufg_10     
 CLMS_270_153/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.198                          
 clock uncertainty                                      -0.050      28.148                          

 Setup time                                             -0.267      27.881                          

 Data required time                                                 27.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.881                          
 Data arrival time                                                   4.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.280 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.925       3.205         ntclkbufg_10     
 CLMS_298_49/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_298_49/Q0                    tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.203       4.629         u_CORES/u_jtag_hub/data_ctrl
 CLMS_270_153/D1                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.629         Logic Levels: 0  
                                                                                   Logic: 0.221ns(15.520%), Route: 1.203ns(84.480%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      27.357 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.918      28.275         ntclkbufg_10     
 CLMS_270_153/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.198                          
 clock uncertainty                                      -0.050      28.148                          

 Setup time                                             -0.149      27.999                          

 Data required time                                                 27.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.999                          
 Data arrival time                                                   4.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.370                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/S1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.070 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.895       2.965         ntclkbufg_10     
 CLMA_274_168/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_274_168/Q2                   tco                   0.180       3.145 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.061       3.206         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1]
 CLMS_274_169/A4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   3.206         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.280 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.925       3.205         ntclkbufg_10     
 CLMS_274_169/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.225       2.980                          
 clock uncertainty                                       0.000       2.980                          

 Hold time                                              -0.029       2.951                          

 Data required time                                                  2.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.951                          
 Data arrival time                                                   3.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.070 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.895       2.965         ntclkbufg_10     
 CLMS_282_165/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_282_165/Q0                   tco                   0.179       3.144 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.063       3.207         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [2]
 CLMA_282_164/B4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.207         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.280 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.925       3.205         ntclkbufg_10     
 CLMA_282_164/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.980                          
 clock uncertainty                                       0.000       2.980                          

 Hold time                                              -0.029       2.951                          

 Data required time                                                  2.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.951                          
 Data arrival time                                                   3.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/ADDRB[12]
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  -0.221

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.070 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.895       2.965         ntclkbufg_10     
 CLMA_274_156/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_274_156/Q0                   tco                   0.182       3.147 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.201       3.348         u_CORES/u_debug_core_0/ram_radr [8]
 DRM_278_148/ADB0[12]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/ADDRB[12]

 Data arrival time                                                   3.348         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.520%), Route: 0.201ns(52.480%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.280 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.925       3.205         ntclkbufg_10     
 DRM_278_148/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 clock pessimism                                        -0.221       2.984                          
 clock uncertainty                                       0.000       2.984                          

 Hold time                                               0.107       3.091                          

 Data required time                                                  3.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.091                          
 Data arrival time                                                   3.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.578  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  1.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.387      26.387         u_CORES/capt_o   
 CLMS_270_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_270_157/Q1                   tco                   0.223      26.610 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.370      26.980         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_270_165/Y1                   td                    0.359      27.339 f       u_CORES/u_debug_core_0/u_hub_data_decode/N257/gateop_perm/Z
                                   net (fanout=6)        0.265      27.604         u_CORES/u_debug_core_0/u_hub_data_decode/N257
 CLMA_274_164/Y3                   td                    0.354      27.958 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=10)       0.079      28.037         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_274_164/Y2                   td                    0.264      28.301 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.287      28.588         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMS_270_173/Y0                   td                    0.162      28.750 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.160      28.910         u_CORES/u_debug_core_0/u_rd_addr_gen/_N92
 CLMS_270_177/Y2                   td                    0.264      29.174 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.297      29.471         u_CORES/u_debug_core_0/u_rd_addr_gen/_N93
 CLMA_274_192/Y0                   td                    0.162      29.633 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.256      29.889         u_CORES/u_debug_core_0/u_rd_addr_gen/_N295
 CLMS_270_185/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.889         Logic Levels: 6  
                                                                                   Logic: 1.788ns(51.057%), Route: 1.714ns(48.943%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      52.070 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.895      52.965         ntclkbufg_10     
 CLMS_270_185/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.965                          
 clock uncertainty                                      -0.050      52.915                          

 Setup time                                             -0.093      52.822                          

 Data required time                                                 52.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.822                          
 Data arrival time                                                  29.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.933                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.578  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  1.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.387      26.387         u_CORES/capt_o   
 CLMS_270_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_270_157/Q1                   tco                   0.223      26.610 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.370      26.980         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_270_165/Y1                   td                    0.359      27.339 f       u_CORES/u_debug_core_0/u_hub_data_decode/N257/gateop_perm/Z
                                   net (fanout=6)        0.265      27.604         u_CORES/u_debug_core_0/u_hub_data_decode/N257
 CLMA_274_164/Y3                   td                    0.354      27.958 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=10)       0.079      28.037         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_274_164/Y2                   td                    0.264      28.301 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.287      28.588         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMS_270_173/Y0                   td                    0.162      28.750 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.160      28.910         u_CORES/u_debug_core_0/u_rd_addr_gen/_N92
 CLMS_270_177/Y2                   td                    0.264      29.174 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.071      29.245         u_CORES/u_debug_core_0/u_rd_addr_gen/_N93
 CLMS_270_177/Y0                   td                    0.162      29.407 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.246      29.653         u_CORES/u_debug_core_0/u_rd_addr_gen/_N293
 CLMS_270_185/D4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.653         Logic Levels: 6  
                                                                                   Logic: 1.788ns(54.746%), Route: 1.478ns(45.254%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      52.070 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.895      52.965         ntclkbufg_10     
 CLMS_270_185/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.965                          
 clock uncertainty                                      -0.050      52.915                          

 Setup time                                             -0.092      52.823                          

 Data required time                                                 52.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.823                          
 Data arrival time                                                  29.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.578  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  1.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.387      26.387         u_CORES/capt_o   
 CLMS_270_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_270_157/Q1                   tco                   0.223      26.610 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.370      26.980         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_270_165/Y1                   td                    0.359      27.339 f       u_CORES/u_debug_core_0/u_hub_data_decode/N257/gateop_perm/Z
                                   net (fanout=6)        0.265      27.604         u_CORES/u_debug_core_0/u_hub_data_decode/N257
 CLMA_274_164/Y3                   td                    0.354      27.958 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=10)       0.079      28.037         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_274_164/Y2                   td                    0.264      28.301 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.287      28.588         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMS_270_173/Y0                   td                    0.162      28.750 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.160      28.910         u_CORES/u_debug_core_0/u_rd_addr_gen/_N92
 CLMS_270_177/Y2                   td                    0.264      29.174 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.361      29.535         u_CORES/u_debug_core_0/u_rd_addr_gen/_N93
 CLMA_274_172/C0                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  29.535         Logic Levels: 5  
                                                                                   Logic: 1.626ns(51.652%), Route: 1.522ns(48.348%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      52.070 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.895      52.965         ntclkbufg_10     
 CLMA_274_172/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.965                          
 clock uncertainty                                      -0.050      52.915                          

 Setup time                                             -0.154      52.761                          

 Data required time                                                 52.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.761                          
 Data arrival time                                                  29.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.967  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  1.238
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.238      26.238         u_CORES/capt_o   
 CLMS_270_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_270_157/Q0                   tco                   0.182      26.420 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.208      26.628         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_266_157/CD                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  26.628         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.667%), Route: 0.208ns(53.333%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.280 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.925       3.205         ntclkbufg_10     
 CLMS_266_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                               0.034       3.289                          

 Data required time                                                  3.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.289                          
 Data arrival time                                                  26.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.967  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  1.238
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.238      26.238         u_CORES/capt_o   
 CLMS_270_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_270_157/Q1                   tco                   0.184      26.422 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.212      26.634         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_266_157/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  26.634         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.465%), Route: 0.212ns(53.535%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.280 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.925       3.205         ntclkbufg_10     
 CLMS_266_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                              -0.011       3.244                          

 Data required time                                                  3.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.244                          
 Data arrival time                                                  26.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.390                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.885  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  1.320
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.320      26.320         u_CORES/capt_o   
 CLMA_274_160/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_274_160/Q0                   tco                   0.179      26.499 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=14)       0.064      26.563         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_274_161/A1                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  26.563         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.663%), Route: 0.064ns(26.337%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.280 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.925       3.205         ntclkbufg_10     
 CLMS_274_161/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                              -0.099       3.156                          

 Data required time                                                  3.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.156                          
 Data arrival time                                                  26.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.238
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      77.544 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.950      78.494         ntclkbufg_10     
 CLMS_274_149/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_149/Q0                   tco                   0.221      78.715 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.371      79.086         u_CORES/conf_sel [0]
 CLMS_270_157/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.086         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.331%), Route: 0.371ns(62.669%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.238     126.238         u_CORES/capt_o   
 CLMS_270_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.238                          
 clock uncertainty                                      -0.050     126.188                          

 Setup time                                             -0.476     125.712                          

 Data required time                                                125.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.712                          
 Data arrival time                                                  79.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.626                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.238
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      77.544 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.950      78.494         ntclkbufg_10     
 CLMS_274_149/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_149/Q0                   tco                   0.221      78.715 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.371      79.086         u_CORES/conf_sel [0]
 CLMS_270_157/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.086         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.331%), Route: 0.371ns(62.669%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.238     126.238         u_CORES/capt_o   
 CLMS_270_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.238                          
 clock uncertainty                                      -0.050     126.188                          

 Setup time                                             -0.476     125.712                          

 Data required time                                                125.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.712                          
 Data arrival time                                                  79.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.626                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.238
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      77.544 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.950      78.494         ntclkbufg_10     
 CLMS_274_149/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_149/Q0                   tco                   0.221      78.715 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.371      79.086         u_CORES/conf_sel [0]
 CLMS_270_157/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.086         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.331%), Route: 0.371ns(62.669%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.238     126.238         u_CORES/capt_o   
 CLMS_270_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.238                          
 clock uncertainty                                      -0.050     126.188                          

 Setup time                                             -0.476     125.712                          

 Data required time                                                125.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.712                          
 Data arrival time                                                  79.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.626                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.792  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.483
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     127.357 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.918     128.275         ntclkbufg_10     
 CLMS_270_153/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_270_153/Q1                   tco                   0.201     128.476 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.213     128.689         u_CORES/id_o [1] 
 CLMA_274_160/AD                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 128.689         Logic Levels: 0  
                                                                                   Logic: 0.201ns(48.551%), Route: 0.213ns(51.449%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.483     126.483         u_CORES/capt_o   
 CLMA_274_160/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.483                          
 clock uncertainty                                       0.050     126.533                          

 Hold time                                               0.034     126.567                          

 Data required time                                                126.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.567                          
 Data arrival time                                                 128.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.122                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.792  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.483
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     127.357 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.918     128.275         ntclkbufg_10     
 CLMS_270_153/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_270_153/Q2                   tco                   0.200     128.475 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.276     128.751         u_CORES/id_o [2] 
 CLMA_274_160/CD                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.751         Logic Levels: 0  
                                                                                   Logic: 0.200ns(42.017%), Route: 0.276ns(57.983%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.483     126.483         u_CORES/capt_o   
 CLMA_274_160/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.483                          
 clock uncertainty                                       0.050     126.533                          

 Hold time                                               0.034     126.567                          

 Data required time                                                126.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.567                          
 Data arrival time                                                 128.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.792  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.483
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     127.357 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=127)      0.918     128.275         ntclkbufg_10     
 CLMS_274_149/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_149/Q0                   tco                   0.200     128.475 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.236     128.711         u_CORES/conf_sel [0]
 CLMA_274_160/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 128.711         Logic Levels: 0  
                                                                                   Logic: 0.200ns(45.872%), Route: 0.236ns(54.128%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.483     126.483         u_CORES/capt_o   
 CLMA_274_160/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     126.483                          
 clock uncertainty                                       0.050     126.533                          

 Hold time                                              -0.011     126.522                          

 Data required time                                                126.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.522                          
 Data arrival time                                                 128.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.189                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/data_buf[0]/opit_0_inv/RS
Path Group  : free_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_150_288/CLK                                                          r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_150_288/Q0                   tco                   0.221       3.700 f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=150)      1.787       5.487         qsgmii_sfp0_lane1/p0_mm_rst_n
 CLMA_246_196/RS                                                           f       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/data_buf[0]/opit_0_inv/RS

 Data arrival time                                                   5.487         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.006%), Route: 1.787ns(88.994%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038      20.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.895      23.165         ntclkbufg_4      
 CLMA_246_196/CLK                                                          r       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/data_buf[0]/opit_0_inv/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   5.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.324                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/data_buf[1]/opit_0_inv/RS
Path Group  : free_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_150_288/CLK                                                          r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_150_288/Q0                   tco                   0.221       3.700 f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=150)      1.787       5.487         qsgmii_sfp0_lane1/p0_mm_rst_n
 CLMA_246_196/RS                                                           f       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/data_buf[1]/opit_0_inv/RS

 Data arrival time                                                   5.487         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.006%), Route: 1.787ns(88.994%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038      20.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.895      23.165         ntclkbufg_4      
 CLMA_246_196/CLK                                                          r       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/data_buf[1]/opit_0_inv/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   5.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.324                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_strobe/opit_0_inv_L5Q_perm/RS
Path Group  : free_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_150_288/CLK                                                          r       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_150_288/Q0                   tco                   0.221       3.700 f       qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=150)      1.787       5.487         qsgmii_sfp0_lane1/p0_mm_rst_n
 CLMA_246_196/RS                                                           f       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_strobe/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.487         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.006%), Route: 1.787ns(88.994%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                           20.000      20.000 r                        
 P20                                                     0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.074      20.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038      20.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.895      23.165         ntclkbufg_4      
 CLMA_246_196/CLK                                                          r       qsgmii_u2_lane3/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_strobe/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   5.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : free_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.005       3.275         ntclkbufg_4      
 CLMA_118_296/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK

 CLMA_118_296/Q0                   tco                   0.182       3.457 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=126)      0.213       3.670         u_hsst_test/P_LANE_RST_0
 CLMA_114_300/RSCO                 td                    0.085       3.755 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.755         ntR1262          
 CLMA_114_304/RSCI                                                         r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.755         Logic Levels: 1  
                                                                                   Logic: 0.267ns(55.625%), Route: 0.213ns(44.375%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_114_304/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Removal time                                            0.000       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[1]/opit_0_L5Q_perm/RS
Path Group  : free_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.005       3.275         ntclkbufg_4      
 CLMA_118_296/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK

 CLMA_118_296/Q0                   tco                   0.182       3.457 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=126)      0.213       3.670         u_hsst_test/P_LANE_RST_0
 CLMA_114_300/RSCO                 td                    0.085       3.755 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.755         ntR1262          
 CLMA_114_304/RSCI                                                         r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.755         Logic Levels: 1  
                                                                                   Logic: 0.267ns(55.625%), Route: 0.213ns(44.375%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_114_304/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Removal time                                            0.000       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[2]/opit_0_A2Q21/RS
Path Group  : free_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.005       3.275         ntclkbufg_4      
 CLMA_118_296/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/CLK

 CLMA_118_296/Q0                   tco                   0.182       3.457 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE0_ENABLE.o_lane_rst_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=126)      0.282       3.739         u_hsst_test/P_LANE_RST_0
 CLMA_110_304/RSCO                 td                    0.085       3.824 r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.824         ntR1249          
 CLMA_110_308/RSCI                                                         r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[2]/opit_0_A2Q21/RS

 Data arrival time                                                   3.824         Logic Levels: 1  
                                                                                   Logic: 0.267ns(48.634%), Route: 0.282ns(51.366%)
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      1.037       3.479         ntclkbufg_4      
 CLMA_110_308/CLK                                                          r       u_hsst_test/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Removal time                                            0.000       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/CLK
Endpoint    : u2_mdio (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P20                                                     0.000       0.000 f       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.918       0.992 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.992         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.057       1.049 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.480       1.529         _N21             
 IOCKGATE_326_322/OUT              td                    0.268       1.797 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.797         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.797 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.457       2.254         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.254 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.540       2.794         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.103       2.897 f       CLKROUTE_25/Z    
                                   net (fanout=2)        2.838       5.735         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       5.735 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.950       6.685         ntclkbufg_9      
 CLMA_310_156/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/CLK

 CLMA_310_156/Q0                   tco                   0.245       6.930 r       u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.249       7.179         u_yt_ctrl/u_mdio_master_driver/mdio_oe
 CLMS_310_149/Y3                   td                    0.358       7.537 f       u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv/gateop_perm/Z
                                   net (fanout=2)        1.555       9.092         u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv_rnmt
 IOL_323_374/TO                    td                    0.106       9.198 f       u_yt_ctrl.u_mdio_master_driver.mdio_tri_1/opit_1/T
                                   net (fanout=1)        0.000       9.198         u_yt_ctrl.u_mdio_master_driver.mdio_tri_1/ntT
 IOBD_320_376/PAD                  tse                   3.275      12.473 r       u_yt_ctrl.u_mdio_master_driver.mdio_tri_1/opit_0/O
                                   net (fanout=1)        0.123      12.596         _N0              
 D17                                                                       r       u2_mdio (port)   

 Data arrival time                                                  12.596         Logic Levels: 3  
                                                                                   Logic: 3.984ns(67.400%), Route: 1.927ns(32.600%)
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/CLK
Endpoint    : u10_mdio (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P20                                                     0.000       0.000 f       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.918       0.992 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.992         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.057       1.049 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.480       1.529         _N21             
 IOCKGATE_326_322/OUT              td                    0.268       1.797 f       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.797         ntclkgate_0      
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       1.797 f       u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.457       2.254         nt_u2_mdc_o      
 RCKB_327_321/CLK_OUT              td                    0.000       2.254 f       BUFROUTE_0/CLKOUT
                                   net (fanout=2)        0.540       2.794         ntR3149          
 CLMA_322_316/Y6CD                 td                    0.103       2.897 f       CLKROUTE_25/Z    
                                   net (fanout=2)        2.838       5.735         ntR3148          
 USCM_84_117/CLK_USCM              td                    0.000       5.735 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=154)      0.950       6.685         ntclkbufg_9      
 CLMA_310_156/CLK                                                          f       u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/CLK

 CLMA_310_156/Q0                   tco                   0.245       6.930 r       u_yt_ctrl/u_mdio_master_driver/mdio_oe/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.249       7.179         u_yt_ctrl/u_mdio_master_driver/mdio_oe
 CLMS_310_149/Y3                   td                    0.358       7.537 f       u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv/gateop_perm/Z
                                   net (fanout=2)        0.960       8.497         u_yt_ctrl/u_mdio_master_driver/mdio_oe_inv_rnmt
 IOL_327_42/TO                     td                    0.106       8.603 f       u_yt_ctrl.u_mdio_master_driver.mdio_tri_2/opit_1/T
                                   net (fanout=1)        0.000       8.603         u_yt_ctrl.u_mdio_master_driver.mdio_tri_2/ntT
 IOBS_LR_328_41/PAD                tse                   3.197      11.800 f       u_yt_ctrl.u_mdio_master_driver.mdio_tri_2/opit_0/O
                                   net (fanout=1)        0.060      11.860         _N1              
 R17                                                                       f       u10_mdio (port)  

 Data arrival time                                                  11.860         Logic Levels: 3  
                                                                                   Logic: 3.906ns(75.478%), Route: 1.269ns(24.522%)
====================================================================================================

====================================================================================================

Startpoint  : u_yt_ctrl/u_reset_n_delay/cnt[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u2_rstn_out (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock free_clk (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N21             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=683)      0.925       3.367         ntclkbufg_4      
 CLMS_322_165/CLK                                                          r       u_yt_ctrl/u_reset_n_delay/cnt[14]/opit_0_inv_A2Q21/CLK

 CLMS_322_165/Q0                   tco                   0.221       3.588 f       u_yt_ctrl/u_reset_n_delay/cnt[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.365       3.953         u_yt_ctrl/u_reset_n_delay/cnt [13]
 CLMA_322_168/Y0                   td                    0.162       4.115 r       u_yt_ctrl/u_reset_n_delay/N10_mux7_1/gateop_perm/Z
                                   net (fanout=2)        0.159       4.274         u_yt_ctrl/u_reset_n_delay/_N29584
 CLMA_322_164/Y2                   td                    0.379       4.653 f       u_yt_ctrl/u_reset_n_delay/N10_mux9/gateop_perm/Z
                                   net (fanout=1)        0.245       4.898         u_yt_ctrl/u_reset_n_delay/_N2758
 CLMS_318_169/Y0                   td                    0.264       5.162 f       u_yt_ctrl/u_reset_n_delay/N10_mux13_5/gateop_perm/Z
                                   net (fanout=1)        0.250       5.412         u_yt_ctrl/u_reset_n_delay/_N2766
 CLMS_318_173/Y0                   td                    0.150       5.562 f       u_yt_ctrl/u_reset_n_delay/N11_1/gateop_perm/Z
                                   net (fanout=2)        1.731       7.293         nt_u2_rstn_out   
 IOL_319_374/DO                    td                    0.106       7.399 f       u2_rstn_out_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.399         u2_rstn_out_obuf/ntO
 IOBD_316_376/PAD                  td                    3.238      10.637 f       u2_rstn_out_obuf/opit_0/O
                                   net (fanout=1)        0.123      10.760         u2_rstn_out      
 B20                                                                       f       u2_rstn_out (port)

 Data arrival time                                                  10.760         Logic Levels: 6  
                                                                                   Logic: 4.520ns(61.139%), Route: 2.873ns(38.861%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u1_reset_sync/rs1/opit_0_inv/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U6                                                      0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.056       0.056         rstn             
 IOBS_TB_16_0/DIN                  td                    0.735       0.791 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         rstn_ibuf/ntD    
 IOL_19_5/RX_DATA_DD               td                    0.066       0.857 r       rstn_ibuf/opit_1/OUT
                                   net (fanout=6)        2.182       3.039         nt_rstn          
 CLMA_254_204/RS                                                           r       u1_reset_sync/rs1/opit_0_inv/RS

 Data arrival time                                                   3.039         Logic Levels: 2  
                                                                                   Logic: 0.801ns(26.357%), Route: 2.238ns(73.643%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u1_reset_sync/rs2/opit_0_inv/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U6                                                      0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.056       0.056         rstn             
 IOBS_TB_16_0/DIN                  td                    0.735       0.791 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         rstn_ibuf/ntD    
 IOL_19_5/RX_DATA_DD               td                    0.066       0.857 r       rstn_ibuf/opit_1/OUT
                                   net (fanout=6)        2.182       3.039         nt_rstn          
 CLMA_254_204/RS                                                           r       u1_reset_sync/rs2/opit_0_inv/RS

 Data arrival time                                                   3.039         Logic Levels: 2  
                                                                                   Logic: 0.801ns(26.357%), Route: 2.238ns(73.643%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u_yt_ctrl/u_reset_n_delay/cnt[2]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U6                                                      0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.056       0.056         rstn             
 IOBS_TB_16_0/DIN                  td                    0.735       0.791 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         rstn_ibuf/ntD    
 IOL_19_5/RX_DATA_DD               td                    0.066       0.857 r       rstn_ibuf/opit_1/OUT
                                   net (fanout=6)        2.570       3.427         nt_rstn          
 CLMS_322_153/RS                                                           r       u_yt_ctrl/u_reset_n_delay/cnt[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.427         Logic Levels: 2  
                                                                                   Logic: 0.801ns(23.373%), Route: 2.626ns(76.627%)
====================================================================================================

{free_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_158_229/CLK        qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[12]/opit_0_inv/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_158_229/CLK        qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[12]/opit_0_inv/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_190_245/CLK        qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack_dly[0]/opit_0_inv/CLK
====================================================================================================

{free_clk|u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_278_148/CLKA[1]     u_yt_ctrl/u_reg_ctrl/N685_concat_2/iGopDrm_inv/CLKA
 49.282      50.000          0.718           High Pulse Width  DRM_278_148/CLKA[1]     u_yt_ctrl/u_reg_ctrl/N685_concat_2/iGopDrm_inv/CLKA
 49.504      50.000          0.496           Low Pulse Width   CLMS_318_165/CLK        u_yt_ctrl/u_mdio_master_driver/counter[0]/opit_0_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_278_148/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.282      25.000          0.718           Low Pulse Width   DRM_278_148/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.504      25.000          0.496           Low Pulse Width   CLMS_262_169/CLK        u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_270_157/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_270_157/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_270_157/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                 
+---------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/place_route/mesethernet_test_pnr.adf       
| Output     | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/report_timing/mesethernet_test_rtp.adf     
|            | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/report_timing/mesethernet_test.rtr         
|            | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/report_timing/rtr.db                       
+---------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,162 MB
Total CPU time to report_timing completion : 0h:0m:10s
Process Total CPU time to report_timing completion : 0h:0m:11s
Total real time to report_timing completion : 0h:0m:12s
