

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Mar 16 12:37:35 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        matrix_multiplication_16_unroll
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tcpg236-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   10|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row     |    8|    8|         5|          2|          1|     3|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.17ns
ST_1: StgValue_8 (8)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_2), !map !7

ST_1: StgValue_9 (9)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_1), !map !14

ST_1: StgValue_10 (10)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_0), !map !20

ST_1: StgValue_11 (11)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %a_2), !map !26

ST_1: StgValue_12 (12)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %a_1), !map !30

ST_1: StgValue_13 (13)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %a_0), !map !34

ST_1: StgValue_14 (14)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res), !map !38

ST_1: StgValue_15 (15)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

ST_1: b_0_addr (16)  [1/1] 0.00ns
:8  %b_0_addr = getelementptr [3 x i8]* %b_0, i64 0, i64 0

ST_1: b_0_addr_1 (17)  [1/1] 0.00ns
:9  %b_0_addr_1 = getelementptr [3 x i8]* %b_0, i64 0, i64 1

ST_1: b_0_addr_2 (18)  [1/1] 0.00ns
:10  %b_0_addr_2 = getelementptr [3 x i8]* %b_0, i64 0, i64 2

ST_1: b_1_addr (19)  [1/1] 0.00ns
:11  %b_1_addr = getelementptr [3 x i8]* %b_1, i64 0, i64 0

ST_1: b_1_addr_1 (20)  [1/1] 0.00ns
:12  %b_1_addr_1 = getelementptr [3 x i8]* %b_1, i64 0, i64 1

ST_1: b_1_addr_2 (21)  [1/1] 0.00ns
:13  %b_1_addr_2 = getelementptr [3 x i8]* %b_1, i64 0, i64 2

ST_1: b_2_addr (22)  [1/1] 0.00ns
:14  %b_2_addr = getelementptr [3 x i8]* %b_2, i64 0, i64 0

ST_1: b_2_addr_1 (23)  [1/1] 0.00ns
:15  %b_2_addr_1 = getelementptr [3 x i8]* %b_2, i64 0, i64 1

ST_1: b_2_addr_2 (24)  [1/1] 0.00ns
:16  %b_2_addr_2 = getelementptr [3 x i8]* %b_2, i64 0, i64 2

ST_1: StgValue_25 (25)  [1/1] 1.17ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11
:17  br label %1


 <State 2>: 1.58ns
ST_2: i (27)  [1/1] 0.00ns
:0  %i = phi i2 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond2 (28)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11
:1  %exitcond2 = icmp eq i2 %i, -1

ST_2: i_1 (29)  [1/1] 1.58ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11
:2  %i_1 = add i2 %i, 1

ST_2: StgValue_29 (30)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11
:3  br i1 %exitcond2, label %3, label %2

ST_2: tmp (36)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:4  %tmp = zext i2 %i to i64

ST_2: a_0_addr (49)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:17  %a_0_addr = getelementptr [3 x i8]* %a_0, i64 0, i64 %tmp

ST_2: a_0_load (50)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:18  %a_0_load = load i8* %a_0_addr, align 1

ST_2: b_0_load (52)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:20  %b_0_load = load i8* %b_0_addr, align 1

ST_2: a_1_addr (55)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:23  %a_1_addr = getelementptr [3 x i8]* %a_1, i64 0, i64 %tmp

ST_2: a_1_load (56)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:24  %a_1_load = load i8* %a_1_addr, align 1

ST_2: a_2_addr (61)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:29  %a_2_addr = getelementptr [3 x i8]* %a_2, i64 0, i64 %tmp

ST_2: a_2_load (62)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:30  %a_2_load = load i8* %a_2_addr, align 1

ST_2: b_0_load_2 (64)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:32  %b_0_load_2 = load i8* %b_0_addr_2, align 1

ST_2: b_1_load (70)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:38  %b_1_load = load i8* %b_1_addr, align 1

ST_2: b_1_load_2 (76)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:44  %b_1_load_2 = load i8* %b_1_addr_2, align 1

ST_2: b_2_load (82)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:50  %b_2_load = load i8* %b_2_addr, align 1

ST_2: b_2_load_2 (88)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:56  %b_2_load_2 = load i8* %b_2_addr_2, align 1


 <State 3>: 6.24ns
ST_3: a_0_load (50)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:18  %a_0_load = load i8* %a_0_addr, align 1

ST_3: b_0_load (52)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:20  %b_0_load = load i8* %b_0_addr, align 1

ST_3: a_1_load (56)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:24  %a_1_load = load i8* %a_1_addr, align 1

ST_3: b_0_load_1 (58)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:26  %b_0_load_1 = load i8* %b_0_addr_1, align 1

ST_3: a_2_load (62)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:30  %a_2_load = load i8* %a_2_addr, align 1

ST_3: tmp_5_0_2 (63)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:31  %tmp_5_0_2 = sext i8 %a_2_load to i16

ST_3: b_0_load_2 (64)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:32  %b_0_load_2 = load i8* %b_0_addr_2, align 1

ST_3: tmp_6_0_2 (65)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:33  %tmp_6_0_2 = sext i8 %b_0_load_2 to i16

ST_3: tmp_7_0_2 (66)  [1/1] 4.67ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:34  %tmp_7_0_2 = mul i16 %tmp_6_0_2, %tmp_5_0_2

ST_3: b_1_load (70)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:38  %b_1_load = load i8* %b_1_addr, align 1

ST_3: b_1_load_1 (73)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:41  %b_1_load_1 = load i8* %b_1_addr_1, align 1

ST_3: b_1_load_2 (76)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:44  %b_1_load_2 = load i8* %b_1_addr_2, align 1

ST_3: tmp_6_1_2 (77)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:45  %tmp_6_1_2 = sext i8 %b_1_load_2 to i16

ST_3: tmp_7_1_2 (78)  [1/1] 4.67ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:46  %tmp_7_1_2 = mul i16 %tmp_6_1_2, %tmp_5_0_2

ST_3: b_2_load (82)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:50  %b_2_load = load i8* %b_2_addr, align 1

ST_3: b_2_load_1 (85)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:53  %b_2_load_1 = load i8* %b_2_addr_1, align 1

ST_3: b_2_load_2 (88)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:56  %b_2_load_2 = load i8* %b_2_addr_2, align 1


 <State 4>: 8.00ns
ST_4: tmp_5 (51)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:19  %tmp_5 = sext i8 %a_0_load to i16

ST_4: tmp_6 (53)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:21  %tmp_6 = sext i8 %b_0_load to i16

ST_4: tmp_7 (54)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:22  %tmp_7 = mul i16 %tmp_6, %tmp_5

ST_4: b_0_load_1 (58)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:26  %b_0_load_1 = load i8* %b_0_addr_1, align 1

ST_4: tmp1 (67)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:35  %tmp1 = add i16 %tmp_7_0_2, %tmp_7

ST_4: tmp_6_1 (71)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:39  %tmp_6_1 = sext i8 %b_1_load to i16

ST_4: tmp_7_1 (72)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:40  %tmp_7_1 = mul i16 %tmp_6_1, %tmp_5

ST_4: b_1_load_1 (73)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:41  %b_1_load_1 = load i8* %b_1_addr_1, align 1

ST_4: tmp2 (79)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:47  %tmp2 = add i16 %tmp_7_1_2, %tmp_7_1

ST_4: tmp_6_2 (83)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:51  %tmp_6_2 = sext i8 %b_2_load to i16

ST_4: tmp_7_2 (84)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:52  %tmp_7_2 = mul i16 %tmp_6_2, %tmp_5

ST_4: b_2_load_1 (85)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:53  %b_2_load_1 = load i8* %b_2_addr_1, align 1

ST_4: tmp_6_2_2 (89)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:57  %tmp_6_2_2 = sext i8 %b_2_load_2 to i16

ST_4: tmp_7_2_2 (90)  [1/1] 4.67ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:58  %tmp_7_2_2 = mul i16 %tmp_6_2_2, %tmp_5_0_2

ST_4: tmp3 (91)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:59  %tmp3 = add i16 %tmp_7_2_2, %tmp_7_2


 <State 5>: 7.36ns
ST_5: tmp_cast (37)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11
:5  %tmp_cast = zext i2 %i to i5

ST_5: tmp_2 (38)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11
:6  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)

ST_5: p_shl_cast (39)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:7  %p_shl_cast = zext i4 %tmp_2 to i5

ST_5: tmp_3 (40)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:8  %tmp_3 = sub i5 %p_shl_cast, %tmp_cast

ST_5: tmp_3_cast (41)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:9  %tmp_3_cast = sext i5 %tmp_3 to i64

ST_5: res_addr (42)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:10  %res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_3_cast

ST_5: tmp_4 (43)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:11  %tmp_4 = add i5 %tmp_3, 1

ST_5: tmp_4_cast (44)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:12  %tmp_4_cast = sext i5 %tmp_4 to i64

ST_5: res_addr_1 (45)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:13  %res_addr_1 = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_4_cast

ST_5: tmp_5_0_1 (57)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:25  %tmp_5_0_1 = sext i8 %a_1_load to i16

ST_5: tmp_6_0_1 (59)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:27  %tmp_6_0_1 = sext i8 %b_0_load_1 to i16

ST_5: tmp_7_0_1 (60)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:28  %tmp_7_0_1 = mul i16 %tmp_6_0_1, %tmp_5_0_1

ST_5: tmp_8_0_2 (68)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:36  %tmp_8_0_2 = add i16 %tmp_7_0_1, %tmp1

ST_5: StgValue_88 (69)  [1/1] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:37  store i16 %tmp_8_0_2, i16* %res_addr, align 2

ST_5: tmp_6_1_1 (74)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:42  %tmp_6_1_1 = sext i8 %b_1_load_1 to i16

ST_5: tmp_7_1_1 (75)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:43  %tmp_7_1_1 = mul i16 %tmp_6_1_1, %tmp_5_0_1

ST_5: tmp_8_1_2 (80)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:48  %tmp_8_1_2 = add i16 %tmp_7_1_1, %tmp2

ST_5: StgValue_92 (81)  [1/1] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:49  store i16 %tmp_8_1_2, i16* %res_addr_1, align 2

ST_5: tmp_6_2_1 (86)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:54  %tmp_6_2_1 = sext i8 %b_2_load_1 to i16

ST_5: tmp_7_2_1 (87)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:55  %tmp_7_2_1 = mul i16 %tmp_6_2_1, %tmp_5_0_1

ST_5: tmp_8_2_2 (92)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:60  %tmp_8_2_2 = add i16 %tmp_7_2_1, %tmp3


 <State 6>: 3.25ns
ST_6: empty (32)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_6: StgValue_97 (33)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11
:1  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind

ST_6: tmp_1 (34)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str2) nounwind

ST_6: StgValue_99 (35)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:12
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: tmp_8 (46)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:14  %tmp_8 = add i5 %tmp_3, 2

ST_6: tmp_8_cast (47)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:15  %tmp_8_cast = sext i5 %tmp_8 to i64

ST_6: res_addr_2 (48)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:16  %res_addr_2 = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_8_cast

ST_6: StgValue_103 (93)  [1/1] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:61  store i16 %tmp_8_2_2, i16* %res_addr_2, align 2

ST_6: empty_2 (94)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:23
:62  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str2, i32 %tmp_1) nounwind

ST_6: StgValue_105 (95)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11
:63  br label %1


 <State 7>: 0.00ns
ST_7: StgValue_106 (97)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:24
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8   (specbitsmap      ) [ 00000000]
StgValue_9   (specbitsmap      ) [ 00000000]
StgValue_10  (specbitsmap      ) [ 00000000]
StgValue_11  (specbitsmap      ) [ 00000000]
StgValue_12  (specbitsmap      ) [ 00000000]
StgValue_13  (specbitsmap      ) [ 00000000]
StgValue_14  (specbitsmap      ) [ 00000000]
StgValue_15  (spectopmodule    ) [ 00000000]
b_0_addr     (getelementptr    ) [ 00111110]
b_0_addr_1   (getelementptr    ) [ 00111110]
b_0_addr_2   (getelementptr    ) [ 00111110]
b_1_addr     (getelementptr    ) [ 00111110]
b_1_addr_1   (getelementptr    ) [ 00111110]
b_1_addr_2   (getelementptr    ) [ 00111110]
b_2_addr     (getelementptr    ) [ 00111110]
b_2_addr_1   (getelementptr    ) [ 00111110]
b_2_addr_2   (getelementptr    ) [ 00111110]
StgValue_25  (br               ) [ 01111110]
i            (phi              ) [ 00111100]
exitcond2    (icmp             ) [ 00111110]
i_1          (add              ) [ 01111110]
StgValue_29  (br               ) [ 00000000]
tmp          (zext             ) [ 00000000]
a_0_addr     (getelementptr    ) [ 00010000]
a_1_addr     (getelementptr    ) [ 00010000]
a_2_addr     (getelementptr    ) [ 00010000]
a_0_load     (load             ) [ 00101000]
b_0_load     (load             ) [ 00101000]
a_1_load     (load             ) [ 00111100]
a_2_load     (load             ) [ 00000000]
tmp_5_0_2    (sext             ) [ 00101000]
b_0_load_2   (load             ) [ 00000000]
tmp_6_0_2    (sext             ) [ 00000000]
tmp_7_0_2    (mul              ) [ 00101000]
b_1_load     (load             ) [ 00101000]
b_1_load_2   (load             ) [ 00000000]
tmp_6_1_2    (sext             ) [ 00000000]
tmp_7_1_2    (mul              ) [ 00101000]
b_2_load     (load             ) [ 00101000]
b_2_load_2   (load             ) [ 00101000]
tmp_5        (sext             ) [ 00000000]
tmp_6        (sext             ) [ 00000000]
tmp_7        (mul              ) [ 00000000]
b_0_load_1   (load             ) [ 00010100]
tmp1         (add              ) [ 00010100]
tmp_6_1      (sext             ) [ 00000000]
tmp_7_1      (mul              ) [ 00000000]
b_1_load_1   (load             ) [ 00010100]
tmp2         (add              ) [ 00010100]
tmp_6_2      (sext             ) [ 00000000]
tmp_7_2      (mul              ) [ 00000000]
b_2_load_1   (load             ) [ 00010100]
tmp_6_2_2    (sext             ) [ 00000000]
tmp_7_2_2    (mul              ) [ 00000000]
tmp3         (add              ) [ 00010100]
tmp_cast     (zext             ) [ 00000000]
tmp_2        (bitconcatenate   ) [ 00000000]
p_shl_cast   (zext             ) [ 00000000]
tmp_3        (sub              ) [ 00100010]
tmp_3_cast   (sext             ) [ 00000000]
res_addr     (getelementptr    ) [ 00000000]
tmp_4        (add              ) [ 00000000]
tmp_4_cast   (sext             ) [ 00000000]
res_addr_1   (getelementptr    ) [ 00000000]
tmp_5_0_1    (sext             ) [ 00000000]
tmp_6_0_1    (sext             ) [ 00000000]
tmp_7_0_1    (mul              ) [ 00000000]
tmp_8_0_2    (add              ) [ 00000000]
StgValue_88  (store            ) [ 00000000]
tmp_6_1_1    (sext             ) [ 00000000]
tmp_7_1_1    (mul              ) [ 00000000]
tmp_8_1_2    (add              ) [ 00000000]
StgValue_92  (store            ) [ 00000000]
tmp_6_2_1    (sext             ) [ 00000000]
tmp_7_2_1    (mul              ) [ 00000000]
tmp_8_2_2    (add              ) [ 00100010]
empty        (speclooptripcount) [ 00000000]
StgValue_97  (specloopname     ) [ 00000000]
tmp_1        (specregionbegin  ) [ 00000000]
StgValue_99  (specpipeline     ) [ 00000000]
tmp_8        (add              ) [ 00000000]
tmp_8_cast   (sext             ) [ 00000000]
res_addr_2   (getelementptr    ) [ 00000000]
StgValue_103 (store            ) [ 00000000]
empty_2      (specregionend    ) [ 00000000]
StgValue_105 (br               ) [ 01111110]
StgValue_106 (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="b_0_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="b_0_addr_1_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="b_0_addr_2_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="3" slack="0"/>
<pin id="80" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="b_1_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="b_1_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="b_1_addr_2_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="3" slack="0"/>
<pin id="104" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="b_2_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="b_2_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="b_2_addr_2_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="a_0_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="2" slack="0"/>
<pin id="136" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="142" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_0_load/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="1"/>
<pin id="146" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="172" dir="0" index="3" bw="2" slack="1"/>
<pin id="173" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="147" dir="1" index="2" bw="8" slack="1"/>
<pin id="174" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load/2 b_0_load_2/2 b_0_load_1/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="a_1_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="2" slack="0"/>
<pin id="152" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="158" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_load/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="a_2_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="2" slack="0"/>
<pin id="164" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="170" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_2_load/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="1"/>
<pin id="177" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="179" dir="0" index="3" bw="2" slack="1"/>
<pin id="180" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="178" dir="1" index="2" bw="8" slack="1"/>
<pin id="181" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/2 b_1_load_2/2 b_1_load_1/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="1"/>
<pin id="184" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="186" dir="0" index="3" bw="2" slack="1"/>
<pin id="187" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="185" dir="1" index="2" bw="8" slack="1"/>
<pin id="188" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_2_load/2 b_2_load_2/2 b_2_load_1/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="res_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="res_addr_1_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="5" slack="0"/>
<pin id="200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_1/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="0"/>
<pin id="208" dir="0" index="3" bw="4" slack="0"/>
<pin id="209" dir="0" index="4" bw="16" slack="0"/>
<pin id="206" dir="1" index="2" bw="16" slack="2147483647"/>
<pin id="210" dir="1" index="5" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_88/5 StgValue_92/5 StgValue_103/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="res_addr_2_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_2/6 "/>
</bind>
</comp>

<comp id="220" class="1005" name="i_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="1"/>
<pin id="222" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="i_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="2" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="1"/>
<pin id="234" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_0_load b_0_load_1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="1"/>
<pin id="238" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_1_load b_1_load_1 "/>
</bind>
</comp>

<comp id="240" class="1005" name="reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="1"/>
<pin id="242" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_2_load b_2_load_1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="exitcond2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="i_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_5_0_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_0_2/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_6_0_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_0_2/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_7_0_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_0_2/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_6_1_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_1_2/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_7_1_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_1_2/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="1"/>
<pin id="289" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_6_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="1"/>
<pin id="292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_6_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="1"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_1/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_6_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_2/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_6_2_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="1"/>
<pin id="304" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_2_2/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_7_2_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="1"/>
<pin id="308" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_2_2/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_cast_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="3"/>
<pin id="312" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="2" slack="3"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_shl_cast_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="2" slack="0"/>
<pin id="329" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_3_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_4_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_4_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_cast/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_5_0_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="2"/>
<pin id="350" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_0_1/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_6_0_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_0_1/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_6_1_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="1"/>
<pin id="357" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_1_1/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_6_2_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="1"/>
<pin id="361" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_2_1/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_8_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="1"/>
<pin id="365" dir="0" index="1" bw="3" slack="0"/>
<pin id="366" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_8_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/6 "/>
</bind>
</comp>

<comp id="373" class="1007" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="0"/>
<pin id="376" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7/4 tmp1/4 "/>
</bind>
</comp>

<comp id="380" class="1007" name="grp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="384" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_1/4 tmp2/4 "/>
</bind>
</comp>

<comp id="387" class="1007" name="grp_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="0" index="2" bw="16" slack="0"/>
<pin id="391" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_2/4 tmp3/4 "/>
</bind>
</comp>

<comp id="395" class="1007" name="grp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_0_1/5 tmp_8_0_2/5 "/>
</bind>
</comp>

<comp id="403" class="1007" name="grp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="407" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_1_1/5 tmp_8_1_2/5 "/>
</bind>
</comp>

<comp id="411" class="1007" name="grp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="0"/>
<pin id="414" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_2_1/5 tmp_8_2_2/5 "/>
</bind>
</comp>

<comp id="418" class="1005" name="b_0_addr_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="1"/>
<pin id="420" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="423" class="1005" name="b_0_addr_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="2"/>
<pin id="425" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="b_0_addr_1 "/>
</bind>
</comp>

<comp id="428" class="1005" name="b_0_addr_2_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="1"/>
<pin id="430" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr_2 "/>
</bind>
</comp>

<comp id="433" class="1005" name="b_1_addr_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="2" slack="1"/>
<pin id="435" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="438" class="1005" name="b_1_addr_1_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="2"/>
<pin id="440" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="b_1_addr_1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="b_1_addr_2_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="1"/>
<pin id="445" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr_2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="b_2_addr_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="1"/>
<pin id="450" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr "/>
</bind>
</comp>

<comp id="453" class="1005" name="b_2_addr_1_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="2"/>
<pin id="455" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="b_2_addr_1 "/>
</bind>
</comp>

<comp id="458" class="1005" name="b_2_addr_2_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="1"/>
<pin id="460" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr_2 "/>
</bind>
</comp>

<comp id="463" class="1005" name="exitcond2_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="467" class="1005" name="i_1_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="0"/>
<pin id="469" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="a_0_addr_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="1"/>
<pin id="474" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="477" class="1005" name="a_1_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="1"/>
<pin id="479" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="482" class="1005" name="a_2_addr_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="1"/>
<pin id="484" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr "/>
</bind>
</comp>

<comp id="487" class="1005" name="a_0_load_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="1"/>
<pin id="489" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_0_load "/>
</bind>
</comp>

<comp id="492" class="1005" name="a_1_load_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="2"/>
<pin id="494" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_1_load "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_5_0_2_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="1"/>
<pin id="499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_2 "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_7_0_2_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="1"/>
<pin id="504" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_0_2 "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_7_1_2_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="1"/>
<pin id="509" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_1_2 "/>
</bind>
</comp>

<comp id="512" class="1005" name="b_2_load_2_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="1"/>
<pin id="514" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_2_load_2 "/>
</bind>
</comp>

<comp id="517" class="1005" name="tmp1_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="1"/>
<pin id="519" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="522" class="1005" name="tmp2_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="1"/>
<pin id="524" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp3_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="1"/>
<pin id="529" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="532" class="1005" name="tmp_3_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="1"/>
<pin id="534" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_8_2_2_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="1"/>
<pin id="539" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="189" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="196" pin="3"/><net_sink comp="203" pin=3"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="235"><net_src comp="144" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="175" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="182" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="224" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="224" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="224" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="266"><net_src comp="167" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="144" pin="5"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="263" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="175" pin="5"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="263" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="232" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="236" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="240" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="220" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="220" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="26" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="310" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="341"><net_src comp="326" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="34" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="354"><net_src comp="232" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="236" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="240" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="56" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="363" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="378"><net_src comp="290" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="287" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="294" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="287" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="298" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="287" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="305" pin="2"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="351" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="348" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="395" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="408"><net_src comp="355" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="348" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="403" pin="3"/><net_sink comp="203" pin=4"/></net>

<net id="416"><net_src comp="359" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="348" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="60" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="426"><net_src comp="68" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="431"><net_src comp="76" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="144" pin=3"/></net>

<net id="436"><net_src comp="84" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="441"><net_src comp="92" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="446"><net_src comp="100" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="175" pin=3"/></net>

<net id="451"><net_src comp="108" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="456"><net_src comp="116" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="461"><net_src comp="124" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="182" pin=3"/></net>

<net id="466"><net_src comp="244" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="250" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="475"><net_src comp="132" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="480"><net_src comp="148" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="485"><net_src comp="160" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="490"><net_src comp="139" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="495"><net_src comp="155" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="500"><net_src comp="263" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="505"><net_src comp="271" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="510"><net_src comp="281" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="515"><net_src comp="182" pin="5"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="520"><net_src comp="373" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="525"><net_src comp="380" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="530"><net_src comp="387" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="535"><net_src comp="326" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="540"><net_src comp="411" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="203" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {5 6 }
 - Input state : 
	Port: matrixmul : a_0 | {2 3 }
	Port: matrixmul : a_1 | {2 3 }
	Port: matrixmul : a_2 | {2 3 }
	Port: matrixmul : b_0 | {2 3 4 }
	Port: matrixmul : b_1 | {2 3 4 }
	Port: matrixmul : b_2 | {2 3 4 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_1 : 1
		StgValue_29 : 2
		tmp : 1
		a_0_addr : 2
		a_0_load : 3
		a_1_addr : 2
		a_1_load : 3
		a_2_addr : 2
		a_2_load : 3
	State 3
		tmp_5_0_2 : 1
		tmp_6_0_2 : 1
		tmp_7_0_2 : 2
		tmp_6_1_2 : 1
		tmp_7_1_2 : 2
	State 4
		tmp_7 : 1
		tmp1 : 2
		tmp_7_1 : 1
		tmp2 : 2
		tmp_7_2 : 1
		tmp_7_2_2 : 1
		tmp3 : 2
	State 5
		p_shl_cast : 1
		tmp_3 : 2
		tmp_3_cast : 3
		res_addr : 4
		tmp_4 : 3
		tmp_4_cast : 4
		res_addr_1 : 5
		tmp_7_0_1 : 1
		tmp_8_0_2 : 2
		StgValue_88 : 5
		tmp_7_1_1 : 1
		tmp_8_1_2 : 2
		StgValue_92 : 6
		tmp_7_2_1 : 1
		tmp_8_2_2 : 2
	State 6
		tmp_8_cast : 1
		res_addr_2 : 2
		StgValue_103 : 3
		empty_2 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |  tmp_7_0_2_fu_271 |    0    |    0    |    62   |
|    mul   |  tmp_7_1_2_fu_281 |    0    |    0    |    62   |
|          |  tmp_7_2_2_fu_305 |    0    |    0    |    62   |
|----------|-------------------|---------|---------|---------|
|          |     i_1_fu_250    |    0    |    11   |    8    |
|    add   |    tmp_4_fu_337   |    0    |    20   |    10   |
|          |    tmp_8_fu_363   |    0    |    20   |    10   |
|----------|-------------------|---------|---------|---------|
|    sub   |    tmp_3_fu_326   |    0    |    17   |    9    |
|----------|-------------------|---------|---------|---------|
|          |     grp_fu_373    |    1    |    0    |    0    |
|          |     grp_fu_380    |    1    |    0    |    0    |
|  muladd  |     grp_fu_387    |    1    |    0    |    0    |
|          |     grp_fu_395    |    1    |    0    |    0    |
|          |     grp_fu_403    |    1    |    0    |    0    |
|          |     grp_fu_411    |    1    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   icmp   |  exitcond2_fu_244 |    0    |    0    |    1    |
|----------|-------------------|---------|---------|---------|
|          |     tmp_fu_256    |    0    |    0    |    0    |
|   zext   |  tmp_cast_fu_310  |    0    |    0    |    0    |
|          | p_shl_cast_fu_322 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |  tmp_5_0_2_fu_263 |    0    |    0    |    0    |
|          |  tmp_6_0_2_fu_267 |    0    |    0    |    0    |
|          |  tmp_6_1_2_fu_277 |    0    |    0    |    0    |
|          |    tmp_5_fu_287   |    0    |    0    |    0    |
|          |    tmp_6_fu_290   |    0    |    0    |    0    |
|          |   tmp_6_1_fu_294  |    0    |    0    |    0    |
|          |   tmp_6_2_fu_298  |    0    |    0    |    0    |
|   sext   |  tmp_6_2_2_fu_302 |    0    |    0    |    0    |
|          | tmp_3_cast_fu_332 |    0    |    0    |    0    |
|          | tmp_4_cast_fu_343 |    0    |    0    |    0    |
|          |  tmp_5_0_1_fu_348 |    0    |    0    |    0    |
|          |  tmp_6_0_1_fu_351 |    0    |    0    |    0    |
|          |  tmp_6_1_1_fu_355 |    0    |    0    |    0    |
|          |  tmp_6_2_1_fu_359 |    0    |    0    |    0    |
|          | tmp_8_cast_fu_368 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|bitconcatenate|    tmp_2_fu_314   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    6    |    68   |   224   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| a_0_addr_reg_472 |    2   |
| a_0_load_reg_487 |    8   |
| a_1_addr_reg_477 |    2   |
| a_1_load_reg_492 |    8   |
| a_2_addr_reg_482 |    2   |
|b_0_addr_1_reg_423|    2   |
|b_0_addr_2_reg_428|    2   |
| b_0_addr_reg_418 |    2   |
|b_1_addr_1_reg_438|    2   |
|b_1_addr_2_reg_443|    2   |
| b_1_addr_reg_433 |    2   |
|b_2_addr_1_reg_453|    2   |
|b_2_addr_2_reg_458|    2   |
| b_2_addr_reg_448 |    2   |
|b_2_load_2_reg_512|    8   |
| exitcond2_reg_463|    1   |
|    i_1_reg_467   |    2   |
|     i_reg_220    |    2   |
|      reg_232     |    8   |
|      reg_236     |    8   |
|      reg_240     |    8   |
|   tmp1_reg_517   |   16   |
|   tmp2_reg_522   |   16   |
|   tmp3_reg_527   |   16   |
|   tmp_3_reg_532  |    5   |
| tmp_5_0_2_reg_497|   16   |
| tmp_7_0_2_reg_502|   16   |
| tmp_7_1_2_reg_507|   16   |
| tmp_8_2_2_reg_537|   16   |
+------------------+--------+
|       Total      |   194  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_139 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_144 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_155 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_167 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_175 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_182 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_203 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_203 |  p1  |   2  |  16  |   32   ||    9    |
|     i_reg_220     |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_373    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_380    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_395    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_403    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_411    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   148  ||  16.422 ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   68   |   224  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   126  |
|  Register |    -   |    -   |   194  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   16   |   262  |   350  |
+-----------+--------+--------+--------+--------+
