// Seed: 865964900
`timescale 1ps / 1ps
module module_0 (
    input reg id_0,
    input logic id_1,
    input reg id_2,
    input id_3
);
  assign id_4 = 1'b0 ? id_0 : id_1 + id_1;
  reg id_5 = (id_3[1] ? id_2 | id_5 : 1'd0);
  generate
    always @(id_5 or posedge 1) begin
      id_5 <= id_2;
      if (1) id_4 <= 1;
    end
  endgenerate
endmodule
