{"vcs1":{"timestamp_begin":1680401151.339516107, "rt":1.30, "ut":0.27, "st":0.14}}
{"vcselab":{"timestamp_begin":1680401152.666371660, "rt":1.40, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680401154.082700816, "rt":0.59, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680401151.061027498}
{"VCS_COMP_START_TIME": 1680401151.061027498}
{"VCS_COMP_END_TIME": 1680401155.920633635}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339936}}
{"stitch_vcselab": {"peak_mem": 239016}}
