Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c3f513abc8274fd9b42b01ea8147a531 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'C' [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/logic_gates_peres.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'C' [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/logic_gates_peres.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.peres
Compiling module xil_defaultlib.notgate
Compiling module xil_defaultlib.logic_gates_peres
Compiling module xil_defaultlib.dkg
Compiling module xil_defaultlib.adder_subtractor_dkg
Compiling module xil_defaultlib.cog
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
