Running: D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/ISE/pip_CPU_inst50_p6/mips_txt_isim_beh.exe -prj D:/ISE/pip_CPU_inst50_p6/mips_txt_beh.prj work.mips_txt work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/ISE/pip_CPU_inst50_p6/TypeGet.v" into library work
Analyzing Verilog file "D:/ISE/pip_CPU_inst50_p6/RF.v" into library work
Analyzing Verilog file "D:/ISE/pip_CPU_inst50_p6/pipReg.v" into library work
Analyzing Verilog file "D:/ISE/pip_CPU_inst50_p6/MD.v" into library work
Analyzing Verilog file "D:/ISE/pip_CPU_inst50_p6/IFU.v" into library work
Analyzing Verilog file "D:/ISE/pip_CPU_inst50_p6/EXT.v" into library work
Analyzing Verilog file "D:/ISE/pip_CPU_inst50_p6/DMW.v" into library work
Analyzing Verilog file "D:/ISE/pip_CPU_inst50_p6/DMR.v" into library work
Analyzing Verilog file "D:/ISE/pip_CPU_inst50_p6/Control.v" into library work
Analyzing Verilog file "D:/ISE/pip_CPU_inst50_p6/CBT.v" into library work
Analyzing Verilog file "D:/ISE/pip_CPU_inst50_p6/ALU.v" into library work
Analyzing Verilog file "D:/ISE/pip_CPU_inst50_p6/mips.v" into library work
Analyzing Verilog file "D:/ISE/pip_CPU_inst50_p6/mips_tb.v" into library work
Analyzing Verilog file "D:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/ISE/pip_CPU_inst50_p6/mips.v" Line 166: Port d1_i is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/ISE/pip_CPU_inst50_p6/mips.v" Line 279: Port EXTOp_i is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/ISE/pip_CPU_inst50_p6/mips.v" Line 384: Port d3_i is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/ISE/pip_CPU_inst50_p6/mips.v" Line 479: Port d3_i is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/ISE/pip_CPU_inst50_p6/CBT.v" Line 99: Port wd is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/ISE/pip_CPU_inst50_p6/CBT.v" Line 117: Port urs is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/ISE/pip_CPU_inst50_p6/CBT.v" Line 125: Port urs is not connected to this instance
Completed static elaboration
Compiling module IFU
Compiling module Control
Compiling module pipReg
Compiling module RF
Compiling module EXT
Compiling module ALU
Compiling module MD
Compiling module DMW
Compiling module DMR
Compiling module TypeGet
Compiling module CBT
Compiling module mips
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\mips_txt_isim_beh.exe.sim\libPortability.dll".
Compiled 14 Verilog Units
Built simulation executable D:/ISE/pip_CPU_inst50_p6/mips_txt_isim_beh.exe
Fuse Memory Usage: 32224 KB
Fuse CPU Usage: 499 ms
