; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused__native_batch_norm_legit_relu_9(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %8 = shl i32 %7, 5, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = lshr i32 %9, 2, !dbg !12
  %11 = and i32 %10, 31, !dbg !12
  %12 = and i32 %9, 31, !dbg !12
  %13 = or disjoint i32 %8, %11, !dbg !13
  %14 = icmp slt i32 %13, 768, !dbg !14
  %15 = shl i32 %9, 2, !dbg !15
  %16 = and i32 %15, 12, !dbg !15
  %17 = shl i32 %13, 4, !dbg !16
  %18 = or disjoint i32 %17, %16, !dbg !17
  %19 = sext i32 %18 to i64, !dbg !18
  %20 = getelementptr float, ptr addrspace(1) %0, i64 %19, !dbg !18
  %21 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %20, i1 %14, i32 0, i1 %14, i32 0, i1 %14, i32 0, i1 %14, i32 0, i1 %14) #5, !dbg !19
  %22 = extractvalue { i32, i32, i32, i32 } %21, 0, !dbg !19
  %23 = extractvalue { i32, i32, i32, i32 } %21, 1, !dbg !19
  %24 = extractvalue { i32, i32, i32, i32 } %21, 2, !dbg !19
  %25 = extractvalue { i32, i32, i32, i32 } %21, 3, !dbg !19
  %26 = bitcast i32 %22 to float, !dbg !19
  %27 = bitcast i32 %23 to float, !dbg !19
  %28 = bitcast i32 %24 to float, !dbg !19
  %29 = bitcast i32 %25 to float, !dbg !19
  %30 = fadd float %26, %27, !dbg !20
  %31 = fadd float %30, %28, !dbg !20
  %32 = fadd float %31, %29, !dbg !20
  %33 = select i1 %14, float %32, float 0.000000e+00, !dbg !20
  %34 = bitcast float %33 to i32, !dbg !25
  %35 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %34, i32 2, i32 31), !dbg !25
  %36 = bitcast i32 %35 to float, !dbg !25
  %37 = fadd float %33, %36, !dbg !20
  %38 = bitcast float %37 to i32, !dbg !25
  %39 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %38, i32 1, i32 31), !dbg !25
  %40 = bitcast i32 %39 to float, !dbg !25
  %41 = fadd float %37, %40, !dbg !20
  %42 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %11, !dbg !26
  %43 = bitcast float %41 to <1 x i32>, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %42, <1 x i32> %43, i1 true) #5, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %44 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %12, !dbg !26
  %45 = load float, ptr addrspace(3) %44, align 4, !dbg !26
  %46 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %45, float 1.600000e+01) #5, !dbg !26
  %47 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %41, float 1.600000e+01) #5, !dbg !26
  %48 = fsub float %26, %47, !dbg !27
  %49 = fsub float %27, %47, !dbg !27
  %50 = fsub float %28, %47, !dbg !27
  %51 = fsub float %29, %47, !dbg !27
  %52 = fmul float %48, %48, !dbg !28
  %53 = fmul float %49, %49, !dbg !28
  %54 = fmul float %50, %50, !dbg !28
  %55 = fmul float %51, %51, !dbg !28
  %56 = fadd float %52, %53, !dbg !29
  %57 = fadd float %54, %56, !dbg !29
  %58 = fadd float %55, %57, !dbg !29
  %59 = select i1 %14, float %58, float 0.000000e+00, !dbg !29
  %60 = bitcast float %59 to i32, !dbg !31
  %61 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %60, i32 2, i32 31), !dbg !31
  %62 = bitcast i32 %61 to float, !dbg !31
  %63 = fadd float %59, %62, !dbg !29
  %64 = bitcast float %63 to i32, !dbg !31
  %65 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %64, i32 1, i32 31), !dbg !31
  %66 = bitcast i32 %65 to float, !dbg !31
  %67 = fadd float %63, %66, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %68 = bitcast float %67 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %42, <1 x i32> %68, i1 true) #5, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %69 = load float, ptr addrspace(3) %44, align 4, !dbg !32
  %70 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %69, float 1.600000e+01) #5, !dbg !33
  %71 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %67, float 1.600000e+01) #5, !dbg !33
  %72 = fadd float %70, 0x3EE4F8B580000000, !dbg !34
  %73 = fadd float %71, 0x3EE4F8B580000000, !dbg !34
  %74 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %.not.i = icmp eq i32 %74, 0, !dbg !32
  br i1 %.not.i, label %77, label %75, !dbg !32

75:                                               ; preds = %6
  %76 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %72), !dbg !32
  br label %__nv_rsqrtf.exit, !dbg !32

77:                                               ; preds = %6
  %78 = tail call float @llvm.nvvm.rsqrt.approx.f(float %72), !dbg !32
  br label %__nv_rsqrtf.exit, !dbg !32

__nv_rsqrtf.exit:                                 ; preds = %75, %77
  %.0.i = phi float [ %76, %75 ], [ %78, %77 ], !dbg !32
  %79 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %80 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %81 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %82 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %.not.i12 = icmp eq i32 %82, 0, !dbg !32
  br i1 %.not.i12, label %85, label %83, !dbg !32

83:                                               ; preds = %__nv_rsqrtf.exit
  %84 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %73), !dbg !32
  br label %__nv_rsqrtf.exit14, !dbg !32

85:                                               ; preds = %__nv_rsqrtf.exit
  %86 = tail call float @llvm.nvvm.rsqrt.approx.f(float %73), !dbg !32
  br label %__nv_rsqrtf.exit14, !dbg !32

__nv_rsqrtf.exit14:                               ; preds = %83, %85
  %.0.i13 = phi float [ %84, %83 ], [ %86, %85 ], !dbg !32
  %87 = or disjoint i32 %8, %12, !dbg !13
  %88 = icmp slt i32 %87, 768, !dbg !14
  %89 = fmul float %48, %.0.i13, !dbg !35
  %90 = fmul float %49, %.0.i13, !dbg !35
  %91 = fmul float %50, %.0.i13, !dbg !35
  %92 = fmul float %51, %.0.i13, !dbg !35
  %93 = fcmp olt float %89, 0.000000e+00, !dbg !36
  %94 = fcmp olt float %90, 0.000000e+00, !dbg !36
  %95 = fcmp olt float %91, 0.000000e+00, !dbg !36
  %96 = fcmp olt float %92, 0.000000e+00, !dbg !36
  %97 = select i1 %93, float 0.000000e+00, float %89, !dbg !40
  %98 = select i1 %94, float 0.000000e+00, float %90, !dbg !40
  %99 = select i1 %95, float 0.000000e+00, float %91, !dbg !40
  %100 = select i1 %96, float 0.000000e+00, float %92, !dbg !40
  %101 = getelementptr float, ptr addrspace(1) %2, i64 %19, !dbg !41
  %102 = bitcast float %97 to i32, !dbg !42
  %103 = bitcast float %98 to i32, !dbg !42
  %104 = bitcast float %99 to i32, !dbg !42
  %105 = bitcast float %100 to i32, !dbg !42
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %102, i32 %103, i32 %104, i32 %105, ptr addrspace(1) %101, i1 %14) #5, !dbg !42
  %106 = sext i32 %87 to i64, !dbg !43
  %107 = getelementptr float, ptr addrspace(1) %3, i64 %106, !dbg !43
  %108 = and i32 %9, 96, !dbg !44
  %109 = icmp eq i32 %108, 0, !dbg !44
  %110 = bitcast float %.0.i to i32, !dbg !44
  %111 = and i1 %109, %88, !dbg !44
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %110, ptr addrspace(1) %107, i1 %111) #5, !dbg !44
  %112 = getelementptr float, ptr addrspace(1) %1, i64 %106, !dbg !45
  %113 = bitcast float %46 to i32, !dbg !46
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %113, ptr addrspace(1) %112, i1 %111) #5, !dbg !46
  ret void, !dbg !47
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cib5adng2lxrmmpdgfybbqxphk7eqdj34vydjzkzsgau6thast4o.py", directory: "inductor_cache/ib")
!4 = !{ptr @triton_per_fused__native_batch_norm_legit_relu_9, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__native_batch_norm_legit_relu_9, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__native_batch_norm_legit_relu_9", linkageName: "triton_per_fused__native_batch_norm_legit_relu_9", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 31, column: 38, scope: !7)
!17 = !DILocation(line: 31, column: 35, scope: !7)
!18 = !DILocation(line: 31, column: 30, scope: !7)
!19 = !DILocation(line: 31, column: 43, scope: !7)
!20 = !DILocation(line: 256, column: 15, scope: !21, inlinedAt: !24)
!21 = distinct !DILexicalBlockFile(scope: !23, file: !22, discriminator: 0)
!22 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!23 = distinct !DILexicalBlockFile(scope: !7, file: !22, discriminator: 0)
!24 = !DILocation(line: 36, column: 24, scope: !7)
!25 = !DILocation(line: 267, column: 36, scope: !23, inlinedAt: !24)
!26 = !DILocation(line: 39, column: 19, scope: !7)
!27 = !DILocation(line: 40, column: 19, scope: !7)
!28 = !DILocation(line: 41, column: 20, scope: !7)
!29 = !DILocation(line: 256, column: 15, scope: !21, inlinedAt: !30)
!30 = !DILocation(line: 44, column: 26, scope: !7)
!31 = !DILocation(line: 267, column: 36, scope: !23, inlinedAt: !30)
!32 = !DILocation(line: 50, column: 28, scope: !7)
!33 = !DILocation(line: 47, column: 20, scope: !7)
!34 = !DILocation(line: 49, column: 20, scope: !7)
!35 = !DILocation(line: 51, column: 20, scope: !7)
!36 = !DILocation(line: 118, column: 15, scope: !37, inlinedAt: !39)
!37 = distinct !DILexicalBlockFile(scope: !7, file: !38, discriminator: 0)
!38 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!39 = !DILocation(line: 53, column: 42, scope: !7)
!40 = !DILocation(line: 121, column: 29, scope: !37, inlinedAt: !39)
!41 = !DILocation(line: 54, column: 25, scope: !7)
!42 = !DILocation(line: 54, column: 45, scope: !7)
!43 = !DILocation(line: 55, column: 25, scope: !7)
!44 = !DILocation(line: 55, column: 37, scope: !7)
!45 = !DILocation(line: 56, column: 25, scope: !7)
!46 = !DILocation(line: 56, column: 37, scope: !7)
!47 = !DILocation(line: 56, column: 4, scope: !7)
