# Basic Logic Gates â€” Makerchip / RISC-V Context

## 1. Introduction
This document summarizes the **basic logic gates**, their **functionality**, and corresponding **Verilog representations**. It also maps **operations** with their **Boolean arithmetic**, **Boolean calculations**, and **gate implementations**.

---

## 2. Basic Gates Diagram

<img width="1736" height="731" alt="basicgates" src="https://github.com/user-attachments/assets/526a8213-81fe-48cb-beb9-85f34e345435" />
*Figure: Standard logic gates including AND, OR, NOT, NAND, NOR, XOR, XNOR.*

---

## 3. Operations Table

<img width="1245" height="785" alt="Screenshot 2026-02-03 142124" src="https://github.com/user-attachments/assets/86776fab-ce57-473b-9969-de93fb479ec6" />
*Figure: Mapping of operations to Boolean arithmetic, Boolean calculations, Verilog code, and gates.*

---

## 4. Notes / Observations
- **Universal gates:** NAND and NOR can implement any logic function.  
- **Verilog syntax:** Matches each gate (e.g., `and`, `or`, `not`, `xor`).  
- **Boolean Arithmetic vs Boolean Calculation:** Arithmetic is symbolic (A + B), calculation is practical (evaluates to 0 or 1).  

---

## 5. References 
- Lecture slides 
