{"Youngsoo Shin": [0.9997629821300507, ["Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems", ["Youngsoo Shin", "Kiyoung Choi"], "https://doi.org/10.1145/309847.309901", 6, "dac", 1999]], "You-Sung Chang": [0.5, ["Verification of a Microprocessor Using Real World Applications", ["You-Sung Chang", "Seungjong Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.311478", 4, "dac", 1999]], "Sanghun Park": [0.9204380810260773, ["Performance-Driven Scheduling with Bit-Level Chaining", ["Sanghun Park", "Kiyoung Choi"], "https://doi.org/10.1145/309847.309932", 6, "dac", 1999]], "Sung-Woo Hur": [0.9945598095655441, ["Relaxation and Clustering in a Local Search Framework: Application to Linear Placement", ["Sung-Woo Hur", "John Lillis"], "https://doi.org/10.1145/309847.309958", 7, "dac", 1999]], "Joon-Seo Yim": [0.9777764230966568, ["Reducing Cross-Coupling Among Interconnect Wires in Deep-Submicron Datapath Design", ["Joon-Seo Yim", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.309984", 6, "dac", 1999], ["A Floorplan-Based Planning Methodology for Power and Clock Distribution in ASICs", ["Joon-Seo Yim", "Seong-Ok Bae", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.310054", 6, "dac", 1999]], "Han Bin Kim": [0.7041981667280197, ["On ILP Formulations for Built-In Self-Testable Data Path Synthesis", ["Han Bin Kim", "Dong Sam Ha", "Takeshi Takahashi"], "https://doi.org/10.1145/309847.310048", 6, "dac", 1999]], "Inki Hong": [0.9229426383972168, ["Behavioral Synthesis Techniques for Intellectual Property Protection", ["Inki Hong", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.310085", 6, "dac", 1999]], "Hoon Choi": [0.5669018998742104, ["Exploiting Intellectual Properties in ASIP Designs for Embedded DSP Software", ["Hoon Choi", "Ju Hwan Yi", "Jong-Yeol Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.310103", 6, "dac", 1999]]}