/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : V-2023.12
// Date      : Fri Sep 27 17:54:31 2024
/////////////////////////////////////////////////////////////


module D_FF_32 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_31 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_30 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_29 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_28 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_27 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_26 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_25 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_24 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_23 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_22 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_21 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_20 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_19 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_18 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_17 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_16 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_15 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_14 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_13 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_12 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_11 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_10 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_9 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_8 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_7 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_6 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_5 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_4 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_3 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_2 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_1 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_0 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module adder_dataflow_reg_DW01_add_0 ( CI, SUM, \A[31] , \A[30] , \A[29] , 
        \A[28] , \A[27] , \A[26] , \A[25] , \A[24] , \A[23] , \A[22] , \A[21] , 
        \A[20] , \A[19] , \A[18] , \A[17] , \A[16] , \A[15] , \A[14] , \A[13] , 
        \A[12] , \A[11] , \A[10] , \A[9] , \A[8] , \A[7] , \A[6] , \A[5] , 
        \A[4] , \A[3] , \A[2] , \A[1] , \A[0] , \B[31] , \B[30] , \B[29] , 
        \B[28] , \B[27] , \B[26] , \B[25] , \B[24] , \B[23] , \B[22] , \B[21] , 
        \B[20] , \B[19] , \B[18] , \B[17] , \B[16] , \B[15] , \B[14] , \B[13] , 
        \B[12] , \B[11] , \B[10] , \B[9] , \B[8] , \B[7] , \B[6] , \B[5] , 
        \B[4] , \B[3] , \B[2] , \B[1] , \B[0]  );
  output [32:0] SUM;
  input CI, \A[31] , \A[30] , \A[29] , \A[28] , \A[27] , \A[26] , \A[25] ,
         \A[24] , \A[23] , \A[22] , \A[21] , \A[20] , \A[19] , \A[18] ,
         \A[17] , \A[16] , \A[15] , \A[14] , \A[13] , \A[12] , \A[11] ,
         \A[10] , \A[9] , \A[8] , \A[7] , \A[6] , \A[5] , \A[4] , \A[3] ,
         \A[2] , \A[1] , \A[0] , \B[31] , \B[30] , \B[29] , \B[28] , \B[27] ,
         \B[26] , \B[25] , \B[24] , \B[23] , \B[22] , \B[21] , \B[20] ,
         \B[19] , \B[18] , \B[17] , \B[16] , \B[15] , \B[14] , \B[13] ,
         \B[12] , \B[11] , \B[10] , \B[9] , \B[8] , \B[7] , \B[6] , \B[5] ,
         \B[4] , \B[3] , \B[2] , \B[1] , \B[0] ;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11;
  wire   [31:0] A;
  wire   [31:0] B;
  wire   [31:1] carry;
  assign A[31] = \A[31] ;
  assign A[30] = \A[30] ;
  assign A[29] = \A[29] ;
  assign A[28] = \A[28] ;
  assign A[27] = \A[27] ;
  assign A[26] = \A[26] ;
  assign A[25] = \A[25] ;
  assign A[24] = \A[24] ;
  assign A[23] = \A[23] ;
  assign A[22] = \A[22] ;
  assign A[21] = \A[21] ;
  assign A[20] = \A[20] ;
  assign A[19] = \A[19] ;
  assign A[18] = \A[18] ;
  assign A[17] = \A[17] ;
  assign A[16] = \A[16] ;
  assign A[15] = \A[15] ;
  assign A[14] = \A[14] ;
  assign A[13] = \A[13] ;
  assign A[12] = \A[12] ;
  assign A[11] = \A[11] ;
  assign A[10] = \A[10] ;
  assign A[9] = \A[9] ;
  assign A[8] = \A[8] ;
  assign A[7] = \A[7] ;
  assign A[6] = \A[6] ;
  assign A[5] = \A[5] ;
  assign A[4] = \A[4] ;
  assign A[3] = \A[3] ;
  assign A[2] = \A[2] ;
  assign A[1] = \A[1] ;
  assign A[0] = \A[0] ;
  assign B[31] = \B[31] ;
  assign B[30] = \B[30] ;
  assign B[29] = \B[29] ;
  assign B[28] = \B[28] ;
  assign B[27] = \B[27] ;
  assign B[26] = \B[26] ;
  assign B[25] = \B[25] ;
  assign B[24] = \B[24] ;
  assign B[23] = \B[23] ;
  assign B[22] = \B[22] ;
  assign B[21] = \B[21] ;
  assign B[20] = \B[20] ;
  assign B[19] = \B[19] ;
  assign B[18] = \B[18] ;
  assign B[17] = \B[17] ;
  assign B[16] = \B[16] ;
  assign B[15] = \B[15] ;
  assign B[14] = \B[14] ;
  assign B[13] = \B[13] ;
  assign B[12] = \B[12] ;
  assign B[11] = \B[11] ;
  assign B[10] = \B[10] ;
  assign B[9] = \B[9] ;
  assign B[8] = \B[8] ;
  assign B[7] = \B[7] ;
  assign B[6] = \B[6] ;
  assign B[5] = \B[5] ;
  assign B[4] = \B[4] ;
  assign B[3] = \B[3] ;
  assign B[2] = \B[2] ;
  assign B[1] = \B[1] ;
  assign B[0] = \B[0] ;

  FA1D1BWP16P90LVT U1_29 ( .A(A[29]), .B(B[29]), .CI(carry[29]), .CO(carry[30]), .S(SUM[29]) );
  FA1D1BWP16P90LVT U1_28 ( .A(A[28]), .B(B[28]), .CI(carry[28]), .CO(carry[29]), .S(SUM[28]) );
  FA1D1BWP16P90LVT U1_22 ( .A(A[22]), .B(B[22]), .CI(carry[22]), .CO(carry[23]), .S(SUM[22]) );
  FA1D1BWP16P90LVT U1_21 ( .A(A[21]), .B(B[21]), .CI(carry[21]), .CO(carry[22]), .S(SUM[21]) );
  FA1D1BWP16P90LVT U1_20 ( .A(A[20]), .B(B[20]), .CI(carry[20]), .CO(carry[21]), .S(SUM[20]) );
  FA1D1BWP16P90LVT U1_19 ( .A(A[19]), .B(B[19]), .CI(carry[19]), .CO(carry[20]), .S(SUM[19]) );
  FA1D1BWP16P90LVT U1_18 ( .A(A[18]), .B(B[18]), .CI(carry[18]), .CO(carry[19]), .S(SUM[18]) );
  FA1D1BWP16P90LVT U1_17 ( .A(A[17]), .B(B[17]), .CI(carry[17]), .CO(carry[18]), .S(SUM[17]) );
  FA1D1BWP16P90LVT U1_16 ( .A(A[16]), .B(B[16]), .CI(carry[16]), .CO(carry[17]), .S(SUM[16]) );
  FA1D1BWP16P90LVT U1_12 ( .A(A[12]), .B(B[12]), .CI(carry[12]), .CO(carry[13]), .S(SUM[12]) );
  FA1D1BWP16P90LVT U1_11 ( .A(A[11]), .B(B[11]), .CI(carry[11]), .CO(carry[12]), .S(SUM[11]) );
  FA1D1BWP16P90LVT U1_10 ( .A(A[10]), .B(B[10]), .CI(carry[10]), .CO(carry[11]), .S(SUM[10]) );
  FA1D1BWP16P90LVT U1_9 ( .A(A[9]), .B(B[9]), .CI(carry[9]), .CO(carry[10]), 
        .S(SUM[9]) );
  FA1D1BWP16P90LVT U1_8 ( .A(A[8]), .B(B[8]), .CI(carry[8]), .CO(carry[9]), 
        .S(SUM[8]) );
  FA1D1BWP16P90LVT U1_7 ( .A(A[7]), .B(B[7]), .CI(carry[7]), .CO(carry[8]), 
        .S(SUM[7]) );
  FA1D1BWP16P90LVT U1_6 ( .A(A[6]), .B(B[6]), .CI(carry[6]), .CO(carry[7]), 
        .S(SUM[6]) );
  FA1D1BWP16P90LVT U1_5 ( .A(A[5]), .B(B[5]), .CI(carry[5]), .CO(carry[6]), 
        .S(SUM[5]) );
  FA1D1BWP16P90LVT U1_4 ( .A(A[4]), .B(B[4]), .CI(carry[4]), .CO(carry[5]), 
        .S(SUM[4]) );
  FA1D1BWP16P90LVT U1_0 ( .A(A[0]), .B(B[0]), .CI(CI), .CO(carry[1]), .S(
        SUM[0]) );
  FA1D1BWP16P90LVT U1_2 ( .A(A[2]), .B(B[2]), .CI(carry[2]), .CO(carry[3]), 
        .S(SUM[2]) );
  FA1D1BWP16P90LVT U1_24 ( .A(A[24]), .B(B[24]), .CI(carry[24]), .CO(carry[25]), .S(SUM[24]) );
  FA1D1BWP16P90LVT U1_14 ( .A(A[14]), .B(B[14]), .CI(carry[14]), .CO(carry[15]), .S(SUM[14]) );
  FA1D1BWP16P90LVT U1_3 ( .A(A[3]), .B(B[3]), .CI(carry[3]), .CO(carry[4]), 
        .S(SUM[3]) );
  FA1D1BWP16P90LVT U1_1 ( .A(A[1]), .B(B[1]), .CI(carry[1]), .CO(carry[2]), 
        .S(SUM[1]) );
  FA1D1BWP16P90LVT U1_27 ( .A(A[27]), .B(B[27]), .CI(carry[27]), .CO(carry[28]), .S(SUM[27]) );
  FA1D1BWP16P90LVT U1_23 ( .A(A[23]), .B(B[23]), .CI(carry[23]), .CO(carry[24]), .S(SUM[23]) );
  FA1D1BWP16P90LVT U1_15 ( .A(A[15]), .B(B[15]), .CI(carry[15]), .CO(carry[16]), .S(SUM[15]) );
  FA1D1BWP16P90LVT U1_13 ( .A(A[13]), .B(B[13]), .CI(carry[13]), .CO(carry[14]), .S(SUM[13]) );
  FA1D1BWP16P90LVT U1_25 ( .A(A[25]), .B(B[25]), .CI(carry[25]), .CO(carry[26]), .S(SUM[25]) );
  ND2D1BWP16P90LVT U1 ( .A1(carry[26]), .A2(B[26]), .ZN(n2) );
  ND2D1BWP16P90LVT U2 ( .A1(carry[26]), .A2(A[26]), .ZN(n3) );
  ND3D1BWP16P90LVT U3 ( .A1(n2), .A2(n3), .A3(n4), .ZN(carry[27]) );
  XOR2D1BWP16P90LVT U4 ( .A1(A[26]), .A2(B[26]), .Z(n1) );
  XOR2D1BWP16P90 U5 ( .A1(n1), .A2(carry[26]), .Z(SUM[26]) );
  ND2D1BWP16P90LVT U6 ( .A1(B[26]), .A2(A[26]), .ZN(n4) );
  XOR3D2BWP16P90LVT U7 ( .A1(A[30]), .A2(B[30]), .A3(carry[30]), .Z(SUM[30])
         );
  ND2D1BWP16P90LVT U8 ( .A1(A[30]), .A2(B[30]), .ZN(n5) );
  ND2D1BWP16P90LVT U9 ( .A1(A[30]), .A2(carry[30]), .ZN(n6) );
  ND2D1BWP16P90LVT U10 ( .A1(B[30]), .A2(carry[30]), .ZN(n7) );
  ND3D1BWP16P90LVT U11 ( .A1(n5), .A2(n6), .A3(n7), .ZN(carry[31]) );
  XOR2D1BWP16P90LVT U12 ( .A1(A[31]), .A2(B[31]), .Z(n8) );
  XOR2D1BWP16P90LVT U13 ( .A1(n8), .A2(carry[31]), .Z(SUM[31]) );
  ND2D1BWP16P90LVT U14 ( .A1(A[31]), .A2(B[31]), .ZN(n9) );
  ND2D1BWP16P90 U15 ( .A1(A[31]), .A2(carry[31]), .ZN(n10) );
  ND2D1BWP16P90 U16 ( .A1(B[31]), .A2(carry[31]), .ZN(n11) );
  ND3D1BWP16P90LVT U17 ( .A1(n9), .A2(n10), .A3(n11), .ZN(SUM[32]) );
endmodule


module adder_dataflow_reg ( q, a, b, c_in, clk );
  output [32:0] q;
  input [31:0] a;
  input [31:0] b;
  input c_in, clk;
  wire   c_out, n1;
  wire   [31:0] sum;

  D_FF_32 dff_sum_0_ ( .q(q[0]), .d(sum[0]), .clk(clk) );
  D_FF_31 dff_sum_1_ ( .q(q[1]), .d(sum[1]), .clk(clk) );
  D_FF_30 dff_sum_2_ ( .q(q[2]), .d(sum[2]), .clk(clk) );
  D_FF_29 dff_sum_3_ ( .q(q[3]), .d(sum[3]), .clk(clk) );
  D_FF_28 dff_sum_4_ ( .q(q[4]), .d(sum[4]), .clk(clk) );
  D_FF_27 dff_sum_5_ ( .q(q[5]), .d(sum[5]), .clk(clk) );
  D_FF_26 dff_sum_6_ ( .q(q[6]), .d(sum[6]), .clk(clk) );
  D_FF_25 dff_sum_7_ ( .q(q[7]), .d(sum[7]), .clk(clk) );
  D_FF_24 dff_sum_8_ ( .q(q[8]), .d(sum[8]), .clk(clk) );
  D_FF_23 dff_sum_9_ ( .q(q[9]), .d(sum[9]), .clk(clk) );
  D_FF_22 dff_sum_10_ ( .q(q[10]), .d(sum[10]), .clk(clk) );
  D_FF_21 dff_sum_11_ ( .q(q[11]), .d(sum[11]), .clk(clk) );
  D_FF_20 dff_sum_12_ ( .q(q[12]), .d(sum[12]), .clk(clk) );
  D_FF_19 dff_sum_13_ ( .q(q[13]), .d(sum[13]), .clk(clk) );
  D_FF_18 dff_sum_14_ ( .q(q[14]), .d(sum[14]), .clk(clk) );
  D_FF_17 dff_sum_15_ ( .q(q[15]), .d(sum[15]), .clk(clk) );
  D_FF_16 dff_sum_16_ ( .q(q[16]), .d(sum[16]), .clk(clk) );
  D_FF_15 dff_sum_17_ ( .q(q[17]), .d(sum[17]), .clk(clk) );
  D_FF_14 dff_sum_18_ ( .q(q[18]), .d(sum[18]), .clk(clk) );
  D_FF_13 dff_sum_19_ ( .q(q[19]), .d(sum[19]), .clk(clk) );
  D_FF_12 dff_sum_20_ ( .q(q[20]), .d(sum[20]), .clk(clk) );
  D_FF_11 dff_sum_21_ ( .q(q[21]), .d(sum[21]), .clk(clk) );
  D_FF_10 dff_sum_22_ ( .q(q[22]), .d(sum[22]), .clk(clk) );
  D_FF_9 dff_sum_23_ ( .q(q[23]), .d(sum[23]), .clk(clk) );
  D_FF_8 dff_sum_24_ ( .q(q[24]), .d(sum[24]), .clk(clk) );
  D_FF_7 dff_sum_25_ ( .q(q[25]), .d(sum[25]), .clk(clk) );
  D_FF_6 dff_sum_26_ ( .q(q[26]), .d(sum[26]), .clk(clk) );
  D_FF_5 dff_sum_27_ ( .q(q[27]), .d(sum[27]), .clk(clk) );
  D_FF_4 dff_sum_28_ ( .q(q[28]), .d(sum[28]), .clk(clk) );
  D_FF_3 dff_sum_29_ ( .q(q[29]), .d(sum[29]), .clk(clk) );
  D_FF_2 dff_sum_30_ ( .q(q[30]), .d(sum[30]), .clk(clk) );
  D_FF_1 dff_sum_31_ ( .q(q[31]), .d(sum[31]), .clk(clk) );
  D_FF_0 dff_cout ( .q(q[32]), .d(c_out), .clk(clk) );
  adder_dataflow_reg_DW01_add_0 add_1_root_add_10_2 ( .CI(c_in), .SUM({c_out, 
        sum}), .\A[31] (a[31]), .\A[30] (a[30]), .\A[29] (a[29]), .\A[28] (
        a[28]), .\A[27] (a[27]), .\A[26] (a[26]), .\A[25] (a[25]), .\A[24] (
        a[24]), .\A[23] (a[23]), .\A[22] (a[22]), .\A[21] (a[21]), .\A[20] (
        a[20]), .\A[19] (a[19]), .\A[18] (a[18]), .\A[17] (a[17]), .\A[16] (
        a[16]), .\A[15] (a[15]), .\A[14] (a[14]), .\A[13] (a[13]), .\A[12] (
        a[12]), .\A[11] (a[11]), .\A[10] (a[10]), .\A[9] (a[9]), .\A[8] (a[8]), 
        .\A[7] (a[7]), .\A[6] (a[6]), .\A[5] (a[5]), .\A[4] (a[4]), .\A[3] (
        a[3]), .\A[2] (a[2]), .\A[1] (a[1]), .\A[0] (a[0]), .\B[31] (b[31]), 
        .\B[30] (b[30]), .\B[29] (b[29]), .\B[28] (b[28]), .\B[27] (b[27]), 
        .\B[26] (b[26]), .\B[25] (b[25]), .\B[24] (b[24]), .\B[23] (b[23]), 
        .\B[22] (b[22]), .\B[21] (b[21]), .\B[20] (b[20]), .\B[19] (b[19]), 
        .\B[18] (b[18]), .\B[17] (b[17]), .\B[16] (b[16]), .\B[15] (b[15]), 
        .\B[14] (b[14]), .\B[13] (b[13]), .\B[12] (b[12]), .\B[11] (b[11]), 
        .\B[10] (b[10]), .\B[9] (b[9]), .\B[8] (b[8]), .\B[7] (b[7]), .\B[6] (
        b[6]), .\B[5] (b[5]), .\B[4] (b[4]), .\B[3] (b[3]), .\B[2] (b[2]), 
        .\B[1] (b[1]), .\B[0] (b[0]) );
  TIELBWP20P90LVT U3 ( .ZN(n1) );
endmodule

