/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [20:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_2z[6] ? celloutsig_1_0z : celloutsig_1_5z;
  assign celloutsig_1_18z = ~(in_data[188] & celloutsig_1_13z);
  assign celloutsig_0_3z = ~(celloutsig_0_1z[1] & in_data[61]);
  assign celloutsig_0_4z = ~(in_data[83] & in_data[90]);
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z } & { in_data[119:117], celloutsig_1_3z };
  assign celloutsig_0_11z = celloutsig_0_5z[5:3] >= celloutsig_0_8z[10:8];
  assign celloutsig_1_0z = in_data[164:162] >= in_data[172:170];
  assign celloutsig_1_4z = { celloutsig_1_2z[11], celloutsig_1_2z, celloutsig_1_3z } >= { celloutsig_1_1z[2:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_2z[7:2], celloutsig_1_4z } >= { in_data[179:175], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_5z = { celloutsig_0_1z[3:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } % { 1'h1, in_data[83:81], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_1z[6:2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z } % { 1'h1, celloutsig_0_6z[1:0], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_1z = { in_data[145:139], celloutsig_1_0z } % { 1'h1, in_data[186:180] };
  assign celloutsig_1_2z = { in_data[118:117], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, in_data[118:109], in_data[96] };
  assign celloutsig_0_12z = celloutsig_0_1z[6:0] * { celloutsig_0_6z[4:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_1z = in_data[39:32] * in_data[91:84];
  assign celloutsig_1_3z = celloutsig_1_2z[5:0] != { celloutsig_1_1z[5:1], celloutsig_1_0z };
  assign celloutsig_0_2z = celloutsig_0_0z[3:1] != celloutsig_0_1z[4:2];
  assign celloutsig_1_9z = { celloutsig_1_2z[10:9], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z } !== { celloutsig_1_2z[7:5], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_11z = { celloutsig_1_2z[1], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_9z } !== { in_data[102], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_13z = ~^ { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_6z = { in_data[27:23], celloutsig_0_3z } >>> { celloutsig_0_5z[3:2], celloutsig_0_0z };
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_0z = in_data[36:33];
  assign celloutsig_1_19z = ~((celloutsig_1_3z & celloutsig_1_0z) | (in_data[139] & in_data[172]));
  assign celloutsig_1_8z = ~((in_data[107] & celloutsig_1_1z[3]) | (celloutsig_1_0z & celloutsig_1_3z));
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
