
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000db40  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000903c  0800dc50  0800dc50  0001dc50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08016c8c  08016c8c  00026c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  08016c94  08016c94  00026c94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08016c9c  08016c9c  00026c9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009e0  20000000  08016ca0  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001090  200009e0  08017680  000309e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001a70  08017680  00031a70  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000309e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001b92d  00000000  00000000  00030a09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000049a4  00000000  00000000  0004c336  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000016b0  00000000  00000000  00050ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000014e8  00000000  00000000  00052390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000081c1  00000000  00000000  00053878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000197cf  00000000  00000000  0005ba39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0008371e  00000000  00000000  00075208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000f8926  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007408  00000000  00000000  000f897c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009e0 	.word	0x200009e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800dc38 	.word	0x0800dc38

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009e4 	.word	0x200009e4
 800014c:	0800dc38 	.word	0x0800dc38

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9b9 	b.w	8000e1c <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b96e 	b.w	8000e1c <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 8083 	bne.w	8000c70 <__udivmoddi4+0x118>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4617      	mov	r7, r2
 8000b6e:	d947      	bls.n	8000c00 <__udivmoddi4+0xa8>
 8000b70:	fab2 f382 	clz	r3, r2
 8000b74:	b14b      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b76:	f1c3 0120 	rsb	r1, r3, #32
 8000b7a:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	409f      	lsls	r7, r3
 8000b84:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b8e:	fbbe fcf8 	udiv	ip, lr, r8
 8000b92:	fa1f f987 	uxth.w	r9, r7
 8000b96:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b9a:	fb0c f009 	mul.w	r0, ip, r9
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	18ba      	adds	r2, r7, r2
 8000baa:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000bae:	f080 8118 	bcs.w	8000de2 <__udivmoddi4+0x28a>
 8000bb2:	4290      	cmp	r0, r2
 8000bb4:	f240 8115 	bls.w	8000de2 <__udivmoddi4+0x28a>
 8000bb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bc4:	fb08 2210 	mls	r2, r8, r0, r2
 8000bc8:	fb00 f109 	mul.w	r1, r0, r9
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a1      	cmp	r1, r4
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x92>
 8000bd6:	193c      	adds	r4, r7, r4
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bdc:	f080 8103 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000be0:	42a1      	cmp	r1, r4
 8000be2:	f240 8100 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000be6:	3802      	subs	r0, #2
 8000be8:	443c      	add	r4, r7
 8000bea:	1a64      	subs	r4, r4, r1
 8000bec:	2100      	movs	r1, #0
 8000bee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf2:	b11e      	cbz	r6, 8000bfc <__udivmoddi4+0xa4>
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	e9c6 4200 	strd	r4, r2, [r6]
 8000bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xac>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f382 	clz	r3, r2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14f      	bne.n	8000cac <__udivmoddi4+0x154>
 8000c0c:	1a8d      	subs	r5, r1, r2
 8000c0e:	2101      	movs	r1, #1
 8000c10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c14:	fa1f f882 	uxth.w	r8, r2
 8000c18:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c1c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c20:	fb08 f00c 	mul.w	r0, r8, ip
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c2a:	42a8      	cmp	r0, r5
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000c2e:	197d      	adds	r5, r7, r5
 8000c30:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0xe4>
 8000c36:	42a8      	cmp	r0, r5
 8000c38:	f200 80e9 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000c3c:	4694      	mov	ip, r2
 8000c3e:	1a2d      	subs	r5, r5, r0
 8000c40:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c44:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c48:	fb08 f800 	mul.w	r8, r8, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c52:	45a0      	cmp	r8, r4
 8000c54:	d907      	bls.n	8000c66 <__udivmoddi4+0x10e>
 8000c56:	193c      	adds	r4, r7, r4
 8000c58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5c:	d202      	bcs.n	8000c64 <__udivmoddi4+0x10c>
 8000c5e:	45a0      	cmp	r8, r4
 8000c60:	f200 80d9 	bhi.w	8000e16 <__udivmoddi4+0x2be>
 8000c64:	4610      	mov	r0, r2
 8000c66:	eba4 0408 	sub.w	r4, r4, r8
 8000c6a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c6e:	e7c0      	b.n	8000bf2 <__udivmoddi4+0x9a>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x12e>
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	f000 80b1 	beq.w	8000ddc <__udivmoddi4+0x284>
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c80:	4608      	mov	r0, r1
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d14b      	bne.n	8000d26 <__udivmoddi4+0x1ce>
 8000c8e:	42ab      	cmp	r3, r5
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0x140>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80b9 	bhi.w	8000e0a <__udivmoddi4+0x2b2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469e      	mov	lr, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0aa      	beq.n	8000bfc <__udivmoddi4+0xa4>
 8000ca6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000caa:	e7a7      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000cac:	409f      	lsls	r7, r3
 8000cae:	f1c3 0220 	rsb	r2, r3, #32
 8000cb2:	40d1      	lsrs	r1, r2
 8000cb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cbc:	fa1f f887 	uxth.w	r8, r7
 8000cc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc4:	fa24 f202 	lsr.w	r2, r4, r2
 8000cc8:	409d      	lsls	r5, r3
 8000cca:	fb00 fc08 	mul.w	ip, r0, r8
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	0c15      	lsrs	r5, r2, #16
 8000cd2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cd6:	45ac      	cmp	ip, r5
 8000cd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x19a>
 8000cde:	197d      	adds	r5, r7, r5
 8000ce0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ce4:	f080 808f 	bcs.w	8000e06 <__udivmoddi4+0x2ae>
 8000ce8:	45ac      	cmp	ip, r5
 8000cea:	f240 808c 	bls.w	8000e06 <__udivmoddi4+0x2ae>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	443d      	add	r5, r7
 8000cf2:	eba5 050c 	sub.w	r5, r5, ip
 8000cf6:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cfa:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cfe:	fb01 f908 	mul.w	r9, r1, r8
 8000d02:	b295      	uxth	r5, r2
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	45a9      	cmp	r9, r5
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x1c4>
 8000d0c:	197d      	adds	r5, r7, r5
 8000d0e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d12:	d274      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000d14:	45a9      	cmp	r9, r5
 8000d16:	d972      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000d18:	3902      	subs	r1, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	eba5 0509 	sub.w	r5, r5, r9
 8000d20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d24:	e778      	b.n	8000c18 <__udivmoddi4+0xc0>
 8000d26:	f1c1 0720 	rsb	r7, r1, #32
 8000d2a:	408b      	lsls	r3, r1
 8000d2c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d30:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d34:	fa25 f407 	lsr.w	r4, r5, r7
 8000d38:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d40:	fa1f f88c 	uxth.w	r8, ip
 8000d44:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d48:	fa20 f307 	lsr.w	r3, r0, r7
 8000d4c:	fb09 fa08 	mul.w	sl, r9, r8
 8000d50:	408d      	lsls	r5, r1
 8000d52:	431d      	orrs	r5, r3
 8000d54:	0c2b      	lsrs	r3, r5, #16
 8000d56:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5a:	45a2      	cmp	sl, r4
 8000d5c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d60:	fa00 f301 	lsl.w	r3, r0, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x222>
 8000d66:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6a:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d6e:	d248      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d70:	45a2      	cmp	sl, r4
 8000d72:	d946      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d74:	f1a9 0902 	sub.w	r9, r9, #2
 8000d78:	4464      	add	r4, ip
 8000d7a:	eba4 040a 	sub.w	r4, r4, sl
 8000d7e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d82:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d86:	fb00 fa08 	mul.w	sl, r0, r8
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d90:	45a2      	cmp	sl, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x24e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d9c:	d22d      	bcs.n	8000dfa <__udivmoddi4+0x2a2>
 8000d9e:	45a2      	cmp	sl, r4
 8000da0:	d92b      	bls.n	8000dfa <__udivmoddi4+0x2a2>
 8000da2:	3802      	subs	r0, #2
 8000da4:	4464      	add	r4, ip
 8000da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000daa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dae:	eba4 040a 	sub.w	r4, r4, sl
 8000db2:	454c      	cmp	r4, r9
 8000db4:	46c6      	mov	lr, r8
 8000db6:	464d      	mov	r5, r9
 8000db8:	d319      	bcc.n	8000dee <__udivmoddi4+0x296>
 8000dba:	d016      	beq.n	8000dea <__udivmoddi4+0x292>
 8000dbc:	b15e      	cbz	r6, 8000dd6 <__udivmoddi4+0x27e>
 8000dbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000dc2:	eb64 0405 	sbc.w	r4, r4, r5
 8000dc6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c6 7400 	strd	r7, r4, [r6]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ddc:	4631      	mov	r1, r6
 8000dde:	4630      	mov	r0, r6
 8000de0:	e70c      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000de2:	468c      	mov	ip, r1
 8000de4:	e6eb      	b.n	8000bbe <__udivmoddi4+0x66>
 8000de6:	4610      	mov	r0, r2
 8000de8:	e6ff      	b.n	8000bea <__udivmoddi4+0x92>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	d2e6      	bcs.n	8000dbc <__udivmoddi4+0x264>
 8000dee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df2:	eb69 050c 	sbc.w	r5, r9, ip
 8000df6:	3801      	subs	r0, #1
 8000df8:	e7e0      	b.n	8000dbc <__udivmoddi4+0x264>
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	e7d3      	b.n	8000da6 <__udivmoddi4+0x24e>
 8000dfe:	4611      	mov	r1, r2
 8000e00:	e78c      	b.n	8000d1c <__udivmoddi4+0x1c4>
 8000e02:	4681      	mov	r9, r0
 8000e04:	e7b9      	b.n	8000d7a <__udivmoddi4+0x222>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e773      	b.n	8000cf2 <__udivmoddi4+0x19a>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e749      	b.n	8000ca2 <__udivmoddi4+0x14a>
 8000e0e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e12:	443d      	add	r5, r7
 8000e14:	e713      	b.n	8000c3e <__udivmoddi4+0xe6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	e724      	b.n	8000c66 <__udivmoddi4+0x10e>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <initAnim>:
}

/*
 * @brief Initialise les animations dans des tableaux
 */
void initAnim(){
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
	idle[0] = &idle0_G;
 8000e24:	4b22      	ldr	r3, [pc, #136]	; (8000eb0 <initAnim+0x90>)
 8000e26:	4a23      	ldr	r2, [pc, #140]	; (8000eb4 <initAnim+0x94>)
 8000e28:	601a      	str	r2, [r3, #0]
	
	run[0] = &run0;
 8000e2a:	4b23      	ldr	r3, [pc, #140]	; (8000eb8 <initAnim+0x98>)
 8000e2c:	4a23      	ldr	r2, [pc, #140]	; (8000ebc <initAnim+0x9c>)
 8000e2e:	601a      	str	r2, [r3, #0]
	run[1] = &run1;
 8000e30:	4b21      	ldr	r3, [pc, #132]	; (8000eb8 <initAnim+0x98>)
 8000e32:	4a23      	ldr	r2, [pc, #140]	; (8000ec0 <initAnim+0xa0>)
 8000e34:	605a      	str	r2, [r3, #4]
	run[2] = &run2;
 8000e36:	4b20      	ldr	r3, [pc, #128]	; (8000eb8 <initAnim+0x98>)
 8000e38:	4a22      	ldr	r2, [pc, #136]	; (8000ec4 <initAnim+0xa4>)
 8000e3a:	609a      	str	r2, [r3, #8]
	run[3] = &run3;
 8000e3c:	4b1e      	ldr	r3, [pc, #120]	; (8000eb8 <initAnim+0x98>)
 8000e3e:	4a22      	ldr	r2, [pc, #136]	; (8000ec8 <initAnim+0xa8>)
 8000e40:	60da      	str	r2, [r3, #12]

	jump[0] = &jump0;
 8000e42:	4b22      	ldr	r3, [pc, #136]	; (8000ecc <initAnim+0xac>)
 8000e44:	4a22      	ldr	r2, [pc, #136]	; (8000ed0 <initAnim+0xb0>)
 8000e46:	601a      	str	r2, [r3, #0]
	jump[1] = &jump1;
 8000e48:	4b20      	ldr	r3, [pc, #128]	; (8000ecc <initAnim+0xac>)
 8000e4a:	4a22      	ldr	r2, [pc, #136]	; (8000ed4 <initAnim+0xb4>)
 8000e4c:	605a      	str	r2, [r3, #4]
	jump[2] = &jump2;
 8000e4e:	4b1f      	ldr	r3, [pc, #124]	; (8000ecc <initAnim+0xac>)
 8000e50:	4a21      	ldr	r2, [pc, #132]	; (8000ed8 <initAnim+0xb8>)
 8000e52:	609a      	str	r2, [r3, #8]
	jump[3] = &jump3;
 8000e54:	4b1d      	ldr	r3, [pc, #116]	; (8000ecc <initAnim+0xac>)
 8000e56:	4a21      	ldr	r2, [pc, #132]	; (8000edc <initAnim+0xbc>)
 8000e58:	60da      	str	r2, [r3, #12]

	fall[0] = &fall0;
 8000e5a:	4b21      	ldr	r3, [pc, #132]	; (8000ee0 <initAnim+0xc0>)
 8000e5c:	4a21      	ldr	r2, [pc, #132]	; (8000ee4 <initAnim+0xc4>)
 8000e5e:	601a      	str	r2, [r3, #0]
	fall[1] = &fall1;
 8000e60:	4b1f      	ldr	r3, [pc, #124]	; (8000ee0 <initAnim+0xc0>)
 8000e62:	4a21      	ldr	r2, [pc, #132]	; (8000ee8 <initAnim+0xc8>)
 8000e64:	605a      	str	r2, [r3, #4]
	fall[2] = &fall2;
 8000e66:	4b1e      	ldr	r3, [pc, #120]	; (8000ee0 <initAnim+0xc0>)
 8000e68:	4a20      	ldr	r2, [pc, #128]	; (8000eec <initAnim+0xcc>)
 8000e6a:	609a      	str	r2, [r3, #8]
	fall[3] = &fall3;
 8000e6c:	4b1c      	ldr	r3, [pc, #112]	; (8000ee0 <initAnim+0xc0>)
 8000e6e:	4a20      	ldr	r2, [pc, #128]	; (8000ef0 <initAnim+0xd0>)
 8000e70:	60da      	str	r2, [r3, #12]
	fall[4] = &fall4;
 8000e72:	4b1b      	ldr	r3, [pc, #108]	; (8000ee0 <initAnim+0xc0>)
 8000e74:	4a1f      	ldr	r2, [pc, #124]	; (8000ef4 <initAnim+0xd4>)
 8000e76:	611a      	str	r2, [r3, #16]
	fall[5] = &fall5;
 8000e78:	4b19      	ldr	r3, [pc, #100]	; (8000ee0 <initAnim+0xc0>)
 8000e7a:	4a1f      	ldr	r2, [pc, #124]	; (8000ef8 <initAnim+0xd8>)
 8000e7c:	615a      	str	r2, [r3, #20]

	land[0] = &land0;
 8000e7e:	4b1f      	ldr	r3, [pc, #124]	; (8000efc <initAnim+0xdc>)
 8000e80:	4a1f      	ldr	r2, [pc, #124]	; (8000f00 <initAnim+0xe0>)
 8000e82:	601a      	str	r2, [r3, #0]
	land[1] = &land1;
 8000e84:	4b1d      	ldr	r3, [pc, #116]	; (8000efc <initAnim+0xdc>)
 8000e86:	4a1f      	ldr	r2, [pc, #124]	; (8000f04 <initAnim+0xe4>)
 8000e88:	605a      	str	r2, [r3, #4]
	land[2] = &land2;
 8000e8a:	4b1c      	ldr	r3, [pc, #112]	; (8000efc <initAnim+0xdc>)
 8000e8c:	4a1e      	ldr	r2, [pc, #120]	; (8000f08 <initAnim+0xe8>)
 8000e8e:	609a      	str	r2, [r3, #8]
	land[3] = &land3;
 8000e90:	4b1a      	ldr	r3, [pc, #104]	; (8000efc <initAnim+0xdc>)
 8000e92:	4a1e      	ldr	r2, [pc, #120]	; (8000f0c <initAnim+0xec>)
 8000e94:	60da      	str	r2, [r3, #12]
	land[4] = &land4;
 8000e96:	4b19      	ldr	r3, [pc, #100]	; (8000efc <initAnim+0xdc>)
 8000e98:	4a1d      	ldr	r2, [pc, #116]	; (8000f10 <initAnim+0xf0>)
 8000e9a:	611a      	str	r2, [r3, #16]
	land[5] = &land5;
 8000e9c:	4b17      	ldr	r3, [pc, #92]	; (8000efc <initAnim+0xdc>)
 8000e9e:	4a1d      	ldr	r2, [pc, #116]	; (8000f14 <initAnim+0xf4>)
 8000ea0:	615a      	str	r2, [r3, #20]
	land[6] = &land6;
 8000ea2:	4b16      	ldr	r3, [pc, #88]	; (8000efc <initAnim+0xdc>)
 8000ea4:	4a1c      	ldr	r2, [pc, #112]	; (8000f18 <initAnim+0xf8>)
 8000ea6:	619a      	str	r2, [r3, #24]
	/*
	shoot[0];
	damaged[0];
	death[0];
	*/
}
 8000ea8:	bf00      	nop
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr
 8000eb0:	20000a10 	.word	0x20000a10
 8000eb4:	0800e1c8 	.word	0x0800e1c8
 8000eb8:	20000a00 	.word	0x20000a00
 8000ebc:	0800e7a4 	.word	0x0800e7a4
 8000ec0:	0800ed80 	.word	0x0800ed80
 8000ec4:	0800f35c 	.word	0x0800f35c
 8000ec8:	0800f938 	.word	0x0800f938
 8000ecc:	20000a14 	.word	0x20000a14
 8000ed0:	0800ff14 	.word	0x0800ff14
 8000ed4:	080104f0 	.word	0x080104f0
 8000ed8:	08010acc 	.word	0x08010acc
 8000edc:	080110a8 	.word	0x080110a8
 8000ee0:	20000a24 	.word	0x20000a24
 8000ee4:	08011684 	.word	0x08011684
 8000ee8:	08011c60 	.word	0x08011c60
 8000eec:	0801223c 	.word	0x0801223c
 8000ef0:	08012818 	.word	0x08012818
 8000ef4:	08012df4 	.word	0x08012df4
 8000ef8:	080133d0 	.word	0x080133d0
 8000efc:	20000a3c 	.word	0x20000a3c
 8000f00:	080139ac 	.word	0x080139ac
 8000f04:	08013f88 	.word	0x08013f88
 8000f08:	08014564 	.word	0x08014564
 8000f0c:	08014b40 	.word	0x08014b40
 8000f10:	0801511c 	.word	0x0801511c
 8000f14:	080156f8 	.word	0x080156f8
 8000f18:	08015cd4 	.word	0x08015cd4

08000f1c <stateMachine_animation>:
 * @brief Renvoie le pointeur de l'animation voulue
 * @param animation recherche
 * @retval pointeur vers l'image de l'animation
 */
uint16_t *  stateMachine_animation(playerStatus_e state)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	71fb      	strb	r3, [r7, #7]
	static playerStatus_e prev_state;
	uint16_t * anim;
	switch(state)
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	2b07      	cmp	r3, #7
 8000f2a:	f200 80a1 	bhi.w	8001070 <stateMachine_animation+0x154>
 8000f2e:	a201      	add	r2, pc, #4	; (adr r2, 8000f34 <stateMachine_animation+0x18>)
 8000f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f34:	08000f55 	.word	0x08000f55
 8000f38:	08000f6d 	.word	0x08000f6d
 8000f3c:	08000fa7 	.word	0x08000fa7
 8000f40:	08000fe1 	.word	0x08000fe1
 8000f44:	0800101b 	.word	0x0800101b
 8000f48:	08001047 	.word	0x08001047
 8000f4c:	08001055 	.word	0x08001055
 8000f50:	08001063 	.word	0x08001063
	{
		case IDLE:
			if(prev_state != state)
 8000f54:	4b51      	ldr	r3, [pc, #324]	; (800109c <stateMachine_animation+0x180>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	79fa      	ldrb	r2, [r7, #7]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	d002      	beq.n	8000f64 <stateMachine_animation+0x48>
				indexAnim = 0;
 8000f5e:	4b50      	ldr	r3, [pc, #320]	; (80010a0 <stateMachine_animation+0x184>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	701a      	strb	r2, [r3, #0]
			anim = idle[0];
 8000f64:	4b4f      	ldr	r3, [pc, #316]	; (80010a4 <stateMachine_animation+0x188>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	60fb      	str	r3, [r7, #12]
			break;
 8000f6a:	e08d      	b.n	8001088 <stateMachine_animation+0x16c>

		case RUN:
			if(prev_state != state)
 8000f6c:	4b4b      	ldr	r3, [pc, #300]	; (800109c <stateMachine_animation+0x180>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	79fa      	ldrb	r2, [r7, #7]
 8000f72:	429a      	cmp	r2, r3
 8000f74:	d002      	beq.n	8000f7c <stateMachine_animation+0x60>
				indexAnim = 0;
 8000f76:	4b4a      	ldr	r3, [pc, #296]	; (80010a0 <stateMachine_animation+0x184>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	701a      	strb	r2, [r3, #0]
			anim = run[indexAnim];
 8000f7c:	4b48      	ldr	r3, [pc, #288]	; (80010a0 <stateMachine_animation+0x184>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	461a      	mov	r2, r3
 8000f82:	4b49      	ldr	r3, [pc, #292]	; (80010a8 <stateMachine_animation+0x18c>)
 8000f84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f88:	60fb      	str	r3, [r7, #12]
			indexAnim++;
 8000f8a:	4b45      	ldr	r3, [pc, #276]	; (80010a0 <stateMachine_animation+0x184>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	b2da      	uxtb	r2, r3
 8000f92:	4b43      	ldr	r3, [pc, #268]	; (80010a0 <stateMachine_animation+0x184>)
 8000f94:	701a      	strb	r2, [r3, #0]
			if(indexAnim > 3)
 8000f96:	4b42      	ldr	r3, [pc, #264]	; (80010a0 <stateMachine_animation+0x184>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	2b03      	cmp	r3, #3
 8000f9c:	d96f      	bls.n	800107e <stateMachine_animation+0x162>
				indexAnim = 0;
 8000f9e:	4b40      	ldr	r3, [pc, #256]	; (80010a0 <stateMachine_animation+0x184>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	701a      	strb	r2, [r3, #0]
			break;
 8000fa4:	e06b      	b.n	800107e <stateMachine_animation+0x162>

		case JUMP:
			if(prev_state != state)
 8000fa6:	4b3d      	ldr	r3, [pc, #244]	; (800109c <stateMachine_animation+0x180>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	79fa      	ldrb	r2, [r7, #7]
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d002      	beq.n	8000fb6 <stateMachine_animation+0x9a>
				indexAnim = 0;
 8000fb0:	4b3b      	ldr	r3, [pc, #236]	; (80010a0 <stateMachine_animation+0x184>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	701a      	strb	r2, [r3, #0]
			anim = jump[indexAnim];
 8000fb6:	4b3a      	ldr	r3, [pc, #232]	; (80010a0 <stateMachine_animation+0x184>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	461a      	mov	r2, r3
 8000fbc:	4b3b      	ldr	r3, [pc, #236]	; (80010ac <stateMachine_animation+0x190>)
 8000fbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fc2:	60fb      	str	r3, [r7, #12]
			indexAnim++;
 8000fc4:	4b36      	ldr	r3, [pc, #216]	; (80010a0 <stateMachine_animation+0x184>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	b2da      	uxtb	r2, r3
 8000fcc:	4b34      	ldr	r3, [pc, #208]	; (80010a0 <stateMachine_animation+0x184>)
 8000fce:	701a      	strb	r2, [r3, #0]
			if(indexAnim > 3)
 8000fd0:	4b33      	ldr	r3, [pc, #204]	; (80010a0 <stateMachine_animation+0x184>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	2b03      	cmp	r3, #3
 8000fd6:	d954      	bls.n	8001082 <stateMachine_animation+0x166>
				indexAnim = 2;
 8000fd8:	4b31      	ldr	r3, [pc, #196]	; (80010a0 <stateMachine_animation+0x184>)
 8000fda:	2202      	movs	r2, #2
 8000fdc:	701a      	strb	r2, [r3, #0]
			break;
 8000fde:	e050      	b.n	8001082 <stateMachine_animation+0x166>

		case FALL:
			if(prev_state != state)
 8000fe0:	4b2e      	ldr	r3, [pc, #184]	; (800109c <stateMachine_animation+0x180>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	79fa      	ldrb	r2, [r7, #7]
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	d002      	beq.n	8000ff0 <stateMachine_animation+0xd4>
				indexAnim = 0;
 8000fea:	4b2d      	ldr	r3, [pc, #180]	; (80010a0 <stateMachine_animation+0x184>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	701a      	strb	r2, [r3, #0]
			anim = fall[indexAnim];
 8000ff0:	4b2b      	ldr	r3, [pc, #172]	; (80010a0 <stateMachine_animation+0x184>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	4b2e      	ldr	r3, [pc, #184]	; (80010b0 <stateMachine_animation+0x194>)
 8000ff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ffc:	60fb      	str	r3, [r7, #12]
			indexAnim++;
 8000ffe:	4b28      	ldr	r3, [pc, #160]	; (80010a0 <stateMachine_animation+0x184>)
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	3301      	adds	r3, #1
 8001004:	b2da      	uxtb	r2, r3
 8001006:	4b26      	ldr	r3, [pc, #152]	; (80010a0 <stateMachine_animation+0x184>)
 8001008:	701a      	strb	r2, [r3, #0]
			if(indexAnim > 5)
 800100a:	4b25      	ldr	r3, [pc, #148]	; (80010a0 <stateMachine_animation+0x184>)
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	2b05      	cmp	r3, #5
 8001010:	d939      	bls.n	8001086 <stateMachine_animation+0x16a>
				indexAnim = 4;
 8001012:	4b23      	ldr	r3, [pc, #140]	; (80010a0 <stateMachine_animation+0x184>)
 8001014:	2204      	movs	r2, #4
 8001016:	701a      	strb	r2, [r3, #0]
			break;
 8001018:	e035      	b.n	8001086 <stateMachine_animation+0x16a>
		
		case LAND:
			if(prev_state != state)
 800101a:	4b20      	ldr	r3, [pc, #128]	; (800109c <stateMachine_animation+0x180>)
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	79fa      	ldrb	r2, [r7, #7]
 8001020:	429a      	cmp	r2, r3
 8001022:	d002      	beq.n	800102a <stateMachine_animation+0x10e>
				indexAnim = 0;
 8001024:	4b1e      	ldr	r3, [pc, #120]	; (80010a0 <stateMachine_animation+0x184>)
 8001026:	2200      	movs	r2, #0
 8001028:	701a      	strb	r2, [r3, #0]
			anim = land[indexAnim];
 800102a:	4b1d      	ldr	r3, [pc, #116]	; (80010a0 <stateMachine_animation+0x184>)
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	461a      	mov	r2, r3
 8001030:	4b20      	ldr	r3, [pc, #128]	; (80010b4 <stateMachine_animation+0x198>)
 8001032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001036:	60fb      	str	r3, [r7, #12]
			indexAnim++;
 8001038:	4b19      	ldr	r3, [pc, #100]	; (80010a0 <stateMachine_animation+0x184>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	3301      	adds	r3, #1
 800103e:	b2da      	uxtb	r2, r3
 8001040:	4b17      	ldr	r3, [pc, #92]	; (80010a0 <stateMachine_animation+0x184>)
 8001042:	701a      	strb	r2, [r3, #0]
			//mettre state  IDLE
			break;
 8001044:	e020      	b.n	8001088 <stateMachine_animation+0x16c>

		case SHOOT:
			anim = idle[0];
 8001046:	4b17      	ldr	r3, [pc, #92]	; (80010a4 <stateMachine_animation+0x188>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	60fb      	str	r3, [r7, #12]
			indexAnim = 0;
 800104c:	4b14      	ldr	r3, [pc, #80]	; (80010a0 <stateMachine_animation+0x184>)
 800104e:	2200      	movs	r2, #0
 8001050:	701a      	strb	r2, [r3, #0]
			break;
 8001052:	e019      	b.n	8001088 <stateMachine_animation+0x16c>

		case DAMAGED:
			anim = idle[0];
 8001054:	4b13      	ldr	r3, [pc, #76]	; (80010a4 <stateMachine_animation+0x188>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	60fb      	str	r3, [r7, #12]
			indexAnim = 0;
 800105a:	4b11      	ldr	r3, [pc, #68]	; (80010a0 <stateMachine_animation+0x184>)
 800105c:	2200      	movs	r2, #0
 800105e:	701a      	strb	r2, [r3, #0]
			break;
 8001060:	e012      	b.n	8001088 <stateMachine_animation+0x16c>

		case DEATH:
			anim = idle[0];
 8001062:	4b10      	ldr	r3, [pc, #64]	; (80010a4 <stateMachine_animation+0x188>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	60fb      	str	r3, [r7, #12]
			indexAnim = 0;
 8001068:	4b0d      	ldr	r3, [pc, #52]	; (80010a0 <stateMachine_animation+0x184>)
 800106a:	2200      	movs	r2, #0
 800106c:	701a      	strb	r2, [r3, #0]
			break;
 800106e:	e00b      	b.n	8001088 <stateMachine_animation+0x16c>

		default:
			anim = idle[0];
 8001070:	4b0c      	ldr	r3, [pc, #48]	; (80010a4 <stateMachine_animation+0x188>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	60fb      	str	r3, [r7, #12]
			indexAnim = 0;
 8001076:	4b0a      	ldr	r3, [pc, #40]	; (80010a0 <stateMachine_animation+0x184>)
 8001078:	2200      	movs	r2, #0
 800107a:	701a      	strb	r2, [r3, #0]
			break;
 800107c:	e004      	b.n	8001088 <stateMachine_animation+0x16c>
			break;
 800107e:	bf00      	nop
 8001080:	e002      	b.n	8001088 <stateMachine_animation+0x16c>
			break;
 8001082:	bf00      	nop
 8001084:	e000      	b.n	8001088 <stateMachine_animation+0x16c>
			break;
 8001086:	bf00      	nop
	}
	prev_state = state;
 8001088:	4a04      	ldr	r2, [pc, #16]	; (800109c <stateMachine_animation+0x180>)
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	7013      	strb	r3, [r2, #0]
	return anim;
 800108e:	68fb      	ldr	r3, [r7, #12]
}
 8001090:	4618      	mov	r0, r3
 8001092:	3714      	adds	r7, #20
 8001094:	46bd      	mov	sp, r7
 8001096:	bc80      	pop	{r7}
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	20000a58 	.word	0x20000a58
 80010a0:	200009fc 	.word	0x200009fc
 80010a4:	20000a10 	.word	0x20000a10
 80010a8:	20000a00 	.word	0x20000a00
 80010ac:	20000a14 	.word	0x20000a14
 80010b0:	20000a24 	.word	0x20000a24
 80010b4:	20000a3c 	.word	0x20000a3c

080010b8 <process_display_ms>:

/*
 * @brief Met  jour l'affichage
 */
void process_display_ms(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
	static volatile uint32_t t_FPS = 30;
	if(t_FPS)
 80010bc:	4b09      	ldr	r3, [pc, #36]	; (80010e4 <process_display_ms+0x2c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d004      	beq.n	80010ce <process_display_ms+0x16>
		t_FPS--;
 80010c4:	4b07      	ldr	r3, [pc, #28]	; (80010e4 <process_display_ms+0x2c>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	3b01      	subs	r3, #1
 80010ca:	4a06      	ldr	r2, [pc, #24]	; (80010e4 <process_display_ms+0x2c>)
 80010cc:	6013      	str	r3, [r2, #0]
	if(t_FPS <= 0){
 80010ce:	4b05      	ldr	r3, [pc, #20]	; (80010e4 <process_display_ms+0x2c>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d104      	bne.n	80010e0 <process_display_ms+0x28>
		t_FPS = 30;
 80010d6:	4b03      	ldr	r3, [pc, #12]	; (80010e4 <process_display_ms+0x2c>)
 80010d8:	221e      	movs	r2, #30
 80010da:	601a      	str	r2, [r3, #0]
		display_update();
 80010dc:	f000 f88a 	bl	80011f4 <display_update>
	}
}
 80010e0:	bf00      	nop
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20000000 	.word	0x20000000

080010e8 <process_updatePlayer_ms>:

/*
 * @brief Met  jour la position du joueur
 */
void process_updatePlayer_ms(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
	static volatile uint32_t t_input = 0;
	if(t_input)
 80010ec:	4b09      	ldr	r3, [pc, #36]	; (8001114 <process_updatePlayer_ms+0x2c>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d004      	beq.n	80010fe <process_updatePlayer_ms+0x16>
		t_input--;
 80010f4:	4b07      	ldr	r3, [pc, #28]	; (8001114 <process_updatePlayer_ms+0x2c>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	3b01      	subs	r3, #1
 80010fa:	4a06      	ldr	r2, [pc, #24]	; (8001114 <process_updatePlayer_ms+0x2c>)
 80010fc:	6013      	str	r3, [r2, #0]
	if(t_input <= 0){
 80010fe:	4b05      	ldr	r3, [pc, #20]	; (8001114 <process_updatePlayer_ms+0x2c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d104      	bne.n	8001110 <process_updatePlayer_ms+0x28>
		t_input = 20;
 8001106:	4b03      	ldr	r3, [pc, #12]	; (8001114 <process_updatePlayer_ms+0x2c>)
 8001108:	2214      	movs	r2, #20
 800110a:	601a      	str	r2, [r3, #0]
		updatePlayer();
 800110c:	f000 fece 	bl	8001eac <updatePlayer>
	}
}
 8001110:	bf00      	nop
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000a5c 	.word	0x20000a5c

08001118 <process_updateCD_ms>:

/*
 * @brief Met  jour les cooldowns du joueur
 */
void process_updateCD_ms(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
	static volatile uint16_t t_jumpCD = 0;
	static volatile uint16_t t_shootCD = 0;
	if(getCooldown()->hasJumped){
 800111c:	f000 f8e4 	bl	80012e8 <getCooldown>
 8001120:	4603      	mov	r3, r0
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d018      	beq.n	800115a <process_updateCD_ms+0x42>
		if(t_jumpCD < getCooldown()->jumpCD)
 8001128:	f000 f8de 	bl	80012e8 <getCooldown>
 800112c:	4603      	mov	r3, r0
 800112e:	885a      	ldrh	r2, [r3, #2]
 8001130:	4b0b      	ldr	r3, [pc, #44]	; (8001160 <process_updateCD_ms+0x48>)
 8001132:	881b      	ldrh	r3, [r3, #0]
 8001134:	b29b      	uxth	r3, r3
 8001136:	429a      	cmp	r2, r3
 8001138:	d907      	bls.n	800114a <process_updateCD_ms+0x32>
			t_jumpCD++;
 800113a:	4b09      	ldr	r3, [pc, #36]	; (8001160 <process_updateCD_ms+0x48>)
 800113c:	881b      	ldrh	r3, [r3, #0]
 800113e:	b29b      	uxth	r3, r3
 8001140:	3301      	adds	r3, #1
 8001142:	b29a      	uxth	r2, r3
 8001144:	4b06      	ldr	r3, [pc, #24]	; (8001160 <process_updateCD_ms+0x48>)
 8001146:	801a      	strh	r2, [r3, #0]
			getCooldown()->hasShot = false;
			t_shootCD = 0;
		}
	}
	*/
}
 8001148:	e007      	b.n	800115a <process_updateCD_ms+0x42>
			getCooldown()->hasJumped = false;
 800114a:	f000 f8cd 	bl	80012e8 <getCooldown>
 800114e:	4603      	mov	r3, r0
 8001150:	2200      	movs	r2, #0
 8001152:	701a      	strb	r2, [r3, #0]
			t_jumpCD = 0;
 8001154:	4b02      	ldr	r3, [pc, #8]	; (8001160 <process_updateCD_ms+0x48>)
 8001156:	2200      	movs	r2, #0
 8001158:	801a      	strh	r2, [r3, #0]
}
 800115a:	bf00      	nop
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20000a60 	.word	0x20000a60

08001164 <main>:

int main(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
	HAL_Init();
 8001168:	f003 fb1e 	bl	80047a8 <HAL_Init>
	//SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);

	//On ajoute la fonction process_ms  la liste des fonctions appeles automatiquement chaque ms par la routine d'interruption du priphrique SYSTICK
	//Systick_add_callback_function(&process_ms);

	UART_init(UART2_ID,115200);
 800116c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8001170:	2001      	movs	r0, #1
 8001172:	f002 f991 	bl	8003498 <UART_init>
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8001176:	2201      	movs	r2, #1
 8001178:	2101      	movs	r1, #1
 800117a:	2001      	movs	r0, #1
 800117c:	f001 fd6a 	bl	8002c54 <SYS_set_std_usart>

	//Initialisation de l'ADC
	ADC_init();
 8001180:	f000 ffdc 	bl	800213c <ADC_init>

	//Initialisation de l'cran tft
	ILI9341_Init();
 8001184:	f002 ff48 	bl	8004018 <ILI9341_Init>
	ILI9341_Rotate(ILI9341_Orientation_Landscape_2);
 8001188:	2003      	movs	r0, #3
 800118a:	f003 f9c7 	bl	800451c <ILI9341_Rotate>
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 800118e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001192:	f003 f94d 	bl	8004430 <ILI9341_Fill>
	//initialisation du tactile
	XPT2046_init();
 8001196:	f003 faa3 	bl	80046e0 <XPT2046_init>

		static int16_t static_x,static_y;
		int16_t x, y;

		static state_e state = INIT;
		switch(state)
 800119a:	4b12      	ldr	r3, [pc, #72]	; (80011e4 <main+0x80>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d019      	beq.n	80011d6 <main+0x72>
 80011a2:	2b02      	cmp	r3, #2
 80011a4:	dc19      	bgt.n	80011da <main+0x76>
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d002      	beq.n	80011b0 <main+0x4c>
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d017      	beq.n	80011de <main+0x7a>
				//updatePlayer();

				break;

			default:
				break;
 80011ae:	e014      	b.n	80011da <main+0x76>
				initMap();		//Initialisation de la map
 80011b0:	f000 f828 	bl	8001204 <initMap>
				initPlayer();	//Initialisation du joueur
 80011b4:	f000 f8ba 	bl	800132c <initPlayer>
				initAnim();		//Inialisation des animations
 80011b8:	f7ff fe32 	bl	8000e20 <initAnim>
				Systick_add_callback_function(&process_display_ms);
 80011bc:	480a      	ldr	r0, [pc, #40]	; (80011e8 <main+0x84>)
 80011be:	f002 ff01 	bl	8003fc4 <Systick_add_callback_function>
				Systick_add_callback_function(&process_updatePlayer_ms);
 80011c2:	480a      	ldr	r0, [pc, #40]	; (80011ec <main+0x88>)
 80011c4:	f002 fefe 	bl	8003fc4 <Systick_add_callback_function>
				Systick_add_callback_function(&process_updateCD_ms);
 80011c8:	4809      	ldr	r0, [pc, #36]	; (80011f0 <main+0x8c>)
 80011ca:	f002 fefb 	bl	8003fc4 <Systick_add_callback_function>
				state = PLAY;
 80011ce:	4b05      	ldr	r3, [pc, #20]	; (80011e4 <main+0x80>)
 80011d0:	2202      	movs	r2, #2
 80011d2:	701a      	strb	r2, [r3, #0]
				break;
 80011d4:	e004      	b.n	80011e0 <main+0x7c>
				break;
 80011d6:	bf00      	nop
 80011d8:	e7df      	b.n	800119a <main+0x36>
				break;
 80011da:	bf00      	nop
 80011dc:	e7dd      	b.n	800119a <main+0x36>
				break;
 80011de:	bf00      	nop
	while(1){
 80011e0:	e7db      	b.n	800119a <main+0x36>
 80011e2:	bf00      	nop
 80011e4:	20000a62 	.word	0x20000a62
 80011e8:	080010b9 	.word	0x080010b9
 80011ec:	080010e9 	.word	0x080010e9
 80011f0:	08001119 	.word	0x08001119

080011f4 <display_update>:

/*
 * @brief Affiche les lments du jeu
 */
void display_update(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
	// background
	// obstacles
	drawGround();////////////////////
 80011f8:	f000 fed2 	bl	8001fa0 <drawGround>
	// player
	drawPlayer();
 80011fc:	f000 fdee 	bl	8001ddc <drawPlayer>
	// enemies
	// bullets 
}
 8001200:	bf00      	nop
 8001202:	bd80      	pop	{r7, pc}

08001204 <initMap>:
};

/*
 * @brief 	Initialize the virtual map
 */
void initMap(void){
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
    settings.width = 320;
 800120a:	4b2f      	ldr	r3, [pc, #188]	; (80012c8 <initMap+0xc4>)
 800120c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001210:	801a      	strh	r2, [r3, #0]
    settings.height = 240;
 8001212:	4b2d      	ldr	r3, [pc, #180]	; (80012c8 <initMap+0xc4>)
 8001214:	22f0      	movs	r2, #240	; 0xf0
 8001216:	805a      	strh	r2, [r3, #2]
    for(uint16_t y=0; y<settings.height/10; y++){
 8001218:	2300      	movs	r3, #0
 800121a:	80fb      	strh	r3, [r7, #6]
 800121c:	e034      	b.n	8001288 <initMap+0x84>
        for(uint16_t x=0; x<settings.width/10; x++){
 800121e:	2300      	movs	r3, #0
 8001220:	80bb      	strh	r3, [r7, #4]
 8001222:	e024      	b.n	800126e <initMap+0x6a>
            if(map[y][x] == 1){
 8001224:	88fa      	ldrh	r2, [r7, #6]
 8001226:	88bb      	ldrh	r3, [r7, #4]
 8001228:	4928      	ldr	r1, [pc, #160]	; (80012cc <initMap+0xc8>)
 800122a:	0152      	lsls	r2, r2, #5
 800122c:	4413      	add	r3, r2
 800122e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001232:	2b01      	cmp	r3, #1
 8001234:	d018      	beq.n	8001268 <initMap+0x64>
                //createTile(x*10,y*10,10,10);
            }
            else if(map[y][x] == 5){
 8001236:	88fa      	ldrh	r2, [r7, #6]
 8001238:	88bb      	ldrh	r3, [r7, #4]
 800123a:	4924      	ldr	r1, [pc, #144]	; (80012cc <initMap+0xc8>)
 800123c:	0152      	lsls	r2, r2, #5
 800123e:	4413      	add	r3, r2
 8001240:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001244:	2b05      	cmp	r3, #5
 8001246:	d10f      	bne.n	8001268 <initMap+0x64>
                setPosPlayer(x*10, y*10);
 8001248:	88bb      	ldrh	r3, [r7, #4]
 800124a:	461a      	mov	r2, r3
 800124c:	0092      	lsls	r2, r2, #2
 800124e:	4413      	add	r3, r2
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	88fb      	ldrh	r3, [r7, #6]
 8001256:	4619      	mov	r1, r3
 8001258:	0089      	lsls	r1, r1, #2
 800125a:	440b      	add	r3, r1
 800125c:	005b      	lsls	r3, r3, #1
 800125e:	b29b      	uxth	r3, r3
 8001260:	4619      	mov	r1, r3
 8001262:	4610      	mov	r0, r2
 8001264:	f000 f84a 	bl	80012fc <setPosPlayer>
        for(uint16_t x=0; x<settings.width/10; x++){
 8001268:	88bb      	ldrh	r3, [r7, #4]
 800126a:	3301      	adds	r3, #1
 800126c:	80bb      	strh	r3, [r7, #4]
 800126e:	4b16      	ldr	r3, [pc, #88]	; (80012c8 <initMap+0xc4>)
 8001270:	881b      	ldrh	r3, [r3, #0]
 8001272:	4a17      	ldr	r2, [pc, #92]	; (80012d0 <initMap+0xcc>)
 8001274:	fba2 2303 	umull	r2, r3, r2, r3
 8001278:	08db      	lsrs	r3, r3, #3
 800127a:	b29b      	uxth	r3, r3
 800127c:	88ba      	ldrh	r2, [r7, #4]
 800127e:	429a      	cmp	r2, r3
 8001280:	d3d0      	bcc.n	8001224 <initMap+0x20>
    for(uint16_t y=0; y<settings.height/10; y++){
 8001282:	88fb      	ldrh	r3, [r7, #6]
 8001284:	3301      	adds	r3, #1
 8001286:	80fb      	strh	r3, [r7, #6]
 8001288:	4b0f      	ldr	r3, [pc, #60]	; (80012c8 <initMap+0xc4>)
 800128a:	885b      	ldrh	r3, [r3, #2]
 800128c:	4a10      	ldr	r2, [pc, #64]	; (80012d0 <initMap+0xcc>)
 800128e:	fba2 2303 	umull	r2, r3, r2, r3
 8001292:	08db      	lsrs	r3, r3, #3
 8001294:	b29b      	uxth	r3, r3
 8001296:	88fa      	ldrh	r2, [r7, #6]
 8001298:	429a      	cmp	r2, r3
 800129a:	d3c0      	bcc.n	800121e <initMap+0x1a>
            }
        }
    }
    createTile(40,200,75,15);
 800129c:	230f      	movs	r3, #15
 800129e:	224b      	movs	r2, #75	; 0x4b
 80012a0:	21c8      	movs	r1, #200	; 0xc8
 80012a2:	2028      	movs	r0, #40	; 0x28
 80012a4:	f000 fe22 	bl	8001eec <createTile>
    createTile(115,170,30,45);
 80012a8:	232d      	movs	r3, #45	; 0x2d
 80012aa:	221e      	movs	r2, #30
 80012ac:	21aa      	movs	r1, #170	; 0xaa
 80012ae:	2073      	movs	r0, #115	; 0x73
 80012b0:	f000 fe1c 	bl	8001eec <createTile>
    createTile(145,155,75,15);
 80012b4:	230f      	movs	r3, #15
 80012b6:	224b      	movs	r2, #75	; 0x4b
 80012b8:	219b      	movs	r1, #155	; 0x9b
 80012ba:	2091      	movs	r0, #145	; 0x91
 80012bc:	f000 fe16 	bl	8001eec <createTile>
}
 80012c0:	bf00      	nop
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	20001a4c 	.word	0x20001a4c
 80012cc:	080162b0 	.word	0x080162b0
 80012d0:	cccccccd 	.word	0xcccccccd

080012d4 <getMapSettings>:

settings_t * getMapSettings(void){
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
    return &settings;
 80012d8:	4b02      	ldr	r3, [pc, #8]	; (80012e4 <getMapSettings+0x10>)
}
 80012da:	4618      	mov	r0, r3
 80012dc:	46bd      	mov	sp, r7
 80012de:	bc80      	pop	{r7}
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	20001a4c 	.word	0x20001a4c

080012e8 <getCooldown>:
/*
 * @brief 	Getter for the cooldowns of the player
 * @retval 	cooldown_t
 */
cooldown_t * getCooldown(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
	return &cooldown;
 80012ec:	4b02      	ldr	r3, [pc, #8]	; (80012f8 <getCooldown+0x10>)
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bc80      	pop	{r7}
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	20000a84 	.word	0x20000a84

080012fc <setPosPlayer>:
 * @brief 	Set the position of the player
 * @param 	x: x position
 * @param 	y: y position
 */
void setPosPlayer(uint16_t x, uint16_t y)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	460a      	mov	r2, r1
 8001306:	80fb      	strh	r3, [r7, #6]
 8001308:	4613      	mov	r3, r2
 800130a:	80bb      	strh	r3, [r7, #4]
	player.pos_x = x;
 800130c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001310:	4b05      	ldr	r3, [pc, #20]	; (8001328 <setPosPlayer+0x2c>)
 8001312:	805a      	strh	r2, [r3, #2]
	player.pos_y = y;
 8001314:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001318:	4b03      	ldr	r3, [pc, #12]	; (8001328 <setPosPlayer+0x2c>)
 800131a:	809a      	strh	r2, [r3, #4]
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	20000a64 	.word	0x20000a64

0800132c <initPlayer>:

/*
 * @brief 	Initialise les attributs du joueurs
 */
void initPlayer(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
	//Init player
	player.prev_pos_x = player.pos_x;
 8001330:	4b28      	ldr	r3, [pc, #160]	; (80013d4 <initPlayer+0xa8>)
 8001332:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001336:	4b27      	ldr	r3, [pc, #156]	; (80013d4 <initPlayer+0xa8>)
 8001338:	80da      	strh	r2, [r3, #6]
	player.prev_pos_y = player.pos_y;
 800133a:	4b26      	ldr	r3, [pc, #152]	; (80013d4 <initPlayer+0xa8>)
 800133c:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001340:	4b24      	ldr	r3, [pc, #144]	; (80013d4 <initPlayer+0xa8>)
 8001342:	811a      	strh	r2, [r3, #8]
	player.width = 25;
 8001344:	4b23      	ldr	r3, [pc, #140]	; (80013d4 <initPlayer+0xa8>)
 8001346:	2219      	movs	r2, #25
 8001348:	729a      	strb	r2, [r3, #10]
	player.height = 30;
 800134a:	4b22      	ldr	r3, [pc, #136]	; (80013d4 <initPlayer+0xa8>)
 800134c:	221e      	movs	r2, #30
 800134e:	72da      	strb	r2, [r3, #11]
	player.speed_x = 0;
 8001350:	4b20      	ldr	r3, [pc, #128]	; (80013d4 <initPlayer+0xa8>)
 8001352:	2200      	movs	r2, #0
 8001354:	731a      	strb	r2, [r3, #12]
	player.speed_y = 0;
 8001356:	4b1f      	ldr	r3, [pc, #124]	; (80013d4 <initPlayer+0xa8>)
 8001358:	2200      	movs	r2, #0
 800135a:	735a      	strb	r2, [r3, #13]
	player.health = 50;
 800135c:	4b1d      	ldr	r3, [pc, #116]	; (80013d4 <initPlayer+0xa8>)
 800135e:	2232      	movs	r2, #50	; 0x32
 8001360:	739a      	strb	r2, [r3, #14]
	//Init hitbox
	player.hitbox_pos[0] = (int16_t)(player.pos_x + 5);
 8001362:	4b1c      	ldr	r3, [pc, #112]	; (80013d4 <initPlayer+0xa8>)
 8001364:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001368:	b29b      	uxth	r3, r3
 800136a:	3305      	adds	r3, #5
 800136c:	b29b      	uxth	r3, r3
 800136e:	b21a      	sxth	r2, r3
 8001370:	4b18      	ldr	r3, [pc, #96]	; (80013d4 <initPlayer+0xa8>)
 8001372:	821a      	strh	r2, [r3, #16]
	player.hitbox_pos[1] = (int16_t)(player.pos_y + 10);
 8001374:	4b17      	ldr	r3, [pc, #92]	; (80013d4 <initPlayer+0xa8>)
 8001376:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800137a:	b29b      	uxth	r3, r3
 800137c:	330a      	adds	r3, #10
 800137e:	b29b      	uxth	r3, r3
 8001380:	b21a      	sxth	r2, r3
 8001382:	4b14      	ldr	r3, [pc, #80]	; (80013d4 <initPlayer+0xa8>)
 8001384:	825a      	strh	r2, [r3, #18]
	player.hitbox_width = (int8_t)(player.width - 10);
 8001386:	4b13      	ldr	r3, [pc, #76]	; (80013d4 <initPlayer+0xa8>)
 8001388:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800138c:	b2db      	uxtb	r3, r3
 800138e:	3b0a      	subs	r3, #10
 8001390:	b2db      	uxtb	r3, r3
 8001392:	b25a      	sxtb	r2, r3
 8001394:	4b0f      	ldr	r3, [pc, #60]	; (80013d4 <initPlayer+0xa8>)
 8001396:	751a      	strb	r2, [r3, #20]
	player.hitbox_height = (int8_t)(player.height - 5);
 8001398:	4b0e      	ldr	r3, [pc, #56]	; (80013d4 <initPlayer+0xa8>)
 800139a:	f993 300b 	ldrsb.w	r3, [r3, #11]
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	3b05      	subs	r3, #5
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	b25a      	sxtb	r2, r3
 80013a6:	4b0b      	ldr	r3, [pc, #44]	; (80013d4 <initPlayer+0xa8>)
 80013a8:	755a      	strb	r2, [r3, #21]
	//Init physical status
	physStatus.onGround, physStatus.onCeiling, physStatus.onLeft, physStatus.onRight = false;
 80013aa:	4b0b      	ldr	r3, [pc, #44]	; (80013d8 <initPlayer+0xac>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	70da      	strb	r2, [r3, #3]
	//Init cooldowns
	cooldown.hasJumped, cooldown.hasShot = false;
 80013b0:	4b0a      	ldr	r3, [pc, #40]	; (80013dc <initPlayer+0xb0>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	711a      	strb	r2, [r3, #4]
	cooldown.jumpCD = 100;
 80013b6:	4b09      	ldr	r3, [pc, #36]	; (80013dc <initPlayer+0xb0>)
 80013b8:	2264      	movs	r2, #100	; 0x64
 80013ba:	805a      	strh	r2, [r3, #2]
	cooldown.shootCD =500;
 80013bc:	4b07      	ldr	r3, [pc, #28]	; (80013dc <initPlayer+0xb0>)
 80013be:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80013c2:	80da      	strh	r2, [r3, #6]
	//Init player status
	playerStatus = IDLE;
 80013c4:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <initPlayer+0xb4>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	701a      	strb	r2, [r3, #0]
}
 80013ca:	bf00      	nop
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bc80      	pop	{r7}
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	20000a64 	.word	0x20000a64
 80013d8:	20000a7c 	.word	0x20000a7c
 80013dc:	20000a84 	.word	0x20000a84
 80013e0:	20000a80 	.word	0x20000a80

080013e4 <update_playerMovement>:

/*
 * @brief 	Method to update player position
 */
void update_playerMovement(void)
{
 80013e4:	b590      	push	{r4, r7, lr}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
	//Dplacement horizontal
 	uint16_t X = (uint16_t)ADC_getValue(ADC_JOYSTICK_X_CHANNEL);
 80013ea:	2001      	movs	r0, #1
 80013ec:	f000 ff4a 	bl	8002284 <ADC_getValue>
 80013f0:	4603      	mov	r3, r0
 80013f2:	80fb      	strh	r3, [r7, #6]
	if(X < 2000)
 80013f4:	88fb      	ldrh	r3, [r7, #6]
 80013f6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80013fa:	d212      	bcs.n	8001422 <update_playerMovement+0x3e>
	{
		player.speed_x = (int16_t)((4095-X)*6/4095);
 80013fc:	88fb      	ldrh	r3, [r7, #6]
 80013fe:	f5c3 627f 	rsb	r2, r3, #4080	; 0xff0
 8001402:	320f      	adds	r2, #15
 8001404:	4613      	mov	r3, r2
 8001406:	005b      	lsls	r3, r3, #1
 8001408:	4413      	add	r3, r2
 800140a:	005b      	lsls	r3, r3, #1
 800140c:	4a60      	ldr	r2, [pc, #384]	; (8001590 <update_playerMovement+0x1ac>)
 800140e:	fb82 1203 	smull	r1, r2, r2, r3
 8001412:	441a      	add	r2, r3
 8001414:	12d2      	asrs	r2, r2, #11
 8001416:	17db      	asrs	r3, r3, #31
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	b25a      	sxtb	r2, r3
 800141c:	4b5d      	ldr	r3, [pc, #372]	; (8001594 <update_playerMovement+0x1b0>)
 800141e:	731a      	strb	r2, [r3, #12]
 8001420:	e01a      	b.n	8001458 <update_playerMovement+0x74>
	}
	else if(X > 2120)
 8001422:	88fb      	ldrh	r3, [r7, #6]
 8001424:	f640 0248 	movw	r2, #2120	; 0x848
 8001428:	4293      	cmp	r3, r2
 800142a:	d912      	bls.n	8001452 <update_playerMovement+0x6e>
	{
		player.speed_x = -(int16_t)(X*6/4095);	//FAUDRAIT PAS METTRE CA DANS joystick.c ?????
 800142c:	88fa      	ldrh	r2, [r7, #6]
 800142e:	4613      	mov	r3, r2
 8001430:	005b      	lsls	r3, r3, #1
 8001432:	4413      	add	r3, r2
 8001434:	005b      	lsls	r3, r3, #1
 8001436:	4a56      	ldr	r2, [pc, #344]	; (8001590 <update_playerMovement+0x1ac>)
 8001438:	fb82 1203 	smull	r1, r2, r2, r3
 800143c:	441a      	add	r2, r3
 800143e:	12d2      	asrs	r2, r2, #11
 8001440:	17db      	asrs	r3, r3, #31
 8001442:	1ad3      	subs	r3, r2, r3
 8001444:	b2db      	uxtb	r3, r3
 8001446:	425b      	negs	r3, r3
 8001448:	b2db      	uxtb	r3, r3
 800144a:	b25a      	sxtb	r2, r3
 800144c:	4b51      	ldr	r3, [pc, #324]	; (8001594 <update_playerMovement+0x1b0>)
 800144e:	731a      	strb	r2, [r3, #12]
 8001450:	e002      	b.n	8001458 <update_playerMovement+0x74>
	}
	else
	{
		player.speed_x = 0;
 8001452:	4b50      	ldr	r3, [pc, #320]	; (8001594 <update_playerMovement+0x1b0>)
 8001454:	2200      	movs	r2, #0
 8001456:	731a      	strb	r2, [r3, #12]
	}
	if(!physStatus.onGround)
 8001458:	4b4f      	ldr	r3, [pc, #316]	; (8001598 <update_playerMovement+0x1b4>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	f083 0301 	eor.w	r3, r3, #1
 8001460:	b2db      	uxtb	r3, r3
 8001462:	2b00      	cmp	r3, #0
 8001464:	d002      	beq.n	800146c <update_playerMovement+0x88>
		applyGravity();
 8001466:	f000 f89d 	bl	80015a4 <applyGravity>
 800146a:	e002      	b.n	8001472 <update_playerMovement+0x8e>
	else
		player.speed_y = 0;
 800146c:	4b49      	ldr	r3, [pc, #292]	; (8001594 <update_playerMovement+0x1b0>)
 800146e:	2200      	movs	r2, #0
 8001470:	735a      	strb	r2, [r3, #13]

	if(player.hitbox_pos[1] + player.hitbox_height > 240)
 8001472:	4b48      	ldr	r3, [pc, #288]	; (8001594 <update_playerMovement+0x1b0>)
 8001474:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001478:	461a      	mov	r2, r3
 800147a:	4b46      	ldr	r3, [pc, #280]	; (8001594 <update_playerMovement+0x1b0>)
 800147c:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8001480:	4413      	add	r3, r2
 8001482:	2bf0      	cmp	r3, #240	; 0xf0
 8001484:	dd09      	ble.n	800149a <update_playerMovement+0xb6>
		player.hitbox_pos[1] = 240 - player.hitbox_height;
 8001486:	4b43      	ldr	r3, [pc, #268]	; (8001594 <update_playerMovement+0x1b0>)
 8001488:	f993 3015 	ldrsb.w	r3, [r3, #21]
 800148c:	b29b      	uxth	r3, r3
 800148e:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8001492:	b29b      	uxth	r3, r3
 8001494:	b21a      	sxth	r2, r3
 8001496:	4b3f      	ldr	r3, [pc, #252]	; (8001594 <update_playerMovement+0x1b0>)
 8001498:	825a      	strh	r2, [r3, #18]

	//Jump
	if(!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_BP_JUMP) && !cooldown.hasJumped)
 800149a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800149e:	483f      	ldr	r0, [pc, #252]	; (800159c <update_playerMovement+0x1b8>)
 80014a0:	f004 fad0 	bl	8005a44 <HAL_GPIO_ReadPin>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d108      	bne.n	80014bc <update_playerMovement+0xd8>
 80014aa:	4b3d      	ldr	r3, [pc, #244]	; (80015a0 <update_playerMovement+0x1bc>)
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	f083 0301 	eor.w	r3, r3, #1
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <update_playerMovement+0xd8>
	{
		jump();
 80014b8:	f000 f886 	bl	80015c8 <jump>
	}
	player.hitbox_pos[0] += player.speed_x;
 80014bc:	4b35      	ldr	r3, [pc, #212]	; (8001594 <update_playerMovement+0x1b0>)
 80014be:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80014c2:	b29a      	uxth	r2, r3
 80014c4:	4b33      	ldr	r3, [pc, #204]	; (8001594 <update_playerMovement+0x1b0>)
 80014c6:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	4413      	add	r3, r2
 80014ce:	b29b      	uxth	r3, r3
 80014d0:	b21a      	sxth	r2, r3
 80014d2:	4b30      	ldr	r3, [pc, #192]	; (8001594 <update_playerMovement+0x1b0>)
 80014d4:	821a      	strh	r2, [r3, #16]
	player.hitbox_pos[1] += player.speed_y;
 80014d6:	4b2f      	ldr	r3, [pc, #188]	; (8001594 <update_playerMovement+0x1b0>)
 80014d8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80014dc:	b29a      	uxth	r2, r3
 80014de:	4b2d      	ldr	r3, [pc, #180]	; (8001594 <update_playerMovement+0x1b0>)
 80014e0:	f993 300d 	ldrsb.w	r3, [r3, #13]
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	4413      	add	r3, r2
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	b21a      	sxth	r2, r3
 80014ec:	4b29      	ldr	r3, [pc, #164]	; (8001594 <update_playerMovement+0x1b0>)
 80014ee:	825a      	strh	r2, [r3, #18]

	//Limites
	if(player.hitbox_pos[0] < 5)
 80014f0:	4b28      	ldr	r3, [pc, #160]	; (8001594 <update_playerMovement+0x1b0>)
 80014f2:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80014f6:	2b04      	cmp	r3, #4
 80014f8:	dc03      	bgt.n	8001502 <update_playerMovement+0x11e>
		player.hitbox_pos[0] = 5;
 80014fa:	4b26      	ldr	r3, [pc, #152]	; (8001594 <update_playerMovement+0x1b0>)
 80014fc:	2205      	movs	r2, #5
 80014fe:	821a      	strh	r2, [r3, #16]
 8001500:	e01d      	b.n	800153e <update_playerMovement+0x15a>
	else if(player.hitbox_pos[0] + player.hitbox_width > getMapSettings()->width-5)
 8001502:	f7ff fee7 	bl	80012d4 <getMapSettings>
 8001506:	4603      	mov	r3, r0
 8001508:	881b      	ldrh	r3, [r3, #0]
 800150a:	1f1a      	subs	r2, r3, #4
 800150c:	4b21      	ldr	r3, [pc, #132]	; (8001594 <update_playerMovement+0x1b0>)
 800150e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001512:	4619      	mov	r1, r3
 8001514:	4b1f      	ldr	r3, [pc, #124]	; (8001594 <update_playerMovement+0x1b0>)
 8001516:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800151a:	440b      	add	r3, r1
 800151c:	429a      	cmp	r2, r3
 800151e:	dc0e      	bgt.n	800153e <update_playerMovement+0x15a>
		player.hitbox_pos[0] = getMapSettings()->width -5 - player.hitbox_width;	// -5 pour viter une dformation de l'image
 8001520:	f7ff fed8 	bl	80012d4 <getMapSettings>
 8001524:	4603      	mov	r3, r0
 8001526:	881a      	ldrh	r2, [r3, #0]
 8001528:	4b1a      	ldr	r3, [pc, #104]	; (8001594 <update_playerMovement+0x1b0>)
 800152a:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800152e:	b29b      	uxth	r3, r3
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	b29b      	uxth	r3, r3
 8001534:	3b05      	subs	r3, #5
 8001536:	b29b      	uxth	r3, r3
 8001538:	b21a      	sxth	r2, r3
 800153a:	4b16      	ldr	r3, [pc, #88]	; (8001594 <update_playerMovement+0x1b0>)
 800153c:	821a      	strh	r2, [r3, #16]
	if(player.hitbox_pos[1] < 0)
 800153e:	4b15      	ldr	r3, [pc, #84]	; (8001594 <update_playerMovement+0x1b0>)
 8001540:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001544:	2b00      	cmp	r3, #0
 8001546:	da03      	bge.n	8001550 <update_playerMovement+0x16c>
		player.hitbox_pos[1] = 0;
 8001548:	4b12      	ldr	r3, [pc, #72]	; (8001594 <update_playerMovement+0x1b0>)
 800154a:	2200      	movs	r2, #0
 800154c:	825a      	strh	r2, [r3, #18]
	else if(player.hitbox_pos[1] + player.hitbox_height > getMapSettings()->height)
		player.hitbox_pos[1] = getMapSettings()->height - player.hitbox_height;
} 
 800154e:	e01a      	b.n	8001586 <update_playerMovement+0x1a2>
	else if(player.hitbox_pos[1] + player.hitbox_height > getMapSettings()->height)
 8001550:	4b10      	ldr	r3, [pc, #64]	; (8001594 <update_playerMovement+0x1b0>)
 8001552:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001556:	461a      	mov	r2, r3
 8001558:	4b0e      	ldr	r3, [pc, #56]	; (8001594 <update_playerMovement+0x1b0>)
 800155a:	f993 3015 	ldrsb.w	r3, [r3, #21]
 800155e:	18d4      	adds	r4, r2, r3
 8001560:	f7ff feb8 	bl	80012d4 <getMapSettings>
 8001564:	4603      	mov	r3, r0
 8001566:	885b      	ldrh	r3, [r3, #2]
 8001568:	429c      	cmp	r4, r3
 800156a:	dd0c      	ble.n	8001586 <update_playerMovement+0x1a2>
		player.hitbox_pos[1] = getMapSettings()->height - player.hitbox_height;
 800156c:	f7ff feb2 	bl	80012d4 <getMapSettings>
 8001570:	4603      	mov	r3, r0
 8001572:	885a      	ldrh	r2, [r3, #2]
 8001574:	4b07      	ldr	r3, [pc, #28]	; (8001594 <update_playerMovement+0x1b0>)
 8001576:	f993 3015 	ldrsb.w	r3, [r3, #21]
 800157a:	b29b      	uxth	r3, r3
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	b29b      	uxth	r3, r3
 8001580:	b21a      	sxth	r2, r3
 8001582:	4b04      	ldr	r3, [pc, #16]	; (8001594 <update_playerMovement+0x1b0>)
 8001584:	825a      	strh	r2, [r3, #18]
} 
 8001586:	bf00      	nop
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	bd90      	pop	{r4, r7, pc}
 800158e:	bf00      	nop
 8001590:	80080081 	.word	0x80080081
 8001594:	20000a64 	.word	0x20000a64
 8001598:	20000a7c 	.word	0x20000a7c
 800159c:	40010800 	.word	0x40010800
 80015a0:	20000a84 	.word	0x20000a84

080015a4 <applyGravity>:

/*
 * @brief 	Apply gravity to the player
 */
void applyGravity(void){
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
	player.speed_y += 3;
 80015a8:	4b06      	ldr	r3, [pc, #24]	; (80015c4 <applyGravity+0x20>)
 80015aa:	f993 300d 	ldrsb.w	r3, [r3, #13]
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	3303      	adds	r3, #3
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	b25a      	sxtb	r2, r3
 80015b6:	4b03      	ldr	r3, [pc, #12]	; (80015c4 <applyGravity+0x20>)
 80015b8:	735a      	strb	r2, [r3, #13]
}
 80015ba:	bf00      	nop
 80015bc:	46bd      	mov	sp, r7
 80015be:	bc80      	pop	{r7}
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	20000a64 	.word	0x20000a64

080015c8 <jump>:

/*
 * @brief 	Make the player jump when the cooldown is over
 */
void jump(void){
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
	cooldown.hasJumped = true;
 80015cc:	4b04      	ldr	r3, [pc, #16]	; (80015e0 <jump+0x18>)
 80015ce:	2201      	movs	r2, #1
 80015d0:	701a      	strb	r2, [r3, #0]
	player.speed_y = -16;
 80015d2:	4b04      	ldr	r3, [pc, #16]	; (80015e4 <jump+0x1c>)
 80015d4:	22f0      	movs	r2, #240	; 0xf0
 80015d6:	735a      	strb	r2, [r3, #13]
}
 80015d8:	bf00      	nop
 80015da:	46bd      	mov	sp, r7
 80015dc:	bc80      	pop	{r7}
 80015de:	4770      	bx	lr
 80015e0:	20000a84 	.word	0x20000a84
 80015e4:	20000a64 	.word	0x20000a64

080015e8 <checkCollision>:

/*
 * @brief 	Vrifie si le joueur est en collision avec une tuile
 */
//Regarder https://jeux.developpez.com/tutoriels/theorie-des-collisions/formes-2d-simples/
void checkCollision(void){
 80015e8:	b590      	push	{r4, r7, lr}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
	tile_t * tiles = getTiles();
 80015ee:	f000 fc67 	bl	8001ec0 <getTiles>
 80015f2:	6038      	str	r0, [r7, #0]
	physStatus.onGround = false;
 80015f4:	4b8c      	ldr	r3, [pc, #560]	; (8001828 <checkCollision+0x240>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	701a      	strb	r2, [r3, #0]
	physStatus.onCeiling = false;
 80015fa:	4b8b      	ldr	r3, [pc, #556]	; (8001828 <checkCollision+0x240>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	705a      	strb	r2, [r3, #1]
	physStatus.onLeft = false;
 8001600:	4b89      	ldr	r3, [pc, #548]	; (8001828 <checkCollision+0x240>)
 8001602:	2200      	movs	r2, #0
 8001604:	709a      	strb	r2, [r3, #2]
	physStatus.onRight = false;
 8001606:	4b88      	ldr	r3, [pc, #544]	; (8001828 <checkCollision+0x240>)
 8001608:	2200      	movs	r2, #0
 800160a:	70da      	strb	r2, [r3, #3]
	for(uint8_t i=0; i<=getIndexTile(); i++)
 800160c:	2300      	movs	r3, #0
 800160e:	71fb      	strb	r3, [r7, #7]
 8001610:	e2e4      	b.n	8001bdc <checkCollision+0x5f4>
	{
		//Regarde s'il n'y a pas collision
		if((tiles[i].pos[0] >= player.hitbox_pos[0] + player.hitbox_width)    	// trop  droite
 8001612:	79fa      	ldrb	r2, [r7, #7]
 8001614:	4613      	mov	r3, r2
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	4413      	add	r3, r2
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	461a      	mov	r2, r3
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	4413      	add	r3, r2
 8001622:	889b      	ldrh	r3, [r3, #4]
 8001624:	461a      	mov	r2, r3
 8001626:	4b81      	ldr	r3, [pc, #516]	; (800182c <checkCollision+0x244>)
 8001628:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800162c:	4619      	mov	r1, r3
 800162e:	4b7f      	ldr	r3, [pc, #508]	; (800182c <checkCollision+0x244>)
 8001630:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001634:	440b      	add	r3, r1
 8001636:	429a      	cmp	r2, r3
 8001638:	f280 82cd 	bge.w	8001bd6 <checkCollision+0x5ee>
		|| (tiles[i].pos[0] + tiles[i].width <= player.hitbox_pos[0]) 			// trop  gauche
 800163c:	79fa      	ldrb	r2, [r7, #7]
 800163e:	4613      	mov	r3, r2
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	4413      	add	r3, r2
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	461a      	mov	r2, r3
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	4413      	add	r3, r2
 800164c:	889b      	ldrh	r3, [r3, #4]
 800164e:	4619      	mov	r1, r3
 8001650:	79fa      	ldrb	r2, [r7, #7]
 8001652:	4613      	mov	r3, r2
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	4413      	add	r3, r2
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	461a      	mov	r2, r3
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	4413      	add	r3, r2
 8001660:	881b      	ldrh	r3, [r3, #0]
 8001662:	440b      	add	r3, r1
 8001664:	4a71      	ldr	r2, [pc, #452]	; (800182c <checkCollision+0x244>)
 8001666:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 800166a:	4293      	cmp	r3, r2
 800166c:	f340 82b3 	ble.w	8001bd6 <checkCollision+0x5ee>
		|| (tiles[i].pos[1] > player.hitbox_pos[1] + player.hitbox_height)		// trop en bas
 8001670:	79fa      	ldrb	r2, [r7, #7]
 8001672:	4613      	mov	r3, r2
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	4413      	add	r3, r2
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	461a      	mov	r2, r3
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	4413      	add	r3, r2
 8001680:	88db      	ldrh	r3, [r3, #6]
 8001682:	461a      	mov	r2, r3
 8001684:	4b69      	ldr	r3, [pc, #420]	; (800182c <checkCollision+0x244>)
 8001686:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800168a:	4619      	mov	r1, r3
 800168c:	4b67      	ldr	r3, [pc, #412]	; (800182c <checkCollision+0x244>)
 800168e:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8001692:	440b      	add	r3, r1
 8001694:	429a      	cmp	r2, r3
 8001696:	f300 829e 	bgt.w	8001bd6 <checkCollision+0x5ee>
		|| (tiles[i].pos[1] + tiles[i].height < player.hitbox_pos[1]))  		// trop en haut
 800169a:	79fa      	ldrb	r2, [r7, #7]
 800169c:	4613      	mov	r3, r2
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	4413      	add	r3, r2
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	461a      	mov	r2, r3
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	4413      	add	r3, r2
 80016aa:	88db      	ldrh	r3, [r3, #6]
 80016ac:	4619      	mov	r1, r3
 80016ae:	79fa      	ldrb	r2, [r7, #7]
 80016b0:	4613      	mov	r3, r2
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	4413      	add	r3, r2
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	461a      	mov	r2, r3
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	4413      	add	r3, r2
 80016be:	885b      	ldrh	r3, [r3, #2]
 80016c0:	440b      	add	r3, r1
 80016c2:	4a5a      	ldr	r2, [pc, #360]	; (800182c <checkCollision+0x244>)
 80016c4:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 80016c8:	4293      	cmp	r3, r2
 80016ca:	f2c0 8284 	blt.w	8001bd6 <checkCollision+0x5ee>
		{}
		else
		{
			//Collision bas et haut
			if(bottomCollision(tiles[i]) && topCollision(tiles[i]))
 80016ce:	79fa      	ldrb	r2, [r7, #7]
 80016d0:	4613      	mov	r3, r2
 80016d2:	005b      	lsls	r3, r3, #1
 80016d4:	4413      	add	r3, r2
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	461a      	mov	r2, r3
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	4413      	add	r3, r2
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	2100      	movs	r1, #0
 80016e2:	4611      	mov	r1, r2
 80016e4:	6858      	ldr	r0, [r3, #4]
 80016e6:	2200      	movs	r2, #0
 80016e8:	4602      	mov	r2, r0
 80016ea:	6898      	ldr	r0, [r3, #8]
 80016ec:	2300      	movs	r3, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	4608      	mov	r0, r1
 80016f2:	4611      	mov	r1, r2
 80016f4:	461a      	mov	r2, r3
 80016f6:	f000 facb 	bl	8001c90 <bottomCollision>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	f000 8097 	beq.w	8001830 <checkCollision+0x248>
 8001702:	79fa      	ldrb	r2, [r7, #7]
 8001704:	4613      	mov	r3, r2
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	4413      	add	r3, r2
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	461a      	mov	r2, r3
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	4413      	add	r3, r2
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	2100      	movs	r1, #0
 8001716:	4611      	mov	r1, r2
 8001718:	6858      	ldr	r0, [r3, #4]
 800171a:	2200      	movs	r2, #0
 800171c:	4602      	mov	r2, r0
 800171e:	6898      	ldr	r0, [r3, #8]
 8001720:	2300      	movs	r3, #0
 8001722:	4603      	mov	r3, r0
 8001724:	4608      	mov	r0, r1
 8001726:	4611      	mov	r1, r2
 8001728:	461a      	mov	r2, r3
 800172a:	f000 fad3 	bl	8001cd4 <topCollision>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d07d      	beq.n	8001830 <checkCollision+0x248>
			{
				//Collision bas et haut droite -> cas coll  un mur
				if(rightCollision(tiles[i]))
 8001734:	79fa      	ldrb	r2, [r7, #7]
 8001736:	4613      	mov	r3, r2
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	4413      	add	r3, r2
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	461a      	mov	r2, r3
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	4413      	add	r3, r2
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	2100      	movs	r1, #0
 8001748:	4611      	mov	r1, r2
 800174a:	6858      	ldr	r0, [r3, #4]
 800174c:	2200      	movs	r2, #0
 800174e:	4602      	mov	r2, r0
 8001750:	6898      	ldr	r0, [r3, #8]
 8001752:	2300      	movs	r3, #0
 8001754:	4603      	mov	r3, r0
 8001756:	4608      	mov	r0, r1
 8001758:	4611      	mov	r1, r2
 800175a:	461a      	mov	r2, r3
 800175c:	f000 fa4e 	bl	8001bfc <rightCollision>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d015      	beq.n	8001792 <checkCollision+0x1aa>
				{
					physStatus.onRight = true;
 8001766:	4b30      	ldr	r3, [pc, #192]	; (8001828 <checkCollision+0x240>)
 8001768:	2201      	movs	r2, #1
 800176a:	70da      	strb	r2, [r3, #3]
					player.hitbox_pos[0] = tiles[i].pos[0] - player.hitbox_width;
 800176c:	79fa      	ldrb	r2, [r7, #7]
 800176e:	4613      	mov	r3, r2
 8001770:	005b      	lsls	r3, r3, #1
 8001772:	4413      	add	r3, r2
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	461a      	mov	r2, r3
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	4413      	add	r3, r2
 800177c:	889a      	ldrh	r2, [r3, #4]
 800177e:	4b2b      	ldr	r3, [pc, #172]	; (800182c <checkCollision+0x244>)
 8001780:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001784:	b29b      	uxth	r3, r3
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	b29b      	uxth	r3, r3
 800178a:	b21a      	sxth	r2, r3
 800178c:	4b27      	ldr	r3, [pc, #156]	; (800182c <checkCollision+0x244>)
 800178e:	821a      	strh	r2, [r3, #16]
				if(rightCollision(tiles[i]))
 8001790:	e221      	b.n	8001bd6 <checkCollision+0x5ee>
				}
				//Collision bas et haut gauche
				else if(leftCollision(tiles[i]))
 8001792:	79fa      	ldrb	r2, [r7, #7]
 8001794:	4613      	mov	r3, r2
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	4413      	add	r3, r2
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	461a      	mov	r2, r3
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	4413      	add	r3, r2
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	2100      	movs	r1, #0
 80017a6:	4611      	mov	r1, r2
 80017a8:	6858      	ldr	r0, [r3, #4]
 80017aa:	2200      	movs	r2, #0
 80017ac:	4602      	mov	r2, r0
 80017ae:	6898      	ldr	r0, [r3, #8]
 80017b0:	2300      	movs	r3, #0
 80017b2:	4603      	mov	r3, r0
 80017b4:	4608      	mov	r0, r1
 80017b6:	4611      	mov	r1, r2
 80017b8:	461a      	mov	r2, r3
 80017ba:	f000 fa41 	bl	8001c40 <leftCollision>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d01a      	beq.n	80017fa <checkCollision+0x212>
				{
					physStatus.onLeft = true;
 80017c4:	4b18      	ldr	r3, [pc, #96]	; (8001828 <checkCollision+0x240>)
 80017c6:	2201      	movs	r2, #1
 80017c8:	709a      	strb	r2, [r3, #2]
					player.hitbox_pos[0] = tiles[i].pos[0] + tiles[i].width;
 80017ca:	79fa      	ldrb	r2, [r7, #7]
 80017cc:	4613      	mov	r3, r2
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	4413      	add	r3, r2
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	461a      	mov	r2, r3
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	4413      	add	r3, r2
 80017da:	8899      	ldrh	r1, [r3, #4]
 80017dc:	79fa      	ldrb	r2, [r7, #7]
 80017de:	4613      	mov	r3, r2
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	4413      	add	r3, r2
 80017e4:	009b      	lsls	r3, r3, #2
 80017e6:	461a      	mov	r2, r3
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	4413      	add	r3, r2
 80017ec:	881b      	ldrh	r3, [r3, #0]
 80017ee:	440b      	add	r3, r1
 80017f0:	b29b      	uxth	r3, r3
 80017f2:	b21a      	sxth	r2, r3
 80017f4:	4b0d      	ldr	r3, [pc, #52]	; (800182c <checkCollision+0x244>)
 80017f6:	821a      	strh	r2, [r3, #16]
				if(rightCollision(tiles[i]))
 80017f8:	e1ed      	b.n	8001bd6 <checkCollision+0x5ee>
				}
				else
				{
					physStatus.onGround = true;
 80017fa:	4b0b      	ldr	r3, [pc, #44]	; (8001828 <checkCollision+0x240>)
 80017fc:	2201      	movs	r2, #1
 80017fe:	701a      	strb	r2, [r3, #0]
					player.hitbox_pos[1] = tiles[i].pos[1] - player.hitbox_height;
 8001800:	79fa      	ldrb	r2, [r7, #7]
 8001802:	4613      	mov	r3, r2
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	4413      	add	r3, r2
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	461a      	mov	r2, r3
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	4413      	add	r3, r2
 8001810:	88da      	ldrh	r2, [r3, #6]
 8001812:	4b06      	ldr	r3, [pc, #24]	; (800182c <checkCollision+0x244>)
 8001814:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8001818:	b29b      	uxth	r3, r3
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	b29b      	uxth	r3, r3
 800181e:	b21a      	sxth	r2, r3
 8001820:	4b02      	ldr	r3, [pc, #8]	; (800182c <checkCollision+0x244>)
 8001822:	825a      	strh	r2, [r3, #18]
				if(rightCollision(tiles[i]))
 8001824:	e1d7      	b.n	8001bd6 <checkCollision+0x5ee>
 8001826:	bf00      	nop
 8001828:	20000a7c 	.word	0x20000a7c
 800182c:	20000a64 	.word	0x20000a64
				}
			}
			//Collision bas
			else if(bottomCollision(tiles[i]))
 8001830:	79fa      	ldrb	r2, [r7, #7]
 8001832:	4613      	mov	r3, r2
 8001834:	005b      	lsls	r3, r3, #1
 8001836:	4413      	add	r3, r2
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	461a      	mov	r2, r3
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	4413      	add	r3, r2
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	2100      	movs	r1, #0
 8001844:	4611      	mov	r1, r2
 8001846:	6858      	ldr	r0, [r3, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	4602      	mov	r2, r0
 800184c:	6898      	ldr	r0, [r3, #8]
 800184e:	2300      	movs	r3, #0
 8001850:	4603      	mov	r3, r0
 8001852:	4608      	mov	r0, r1
 8001854:	4611      	mov	r1, r2
 8001856:	461a      	mov	r2, r3
 8001858:	f000 fa1a 	bl	8001c90 <bottomCollision>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	f000 80b6 	beq.w	80019d0 <checkCollision+0x3e8>
			{
				if(!(player.hitbox_pos[1]+player.hitbox_height == tiles[i].pos[1] 
 8001864:	4bc0      	ldr	r3, [pc, #768]	; (8001b68 <checkCollision+0x580>)
 8001866:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800186a:	461a      	mov	r2, r3
 800186c:	4bbe      	ldr	r3, [pc, #760]	; (8001b68 <checkCollision+0x580>)
 800186e:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8001872:	18d1      	adds	r1, r2, r3
 8001874:	79fa      	ldrb	r2, [r7, #7]
 8001876:	4613      	mov	r3, r2
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	4413      	add	r3, r2
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	461a      	mov	r2, r3
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	4413      	add	r3, r2
 8001884:	88db      	ldrh	r3, [r3, #6]
 8001886:	4299      	cmp	r1, r3
 8001888:	d12e      	bne.n	80018e8 <checkCollision+0x300>
				&& (player.hitbox_pos[0]+player.hitbox_width == tiles[i].pos[0] || player.hitbox_pos[0] == tiles[i].pos[0]+tiles[i].width)))	//Vrifie que le joueur n'est pas bloqu  un coin de la tuile
 800188a:	4bb7      	ldr	r3, [pc, #732]	; (8001b68 <checkCollision+0x580>)
 800188c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001890:	461a      	mov	r2, r3
 8001892:	4bb5      	ldr	r3, [pc, #724]	; (8001b68 <checkCollision+0x580>)
 8001894:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001898:	18d1      	adds	r1, r2, r3
 800189a:	79fa      	ldrb	r2, [r7, #7]
 800189c:	4613      	mov	r3, r2
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	4413      	add	r3, r2
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	461a      	mov	r2, r3
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	4413      	add	r3, r2
 80018aa:	889b      	ldrh	r3, [r3, #4]
				if(!(player.hitbox_pos[1]+player.hitbox_height == tiles[i].pos[1] 
 80018ac:	4299      	cmp	r1, r3
 80018ae:	f000 8192 	beq.w	8001bd6 <checkCollision+0x5ee>
				&& (player.hitbox_pos[0]+player.hitbox_width == tiles[i].pos[0] || player.hitbox_pos[0] == tiles[i].pos[0]+tiles[i].width)))	//Vrifie que le joueur n'est pas bloqu  un coin de la tuile
 80018b2:	4bad      	ldr	r3, [pc, #692]	; (8001b68 <checkCollision+0x580>)
 80018b4:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80018b8:	4619      	mov	r1, r3
 80018ba:	79fa      	ldrb	r2, [r7, #7]
 80018bc:	4613      	mov	r3, r2
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	4413      	add	r3, r2
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	461a      	mov	r2, r3
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	4413      	add	r3, r2
 80018ca:	889b      	ldrh	r3, [r3, #4]
 80018cc:	4618      	mov	r0, r3
 80018ce:	79fa      	ldrb	r2, [r7, #7]
 80018d0:	4613      	mov	r3, r2
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	4413      	add	r3, r2
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	461a      	mov	r2, r3
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	4413      	add	r3, r2
 80018de:	881b      	ldrh	r3, [r3, #0]
 80018e0:	4403      	add	r3, r0
 80018e2:	4299      	cmp	r1, r3
 80018e4:	f000 8177 	beq.w	8001bd6 <checkCollision+0x5ee>
				{
					//Collision bas droite -> partie gauche dans le vide
					if(rightCollision(tiles[i]))
 80018e8:	79fa      	ldrb	r2, [r7, #7]
 80018ea:	4613      	mov	r3, r2
 80018ec:	005b      	lsls	r3, r3, #1
 80018ee:	4413      	add	r3, r2
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	461a      	mov	r2, r3
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	4413      	add	r3, r2
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	2100      	movs	r1, #0
 80018fc:	4611      	mov	r1, r2
 80018fe:	6858      	ldr	r0, [r3, #4]
 8001900:	2200      	movs	r2, #0
 8001902:	4602      	mov	r2, r0
 8001904:	6898      	ldr	r0, [r3, #8]
 8001906:	2300      	movs	r3, #0
 8001908:	4603      	mov	r3, r0
 800190a:	4608      	mov	r0, r1
 800190c:	4611      	mov	r1, r2
 800190e:	461a      	mov	r2, r3
 8001910:	f000 f974 	bl	8001bfc <rightCollision>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d015      	beq.n	8001946 <checkCollision+0x35e>
					{
						//physStatus.onRight = true;
						physStatus.onGround = true;
 800191a:	4b94      	ldr	r3, [pc, #592]	; (8001b6c <checkCollision+0x584>)
 800191c:	2201      	movs	r2, #1
 800191e:	701a      	strb	r2, [r3, #0]
						//player.hitbox_pos[0] = tiles[i].pos[0] - player.hitbox_width;
						player.hitbox_pos[1] = tiles[i].pos[1] - player.hitbox_height;
 8001920:	79fa      	ldrb	r2, [r7, #7]
 8001922:	4613      	mov	r3, r2
 8001924:	005b      	lsls	r3, r3, #1
 8001926:	4413      	add	r3, r2
 8001928:	009b      	lsls	r3, r3, #2
 800192a:	461a      	mov	r2, r3
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	4413      	add	r3, r2
 8001930:	88da      	ldrh	r2, [r3, #6]
 8001932:	4b8d      	ldr	r3, [pc, #564]	; (8001b68 <checkCollision+0x580>)
 8001934:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8001938:	b29b      	uxth	r3, r3
 800193a:	1ad3      	subs	r3, r2, r3
 800193c:	b29b      	uxth	r3, r3
 800193e:	b21a      	sxth	r2, r3
 8001940:	4b89      	ldr	r3, [pc, #548]	; (8001b68 <checkCollision+0x580>)
 8001942:	825a      	strh	r2, [r3, #18]
 8001944:	e147      	b.n	8001bd6 <checkCollision+0x5ee>
					}
					//collision bas gauche -> partie droite dans le vide
					else if(leftCollision(tiles[i]))
 8001946:	79fa      	ldrb	r2, [r7, #7]
 8001948:	4613      	mov	r3, r2
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	4413      	add	r3, r2
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	461a      	mov	r2, r3
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	4413      	add	r3, r2
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	2100      	movs	r1, #0
 800195a:	4611      	mov	r1, r2
 800195c:	6858      	ldr	r0, [r3, #4]
 800195e:	2200      	movs	r2, #0
 8001960:	4602      	mov	r2, r0
 8001962:	6898      	ldr	r0, [r3, #8]
 8001964:	2300      	movs	r3, #0
 8001966:	4603      	mov	r3, r0
 8001968:	4608      	mov	r0, r1
 800196a:	4611      	mov	r1, r2
 800196c:	461a      	mov	r2, r3
 800196e:	f000 f967 	bl	8001c40 <leftCollision>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d015      	beq.n	80019a4 <checkCollision+0x3bc>
					{
						//physStatus.onLeft = true;
						physStatus.onGround = true;
 8001978:	4b7c      	ldr	r3, [pc, #496]	; (8001b6c <checkCollision+0x584>)
 800197a:	2201      	movs	r2, #1
 800197c:	701a      	strb	r2, [r3, #0]
						//player.hitbox_pos[0] = tiles[i].pos[0] + tiles[i].width;
						player.hitbox_pos[1] = tiles[i].pos[1] - player.hitbox_height;
 800197e:	79fa      	ldrb	r2, [r7, #7]
 8001980:	4613      	mov	r3, r2
 8001982:	005b      	lsls	r3, r3, #1
 8001984:	4413      	add	r3, r2
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	461a      	mov	r2, r3
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	4413      	add	r3, r2
 800198e:	88da      	ldrh	r2, [r3, #6]
 8001990:	4b75      	ldr	r3, [pc, #468]	; (8001b68 <checkCollision+0x580>)
 8001992:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8001996:	b29b      	uxth	r3, r3
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	b29b      	uxth	r3, r3
 800199c:	b21a      	sxth	r2, r3
 800199e:	4b72      	ldr	r3, [pc, #456]	; (8001b68 <checkCollision+0x580>)
 80019a0:	825a      	strh	r2, [r3, #18]
 80019a2:	e118      	b.n	8001bd6 <checkCollision+0x5ee>
					}
					else
					{
						physStatus.onGround = true;
 80019a4:	4b71      	ldr	r3, [pc, #452]	; (8001b6c <checkCollision+0x584>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	701a      	strb	r2, [r3, #0]
						player.hitbox_pos[1] = tiles[i].pos[1] - player.hitbox_height;
 80019aa:	79fa      	ldrb	r2, [r7, #7]
 80019ac:	4613      	mov	r3, r2
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	4413      	add	r3, r2
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	461a      	mov	r2, r3
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	4413      	add	r3, r2
 80019ba:	88da      	ldrh	r2, [r3, #6]
 80019bc:	4b6a      	ldr	r3, [pc, #424]	; (8001b68 <checkCollision+0x580>)
 80019be:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	b29b      	uxth	r3, r3
 80019c8:	b21a      	sxth	r2, r3
 80019ca:	4b67      	ldr	r3, [pc, #412]	; (8001b68 <checkCollision+0x580>)
 80019cc:	825a      	strh	r2, [r3, #18]
 80019ce:	e102      	b.n	8001bd6 <checkCollision+0x5ee>
					}
				}
			}
			//collision haut
			else if(topCollision(tiles[i]))
 80019d0:	79fa      	ldrb	r2, [r7, #7]
 80019d2:	4613      	mov	r3, r2
 80019d4:	005b      	lsls	r3, r3, #1
 80019d6:	4413      	add	r3, r2
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	461a      	mov	r2, r3
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	4413      	add	r3, r2
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	2100      	movs	r1, #0
 80019e4:	4611      	mov	r1, r2
 80019e6:	6858      	ldr	r0, [r3, #4]
 80019e8:	2200      	movs	r2, #0
 80019ea:	4602      	mov	r2, r0
 80019ec:	6898      	ldr	r0, [r3, #8]
 80019ee:	2300      	movs	r3, #0
 80019f0:	4603      	mov	r3, r0
 80019f2:	4608      	mov	r0, r1
 80019f4:	4611      	mov	r1, r2
 80019f6:	461a      	mov	r2, r3
 80019f8:	f000 f96c 	bl	8001cd4 <topCollision>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	f000 8083 	beq.w	8001b0a <checkCollision+0x522>
			{
				//Collision haut droite
				if(rightCollision(tiles[i]))
 8001a04:	79fa      	ldrb	r2, [r7, #7]
 8001a06:	4613      	mov	r3, r2
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	4413      	add	r3, r2
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	461a      	mov	r2, r3
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	4413      	add	r3, r2
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	2100      	movs	r1, #0
 8001a18:	4611      	mov	r1, r2
 8001a1a:	6858      	ldr	r0, [r3, #4]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	4602      	mov	r2, r0
 8001a20:	6898      	ldr	r0, [r3, #8]
 8001a22:	2300      	movs	r3, #0
 8001a24:	4603      	mov	r3, r0
 8001a26:	4608      	mov	r0, r1
 8001a28:	4611      	mov	r1, r2
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	f000 f8e6 	bl	8001bfc <rightCollision>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d01a      	beq.n	8001a6c <checkCollision+0x484>
				{
					//physStatus.onRight = true;
					physStatus.onCeiling = true;
 8001a36:	4b4d      	ldr	r3, [pc, #308]	; (8001b6c <checkCollision+0x584>)
 8001a38:	2201      	movs	r2, #1
 8001a3a:	705a      	strb	r2, [r3, #1]
					//player.hitbox_pos[0] = tiles[i].pos[0] - player.hitbox_width;
					player.hitbox_pos[1] = tiles[i].pos[1] + tiles[i].height;
 8001a3c:	79fa      	ldrb	r2, [r7, #7]
 8001a3e:	4613      	mov	r3, r2
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	4413      	add	r3, r2
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	461a      	mov	r2, r3
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	88d9      	ldrh	r1, [r3, #6]
 8001a4e:	79fa      	ldrb	r2, [r7, #7]
 8001a50:	4613      	mov	r3, r2
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	4413      	add	r3, r2
 8001a56:	009b      	lsls	r3, r3, #2
 8001a58:	461a      	mov	r2, r3
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	885b      	ldrh	r3, [r3, #2]
 8001a60:	440b      	add	r3, r1
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	b21a      	sxth	r2, r3
 8001a66:	4b40      	ldr	r3, [pc, #256]	; (8001b68 <checkCollision+0x580>)
 8001a68:	825a      	strh	r2, [r3, #18]
 8001a6a:	e0b4      	b.n	8001bd6 <checkCollision+0x5ee>
				}
				//collision haut gauche -> partie droite dans le vide
				else if(leftCollision(tiles[i]))
 8001a6c:	79fa      	ldrb	r2, [r7, #7]
 8001a6e:	4613      	mov	r3, r2
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	4413      	add	r3, r2
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	461a      	mov	r2, r3
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	2100      	movs	r1, #0
 8001a80:	4611      	mov	r1, r2
 8001a82:	6858      	ldr	r0, [r3, #4]
 8001a84:	2200      	movs	r2, #0
 8001a86:	4602      	mov	r2, r0
 8001a88:	6898      	ldr	r0, [r3, #8]
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	4608      	mov	r0, r1
 8001a90:	4611      	mov	r1, r2
 8001a92:	461a      	mov	r2, r3
 8001a94:	f000 f8d4 	bl	8001c40 <leftCollision>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d01a      	beq.n	8001ad4 <checkCollision+0x4ec>
				{
					//physStatus.onLeft = true;
					physStatus.onCeiling = true;
 8001a9e:	4b33      	ldr	r3, [pc, #204]	; (8001b6c <checkCollision+0x584>)
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	705a      	strb	r2, [r3, #1]
					//player.hitbox_pos[0] = tiles[i].pos[0] + tiles[i].width;
					player.hitbox_pos[1] = tiles[i].pos[1] + tiles[i].height;
 8001aa4:	79fa      	ldrb	r2, [r7, #7]
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	4413      	add	r3, r2
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	461a      	mov	r2, r3
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	4413      	add	r3, r2
 8001ab4:	88d9      	ldrh	r1, [r3, #6]
 8001ab6:	79fa      	ldrb	r2, [r7, #7]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	005b      	lsls	r3, r3, #1
 8001abc:	4413      	add	r3, r2
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	4413      	add	r3, r2
 8001ac6:	885b      	ldrh	r3, [r3, #2]
 8001ac8:	440b      	add	r3, r1
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	b21a      	sxth	r2, r3
 8001ace:	4b26      	ldr	r3, [pc, #152]	; (8001b68 <checkCollision+0x580>)
 8001ad0:	825a      	strh	r2, [r3, #18]
 8001ad2:	e080      	b.n	8001bd6 <checkCollision+0x5ee>
				}
				else
				{
					physStatus.onCeiling = true;
 8001ad4:	4b25      	ldr	r3, [pc, #148]	; (8001b6c <checkCollision+0x584>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	705a      	strb	r2, [r3, #1]
					player.hitbox_pos[1] = tiles[i].pos[1] + tiles[i].height;
 8001ada:	79fa      	ldrb	r2, [r7, #7]
 8001adc:	4613      	mov	r3, r2
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	4413      	add	r3, r2
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	4413      	add	r3, r2
 8001aea:	88d9      	ldrh	r1, [r3, #6]
 8001aec:	79fa      	ldrb	r2, [r7, #7]
 8001aee:	4613      	mov	r3, r2
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	4413      	add	r3, r2
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	461a      	mov	r2, r3
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	4413      	add	r3, r2
 8001afc:	885b      	ldrh	r3, [r3, #2]
 8001afe:	440b      	add	r3, r1
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	b21a      	sxth	r2, r3
 8001b04:	4b18      	ldr	r3, [pc, #96]	; (8001b68 <checkCollision+0x580>)
 8001b06:	825a      	strh	r2, [r3, #18]
 8001b08:	e065      	b.n	8001bd6 <checkCollision+0x5ee>
				}
			}
			//Collision droite
			else if(rightCollision(tiles[i]))
 8001b0a:	79fa      	ldrb	r2, [r7, #7]
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	005b      	lsls	r3, r3, #1
 8001b10:	4413      	add	r3, r2
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	461a      	mov	r2, r3
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	4413      	add	r3, r2
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	4611      	mov	r1, r2
 8001b20:	6858      	ldr	r0, [r3, #4]
 8001b22:	2200      	movs	r2, #0
 8001b24:	4602      	mov	r2, r0
 8001b26:	6898      	ldr	r0, [r3, #8]
 8001b28:	2300      	movs	r3, #0
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	4608      	mov	r0, r1
 8001b2e:	4611      	mov	r1, r2
 8001b30:	461a      	mov	r2, r3
 8001b32:	f000 f863 	bl	8001bfc <rightCollision>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d019      	beq.n	8001b70 <checkCollision+0x588>
			{
				physStatus.onRight = true;
 8001b3c:	4b0b      	ldr	r3, [pc, #44]	; (8001b6c <checkCollision+0x584>)
 8001b3e:	2201      	movs	r2, #1
 8001b40:	70da      	strb	r2, [r3, #3]
				player.hitbox_pos[0] = tiles[i].pos[0] - player.hitbox_width;
 8001b42:	79fa      	ldrb	r2, [r7, #7]
 8001b44:	4613      	mov	r3, r2
 8001b46:	005b      	lsls	r3, r3, #1
 8001b48:	4413      	add	r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	4413      	add	r3, r2
 8001b52:	889a      	ldrh	r2, [r3, #4]
 8001b54:	4b04      	ldr	r3, [pc, #16]	; (8001b68 <checkCollision+0x580>)
 8001b56:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	b21a      	sxth	r2, r3
 8001b62:	4b01      	ldr	r3, [pc, #4]	; (8001b68 <checkCollision+0x580>)
 8001b64:	821a      	strh	r2, [r3, #16]
 8001b66:	e036      	b.n	8001bd6 <checkCollision+0x5ee>
 8001b68:	20000a64 	.word	0x20000a64
 8001b6c:	20000a7c 	.word	0x20000a7c
			}
			//Collision gauche
			else if(leftCollision(tiles[i]))
 8001b70:	79fa      	ldrb	r2, [r7, #7]
 8001b72:	4613      	mov	r3, r2
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	4413      	add	r3, r2
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	4413      	add	r3, r2
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	2100      	movs	r1, #0
 8001b84:	4611      	mov	r1, r2
 8001b86:	6858      	ldr	r0, [r3, #4]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	6898      	ldr	r0, [r3, #8]
 8001b8e:	2300      	movs	r3, #0
 8001b90:	4603      	mov	r3, r0
 8001b92:	4608      	mov	r0, r1
 8001b94:	4611      	mov	r1, r2
 8001b96:	461a      	mov	r2, r3
 8001b98:	f000 f852 	bl	8001c40 <leftCollision>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d019      	beq.n	8001bd6 <checkCollision+0x5ee>
			{
				physStatus.onLeft = true;
 8001ba2:	4b14      	ldr	r3, [pc, #80]	; (8001bf4 <checkCollision+0x60c>)
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	709a      	strb	r2, [r3, #2]
				player.hitbox_pos[0] = tiles[i].pos[0] + tiles[i].width;
 8001ba8:	79fa      	ldrb	r2, [r7, #7]
 8001baa:	4613      	mov	r3, r2
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	4413      	add	r3, r2
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	4413      	add	r3, r2
 8001bb8:	8899      	ldrh	r1, [r3, #4]
 8001bba:	79fa      	ldrb	r2, [r7, #7]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	4413      	add	r3, r2
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	4413      	add	r3, r2
 8001bca:	881b      	ldrh	r3, [r3, #0]
 8001bcc:	440b      	add	r3, r1
 8001bce:	b29b      	uxth	r3, r3
 8001bd0:	b21a      	sxth	r2, r3
 8001bd2:	4b09      	ldr	r3, [pc, #36]	; (8001bf8 <checkCollision+0x610>)
 8001bd4:	821a      	strh	r2, [r3, #16]
	for(uint8_t i=0; i<=getIndexTile(); i++)
 8001bd6:	79fb      	ldrb	r3, [r7, #7]
 8001bd8:	3301      	adds	r3, #1
 8001bda:	71fb      	strb	r3, [r7, #7]
 8001bdc:	79fc      	ldrb	r4, [r7, #7]
 8001bde:	f000 f979 	bl	8001ed4 <getIndexTile>
 8001be2:	4603      	mov	r3, r0
 8001be4:	429c      	cmp	r4, r3
 8001be6:	f77f ad14 	ble.w	8001612 <checkCollision+0x2a>
			// 	physStatus.onCeiling = true;
			// 	player.hitbox_pos[1] = tiles[i].pos[1] + tiles[i].height;
			// }
		}
	}
}
 8001bea:	bf00      	nop
 8001bec:	bf00      	nop
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd90      	pop	{r4, r7, pc}
 8001bf4:	20000a7c 	.word	0x20000a7c
 8001bf8:	20000a64 	.word	0x20000a64

08001bfc <rightCollision>:

/*
 * @brief 	Vrifie si le joueur est en collision avec une tuile sur sa droite
 */
bool rightCollision(tile_t tile)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b085      	sub	sp, #20
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	1d3b      	adds	r3, r7, #4
 8001c04:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if(player.hitbox_pos[0] + player.hitbox_width >= tile.pos[0] && player.hitbox_pos[0] <= tile.pos[0])
 8001c08:	4b0c      	ldr	r3, [pc, #48]	; (8001c3c <rightCollision+0x40>)
 8001c0a:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001c0e:	461a      	mov	r2, r3
 8001c10:	4b0a      	ldr	r3, [pc, #40]	; (8001c3c <rightCollision+0x40>)
 8001c12:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001c16:	4413      	add	r3, r2
 8001c18:	893a      	ldrh	r2, [r7, #8]
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	db08      	blt.n	8001c30 <rightCollision+0x34>
 8001c1e:	4b07      	ldr	r3, [pc, #28]	; (8001c3c <rightCollision+0x40>)
 8001c20:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001c24:	461a      	mov	r2, r3
 8001c26:	893b      	ldrh	r3, [r7, #8]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	dc01      	bgt.n	8001c30 <rightCollision+0x34>
		return true;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	e000      	b.n	8001c32 <rightCollision+0x36>
	else
		return false;
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3714      	adds	r7, #20
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bc80      	pop	{r7}
 8001c3a:	4770      	bx	lr
 8001c3c:	20000a64 	.word	0x20000a64

08001c40 <leftCollision>:

/*
 * @brief 	Vrifie si le joueur est en collision avec une tuile sur sa gauche
 */
bool leftCollision(tile_t tile)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	1d3b      	adds	r3, r7, #4
 8001c48:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if(player.hitbox_pos[0] + player.hitbox_width >= tile.pos[0] + tile.width && player.hitbox_pos[0] <= tile.pos[0] + tile.width)
 8001c4c:	4b0f      	ldr	r3, [pc, #60]	; (8001c8c <leftCollision+0x4c>)
 8001c4e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001c52:	461a      	mov	r2, r3
 8001c54:	4b0d      	ldr	r3, [pc, #52]	; (8001c8c <leftCollision+0x4c>)
 8001c56:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001c5a:	441a      	add	r2, r3
 8001c5c:	893b      	ldrh	r3, [r7, #8]
 8001c5e:	4619      	mov	r1, r3
 8001c60:	88bb      	ldrh	r3, [r7, #4]
 8001c62:	440b      	add	r3, r1
 8001c64:	429a      	cmp	r2, r3
 8001c66:	db0b      	blt.n	8001c80 <leftCollision+0x40>
 8001c68:	4b08      	ldr	r3, [pc, #32]	; (8001c8c <leftCollision+0x4c>)
 8001c6a:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001c6e:	461a      	mov	r2, r3
 8001c70:	893b      	ldrh	r3, [r7, #8]
 8001c72:	4619      	mov	r1, r3
 8001c74:	88bb      	ldrh	r3, [r7, #4]
 8001c76:	440b      	add	r3, r1
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	dc01      	bgt.n	8001c80 <leftCollision+0x40>
		return true;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e000      	b.n	8001c82 <leftCollision+0x42>
	else
		return false;
 8001c80:	2300      	movs	r3, #0
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3714      	adds	r7, #20
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bc80      	pop	{r7}
 8001c8a:	4770      	bx	lr
 8001c8c:	20000a64 	.word	0x20000a64

08001c90 <bottomCollision>:

/*
 * @brief 	Vrifie si le joueur est en collision avec une tuile en dessous de lui
 */
bool bottomCollision(tile_t tile)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b085      	sub	sp, #20
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	1d3b      	adds	r3, r7, #4
 8001c98:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if(player.hitbox_pos[1] + player.hitbox_height >= tile.pos[1] && player.hitbox_pos[1] <= tile.pos[1])
 8001c9c:	4b0c      	ldr	r3, [pc, #48]	; (8001cd0 <bottomCollision+0x40>)
 8001c9e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	4b0a      	ldr	r3, [pc, #40]	; (8001cd0 <bottomCollision+0x40>)
 8001ca6:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8001caa:	4413      	add	r3, r2
 8001cac:	897a      	ldrh	r2, [r7, #10]
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	db08      	blt.n	8001cc4 <bottomCollision+0x34>
 8001cb2:	4b07      	ldr	r3, [pc, #28]	; (8001cd0 <bottomCollision+0x40>)
 8001cb4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	897b      	ldrh	r3, [r7, #10]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	dc01      	bgt.n	8001cc4 <bottomCollision+0x34>
		return true;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e000      	b.n	8001cc6 <bottomCollision+0x36>
	else
		return false;
 8001cc4:	2300      	movs	r3, #0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3714      	adds	r7, #20
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bc80      	pop	{r7}
 8001cce:	4770      	bx	lr
 8001cd0:	20000a64 	.word	0x20000a64

08001cd4 <topCollision>:

/*
 * @brief 	Vrifie si le joueur est en collision avec une tuile au dessus de lui
 */
bool topCollision(tile_t tile)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	1d3b      	adds	r3, r7, #4
 8001cdc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if(player.hitbox_pos[1] + player.hitbox_height >= tile.pos[1] + tile.height && player.hitbox_pos[1] <= tile.pos[1] + tile.height)
 8001ce0:	4b0f      	ldr	r3, [pc, #60]	; (8001d20 <topCollision+0x4c>)
 8001ce2:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001ce6:	461a      	mov	r2, r3
 8001ce8:	4b0d      	ldr	r3, [pc, #52]	; (8001d20 <topCollision+0x4c>)
 8001cea:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8001cee:	441a      	add	r2, r3
 8001cf0:	897b      	ldrh	r3, [r7, #10]
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	88fb      	ldrh	r3, [r7, #6]
 8001cf6:	440b      	add	r3, r1
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	db0b      	blt.n	8001d14 <topCollision+0x40>
 8001cfc:	4b08      	ldr	r3, [pc, #32]	; (8001d20 <topCollision+0x4c>)
 8001cfe:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001d02:	461a      	mov	r2, r3
 8001d04:	897b      	ldrh	r3, [r7, #10]
 8001d06:	4619      	mov	r1, r3
 8001d08:	88fb      	ldrh	r3, [r7, #6]
 8001d0a:	440b      	add	r3, r1
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	dc01      	bgt.n	8001d14 <topCollision+0x40>
		return true;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e000      	b.n	8001d16 <topCollision+0x42>
	else
		return false;
 8001d14:	2300      	movs	r3, #0
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3714      	adds	r7, #20
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bc80      	pop	{r7}
 8001d1e:	4770      	bx	lr
 8001d20:	20000a64 	.word	0x20000a64

08001d24 <updatePlayerStatus>:

void damaged(uint8_t dmg){
	//TODO
}

void updatePlayerStatus(void){
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
	if(physStatus.onGround)
 8001d28:	4b29      	ldr	r3, [pc, #164]	; (8001dd0 <updatePlayerStatus+0xac>)
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d00c      	beq.n	8001d4a <updatePlayerStatus+0x26>
	{
		if(player.speed_x == 0)
 8001d30:	4b28      	ldr	r3, [pc, #160]	; (8001dd4 <updatePlayerStatus+0xb0>)
 8001d32:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d103      	bne.n	8001d42 <updatePlayerStatus+0x1e>
			playerStatus = IDLE;
 8001d3a:	4b27      	ldr	r3, [pc, #156]	; (8001dd8 <updatePlayerStatus+0xb4>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	701a      	strb	r2, [r3, #0]
 8001d40:	e00f      	b.n	8001d62 <updatePlayerStatus+0x3e>
		else
			playerStatus = RUN;
 8001d42:	4b25      	ldr	r3, [pc, #148]	; (8001dd8 <updatePlayerStatus+0xb4>)
 8001d44:	2201      	movs	r2, #1
 8001d46:	701a      	strb	r2, [r3, #0]
 8001d48:	e00b      	b.n	8001d62 <updatePlayerStatus+0x3e>
	}
	else
	{
		if(player.speed_y < 0)
 8001d4a:	4b22      	ldr	r3, [pc, #136]	; (8001dd4 <updatePlayerStatus+0xb0>)
 8001d4c:	f993 300d 	ldrsb.w	r3, [r3, #13]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	da03      	bge.n	8001d5c <updatePlayerStatus+0x38>
			playerStatus = JUMP;
 8001d54:	4b20      	ldr	r3, [pc, #128]	; (8001dd8 <updatePlayerStatus+0xb4>)
 8001d56:	2202      	movs	r2, #2
 8001d58:	701a      	strb	r2, [r3, #0]
 8001d5a:	e002      	b.n	8001d62 <updatePlayerStatus+0x3e>
		else
			playerStatus = FALL;
 8001d5c:	4b1e      	ldr	r3, [pc, #120]	; (8001dd8 <updatePlayerStatus+0xb4>)
 8001d5e:	2203      	movs	r2, #3
 8001d60:	701a      	strb	r2, [r3, #0]
	}
	if(physStatus.onCeiling && player.speed_y > 0)
 8001d62:	4b1b      	ldr	r3, [pc, #108]	; (8001dd0 <updatePlayerStatus+0xac>)
 8001d64:	785b      	ldrb	r3, [r3, #1]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d008      	beq.n	8001d7c <updatePlayerStatus+0x58>
 8001d6a:	4b1a      	ldr	r3, [pc, #104]	; (8001dd4 <updatePlayerStatus+0xb0>)
 8001d6c:	f993 300d 	ldrsb.w	r3, [r3, #13]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	dd03      	ble.n	8001d7c <updatePlayerStatus+0x58>
		physStatus.onCeiling = false;
 8001d74:	4b16      	ldr	r3, [pc, #88]	; (8001dd0 <updatePlayerStatus+0xac>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	705a      	strb	r2, [r3, #1]
 8001d7a:	e00b      	b.n	8001d94 <updatePlayerStatus+0x70>
	else if(physStatus.onGround && player.speed_y < 0)
 8001d7c:	4b14      	ldr	r3, [pc, #80]	; (8001dd0 <updatePlayerStatus+0xac>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d007      	beq.n	8001d94 <updatePlayerStatus+0x70>
 8001d84:	4b13      	ldr	r3, [pc, #76]	; (8001dd4 <updatePlayerStatus+0xb0>)
 8001d86:	f993 300d 	ldrsb.w	r3, [r3, #13]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	da02      	bge.n	8001d94 <updatePlayerStatus+0x70>
		physStatus.onGround = false;
 8001d8e:	4b10      	ldr	r3, [pc, #64]	; (8001dd0 <updatePlayerStatus+0xac>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	701a      	strb	r2, [r3, #0]
	if(physStatus.onRight && player.speed_x > 0)
 8001d94:	4b0e      	ldr	r3, [pc, #56]	; (8001dd0 <updatePlayerStatus+0xac>)
 8001d96:	78db      	ldrb	r3, [r3, #3]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d008      	beq.n	8001dae <updatePlayerStatus+0x8a>
 8001d9c:	4b0d      	ldr	r3, [pc, #52]	; (8001dd4 <updatePlayerStatus+0xb0>)
 8001d9e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	dd03      	ble.n	8001dae <updatePlayerStatus+0x8a>
		physStatus.onRight = false;
 8001da6:	4b0a      	ldr	r3, [pc, #40]	; (8001dd0 <updatePlayerStatus+0xac>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	70da      	strb	r2, [r3, #3]
	else if(physStatus.onLeft && player.speed_x < 0)
		physStatus.onLeft = false;
}
 8001dac:	e00b      	b.n	8001dc6 <updatePlayerStatus+0xa2>
	else if(physStatus.onLeft && player.speed_x < 0)
 8001dae:	4b08      	ldr	r3, [pc, #32]	; (8001dd0 <updatePlayerStatus+0xac>)
 8001db0:	789b      	ldrb	r3, [r3, #2]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d007      	beq.n	8001dc6 <updatePlayerStatus+0xa2>
 8001db6:	4b07      	ldr	r3, [pc, #28]	; (8001dd4 <updatePlayerStatus+0xb0>)
 8001db8:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	da02      	bge.n	8001dc6 <updatePlayerStatus+0xa2>
		physStatus.onLeft = false;
 8001dc0:	4b03      	ldr	r3, [pc, #12]	; (8001dd0 <updatePlayerStatus+0xac>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	709a      	strb	r2, [r3, #2]
}
 8001dc6:	bf00      	nop
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bc80      	pop	{r7}
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	20000a7c 	.word	0x20000a7c
 8001dd4:	20000a64 	.word	0x20000a64
 8001dd8:	20000a80 	.word	0x20000a80

08001ddc <drawPlayer>:

/*
 * @brief 	Draw the player
 * @param 	offset: offset of the virtual map
 */
void drawPlayer(){
 8001ddc:	b590      	push	{r4, r7, lr}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af02      	add	r7, sp, #8
	//Efface l'ancienne image du joueur
	//ILI9341_DrawFilledRectangle(player.prev_pos_x, player.prev_pos_y, player.prev_pos_x + player.width, player.prev_pos_y + player.height, ILI9341_COLOR_WHITE);
	//Affiche la nouvelle
	int16_t posX = player.hitbox_pos[0]-5;
 8001de2:	4b30      	ldr	r3, [pc, #192]	; (8001ea4 <drawPlayer+0xc8>)
 8001de4:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001de8:	b29b      	uxth	r3, r3
 8001dea:	3b05      	subs	r3, #5
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	80fb      	strh	r3, [r7, #6]
	int16_t posY = player.hitbox_pos[1]-5;
 8001df0:	4b2c      	ldr	r3, [pc, #176]	; (8001ea4 <drawPlayer+0xc8>)
 8001df2:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	3b05      	subs	r3, #5
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	80bb      	strh	r3, [r7, #4]
	if(posX < 0 || posY < 0){
 8001dfe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	db03      	blt.n	8001e0e <drawPlayer+0x32>
 8001e06:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	da09      	bge.n	8001e22 <drawPlayer+0x46>
		posX = (posX<0)?0:posX;
 8001e0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e12:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001e16:	80fb      	strh	r3, [r7, #6]
		posY = (posY<0)?0:posY;
 8001e18:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001e1c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001e20:	80bb      	strh	r3, [r7, #4]
	}
	ILI9341_DrawFilledRectangle(player.prev_pos_x, player.prev_pos_y, player.prev_pos_x + player.width, player.prev_pos_y + player.height-1, ILI9341_COLOR_WHITE);
 8001e22:	4b20      	ldr	r3, [pc, #128]	; (8001ea4 <drawPlayer+0xc8>)
 8001e24:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001e28:	b298      	uxth	r0, r3
 8001e2a:	4b1e      	ldr	r3, [pc, #120]	; (8001ea4 <drawPlayer+0xc8>)
 8001e2c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001e30:	b299      	uxth	r1, r3
 8001e32:	4b1c      	ldr	r3, [pc, #112]	; (8001ea4 <drawPlayer+0xc8>)
 8001e34:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001e38:	b29a      	uxth	r2, r3
 8001e3a:	4b1a      	ldr	r3, [pc, #104]	; (8001ea4 <drawPlayer+0xc8>)
 8001e3c:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001e40:	b29b      	uxth	r3, r3
 8001e42:	4413      	add	r3, r2
 8001e44:	b29c      	uxth	r4, r3
 8001e46:	4b17      	ldr	r3, [pc, #92]	; (8001ea4 <drawPlayer+0xc8>)
 8001e48:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001e4c:	b29a      	uxth	r2, r3
 8001e4e:	4b15      	ldr	r3, [pc, #84]	; (8001ea4 <drawPlayer+0xc8>)
 8001e50:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	4413      	add	r3, r2
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	b29b      	uxth	r3, r3
 8001e5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e62:	9200      	str	r2, [sp, #0]
 8001e64:	4622      	mov	r2, r4
 8001e66:	f002 fb9b 	bl	80045a0 <ILI9341_DrawFilledRectangle>
	ILI9341_putImage(posX, posY,25,30, stateMachine_animation(playerStatus),750);
 8001e6a:	4b0f      	ldr	r3, [pc, #60]	; (8001ea8 <drawPlayer+0xcc>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff f854 	bl	8000f1c <stateMachine_animation>
 8001e74:	4603      	mov	r3, r0
 8001e76:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001e7a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001e7e:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001e82:	9201      	str	r2, [sp, #4]
 8001e84:	9300      	str	r3, [sp, #0]
 8001e86:	231e      	movs	r3, #30
 8001e88:	2219      	movs	r2, #25
 8001e8a:	f002 fbc1 	bl	8004610 <ILI9341_putImage>

	//ILI9341_DrawFilledRectangle(posX, posY, posX + player.width, posY + player.height, ILI9341_COLOR_BLUE);
	//hitbox
	// ILI9341_DrawFilledRectangle(player.hitbox_pos[0], player.hitbox_pos[1], player.hitbox_pos[0] + player.hitbox_width, player.hitbox_pos[1] + player.hitbox_height, ILI9341_COLOR_RED);
	
	player.prev_pos_x = posX;
 8001e8e:	4a05      	ldr	r2, [pc, #20]	; (8001ea4 <drawPlayer+0xc8>)
 8001e90:	88fb      	ldrh	r3, [r7, #6]
 8001e92:	80d3      	strh	r3, [r2, #6]
	player.prev_pos_y = posY;
 8001e94:	4a03      	ldr	r2, [pc, #12]	; (8001ea4 <drawPlayer+0xc8>)
 8001e96:	88bb      	ldrh	r3, [r7, #4]
 8001e98:	8113      	strh	r3, [r2, #8]
}
 8001e9a:	bf00      	nop
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd90      	pop	{r4, r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	20000a64 	.word	0x20000a64
 8001ea8:	20000a80 	.word	0x20000a80

08001eac <updatePlayer>:

/*
 * @brief 	Update the player
 */
void updatePlayer(void){
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
	update_playerMovement();
 8001eb0:	f7ff fa98 	bl	80013e4 <update_playerMovement>
	checkCollision();
 8001eb4:	f7ff fb98 	bl	80015e8 <checkCollision>
	updatePlayerStatus();
 8001eb8:	f7ff ff34 	bl	8001d24 <updatePlayerStatus>
}
 8001ebc:	bf00      	nop
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <getTiles>:

/*
 * @brief 	Getter for the tiles
 * @retval 	tile_t
 */
tile_t * getTiles(void){
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
    return &tiles;
 8001ec4:	4b02      	ldr	r3, [pc, #8]	; (8001ed0 <getTiles+0x10>)
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	20000a8c 	.word	0x20000a8c

08001ed4 <getIndexTile>:

/*
 * @brief 	Getter for the index of the tiles
 * @retval 	int16_t
 */
int16_t getIndexTile(void){
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
    return indexTile;
 8001ed8:	4b03      	ldr	r3, [pc, #12]	; (8001ee8 <getIndexTile+0x14>)
 8001eda:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bc80      	pop	{r7}
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	20000004 	.word	0x20000004

08001eec <createTile>:
 * @param 	x: x position of the tile
 * @param 	y: y position of the tile
 * @param 	width: width of the tile
 * @param 	height: height of the tile
 */
void createTile(uint16_t x, uint16_t y, uint16_t width, uint16_t height){
 8001eec:	b490      	push	{r4, r7}
 8001eee:	b086      	sub	sp, #24
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4604      	mov	r4, r0
 8001ef4:	4608      	mov	r0, r1
 8001ef6:	4611      	mov	r1, r2
 8001ef8:	461a      	mov	r2, r3
 8001efa:	4623      	mov	r3, r4
 8001efc:	80fb      	strh	r3, [r7, #6]
 8001efe:	4603      	mov	r3, r0
 8001f00:	80bb      	strh	r3, [r7, #4]
 8001f02:	460b      	mov	r3, r1
 8001f04:	807b      	strh	r3, [r7, #2]
 8001f06:	4613      	mov	r3, r2
 8001f08:	803b      	strh	r3, [r7, #0]
    tiles[++indexTile] = (tile_t){width, height, {x, y}, {x, y}};
 8001f0a:	4b23      	ldr	r3, [pc, #140]	; (8001f98 <createTile+0xac>)
 8001f0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	3301      	adds	r3, #1
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	b21a      	sxth	r2, r3
 8001f18:	4b1f      	ldr	r3, [pc, #124]	; (8001f98 <createTile+0xac>)
 8001f1a:	801a      	strh	r2, [r3, #0]
 8001f1c:	4b1e      	ldr	r3, [pc, #120]	; (8001f98 <createTile+0xac>)
 8001f1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f22:	491e      	ldr	r1, [pc, #120]	; (8001f9c <createTile+0xb0>)
 8001f24:	461a      	mov	r2, r3
 8001f26:	0052      	lsls	r2, r2, #1
 8001f28:	441a      	add	r2, r3
 8001f2a:	0092      	lsls	r2, r2, #2
 8001f2c:	440a      	add	r2, r1
 8001f2e:	8879      	ldrh	r1, [r7, #2]
 8001f30:	8011      	strh	r1, [r2, #0]
 8001f32:	491a      	ldr	r1, [pc, #104]	; (8001f9c <createTile+0xb0>)
 8001f34:	461a      	mov	r2, r3
 8001f36:	0052      	lsls	r2, r2, #1
 8001f38:	441a      	add	r2, r3
 8001f3a:	0092      	lsls	r2, r2, #2
 8001f3c:	440a      	add	r2, r1
 8001f3e:	3202      	adds	r2, #2
 8001f40:	8839      	ldrh	r1, [r7, #0]
 8001f42:	8011      	strh	r1, [r2, #0]
 8001f44:	4915      	ldr	r1, [pc, #84]	; (8001f9c <createTile+0xb0>)
 8001f46:	461a      	mov	r2, r3
 8001f48:	0052      	lsls	r2, r2, #1
 8001f4a:	441a      	add	r2, r3
 8001f4c:	0092      	lsls	r2, r2, #2
 8001f4e:	440a      	add	r2, r1
 8001f50:	3204      	adds	r2, #4
 8001f52:	88f9      	ldrh	r1, [r7, #6]
 8001f54:	8011      	strh	r1, [r2, #0]
 8001f56:	4911      	ldr	r1, [pc, #68]	; (8001f9c <createTile+0xb0>)
 8001f58:	461a      	mov	r2, r3
 8001f5a:	0052      	lsls	r2, r2, #1
 8001f5c:	441a      	add	r2, r3
 8001f5e:	0092      	lsls	r2, r2, #2
 8001f60:	440a      	add	r2, r1
 8001f62:	3206      	adds	r2, #6
 8001f64:	88b9      	ldrh	r1, [r7, #4]
 8001f66:	8011      	strh	r1, [r2, #0]
 8001f68:	490c      	ldr	r1, [pc, #48]	; (8001f9c <createTile+0xb0>)
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	0052      	lsls	r2, r2, #1
 8001f6e:	441a      	add	r2, r3
 8001f70:	0092      	lsls	r2, r2, #2
 8001f72:	440a      	add	r2, r1
 8001f74:	3208      	adds	r2, #8
 8001f76:	88f9      	ldrh	r1, [r7, #6]
 8001f78:	8011      	strh	r1, [r2, #0]
 8001f7a:	4908      	ldr	r1, [pc, #32]	; (8001f9c <createTile+0xb0>)
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	0052      	lsls	r2, r2, #1
 8001f80:	441a      	add	r2, r3
 8001f82:	0093      	lsls	r3, r2, #2
 8001f84:	461a      	mov	r2, r3
 8001f86:	188b      	adds	r3, r1, r2
 8001f88:	330a      	adds	r3, #10
 8001f8a:	88ba      	ldrh	r2, [r7, #4]
 8001f8c:	801a      	strh	r2, [r3, #0]
}
 8001f8e:	bf00      	nop
 8001f90:	3718      	adds	r7, #24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bc90      	pop	{r4, r7}
 8001f96:	4770      	bx	lr
 8001f98:	20000004 	.word	0x20000004
 8001f9c:	20000a8c 	.word	0x20000a8c

08001fa0 <drawGround>:
 * @param 	x: x position of the tile
 * @param 	y: y position of the tile
 * @param 	width: width of the tile
 * @param 	height: height of the tile
 */
void drawGround(void){
 8001fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fa2:	b085      	sub	sp, #20
 8001fa4:	af02      	add	r7, sp, #8
    for(uint16_t i=0; i<=indexTile; i++){
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	80fb      	strh	r3, [r7, #6]
 8001faa:	e041      	b.n	8002030 <drawGround+0x90>
        //Efface l'ancienne image de la tuile
		//ILI9341_DrawFilledRectangle(tiles[i].prev_pos[0], tiles[i].prev_pos[1], tiles[i].prev_pos[0]+tiles[i].width, tiles[i].prev_pos[1]+tiles[i].height, ILI9341_COLOR_WHITE);
		//Affiche la nouvelle
        ILI9341_DrawFilledRectangle(tiles[i].pos[0], tiles[i].pos[1], tiles[i].pos[0]+tiles[i].width, tiles[i].pos[1]+tiles[i].height, ILI9341_COLOR_BLACK);
 8001fac:	88fa      	ldrh	r2, [r7, #6]
 8001fae:	4926      	ldr	r1, [pc, #152]	; (8002048 <drawGround+0xa8>)
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	005b      	lsls	r3, r3, #1
 8001fb4:	4413      	add	r3, r2
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	440b      	add	r3, r1
 8001fba:	3304      	adds	r3, #4
 8001fbc:	8818      	ldrh	r0, [r3, #0]
 8001fbe:	88fa      	ldrh	r2, [r7, #6]
 8001fc0:	4921      	ldr	r1, [pc, #132]	; (8002048 <drawGround+0xa8>)
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	005b      	lsls	r3, r3, #1
 8001fc6:	4413      	add	r3, r2
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	440b      	add	r3, r1
 8001fcc:	3306      	adds	r3, #6
 8001fce:	881c      	ldrh	r4, [r3, #0]
 8001fd0:	88fa      	ldrh	r2, [r7, #6]
 8001fd2:	491d      	ldr	r1, [pc, #116]	; (8002048 <drawGround+0xa8>)
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	005b      	lsls	r3, r3, #1
 8001fd8:	4413      	add	r3, r2
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	440b      	add	r3, r1
 8001fde:	3304      	adds	r3, #4
 8001fe0:	8819      	ldrh	r1, [r3, #0]
 8001fe2:	88fa      	ldrh	r2, [r7, #6]
 8001fe4:	4d18      	ldr	r5, [pc, #96]	; (8002048 <drawGround+0xa8>)
 8001fe6:	4613      	mov	r3, r2
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	4413      	add	r3, r2
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	442b      	add	r3, r5
 8001ff0:	881b      	ldrh	r3, [r3, #0]
 8001ff2:	440b      	add	r3, r1
 8001ff4:	b29d      	uxth	r5, r3
 8001ff6:	88fa      	ldrh	r2, [r7, #6]
 8001ff8:	4913      	ldr	r1, [pc, #76]	; (8002048 <drawGround+0xa8>)
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	4413      	add	r3, r2
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	440b      	add	r3, r1
 8002004:	3306      	adds	r3, #6
 8002006:	8819      	ldrh	r1, [r3, #0]
 8002008:	88fa      	ldrh	r2, [r7, #6]
 800200a:	4e0f      	ldr	r6, [pc, #60]	; (8002048 <drawGround+0xa8>)
 800200c:	4613      	mov	r3, r2
 800200e:	005b      	lsls	r3, r3, #1
 8002010:	4413      	add	r3, r2
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	4433      	add	r3, r6
 8002016:	3302      	adds	r3, #2
 8002018:	881b      	ldrh	r3, [r3, #0]
 800201a:	440b      	add	r3, r1
 800201c:	b29b      	uxth	r3, r3
 800201e:	2200      	movs	r2, #0
 8002020:	9200      	str	r2, [sp, #0]
 8002022:	462a      	mov	r2, r5
 8002024:	4621      	mov	r1, r4
 8002026:	f002 fabb 	bl	80045a0 <ILI9341_DrawFilledRectangle>
    for(uint16_t i=0; i<=indexTile; i++){
 800202a:	88fb      	ldrh	r3, [r7, #6]
 800202c:	3301      	adds	r3, #1
 800202e:	80fb      	strh	r3, [r7, #6]
 8002030:	88fb      	ldrh	r3, [r7, #6]
 8002032:	4a06      	ldr	r2, [pc, #24]	; (800204c <drawGround+0xac>)
 8002034:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002038:	4293      	cmp	r3, r2
 800203a:	ddb7      	ble.n	8001fac <drawGround+0xc>
    }
}
 800203c:	bf00      	nop
 800203e:	bf00      	nop
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002046:	bf00      	nop
 8002048:	20000a8c 	.word	0x20000a8c
 800204c:	20000004 	.word	0x20000004

08002050 <PORTS_adc_init>:
 * @func	void PORTS_adc_init(void)
 * @post	A l'issue de l'excution de cette fonction, le tableau adc_id contient pour chaque canal son rang dans le tableau des valeurs mesures (adc_converted_value)
 * @post	Chaque canal non utilis comme analogique a un champ  -1 dans le tableau adc_id.
 */
static void PORTS_adc_init(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af02      	add	r7, sp, #8
	uint8_t channel;
	ADC_ChannelConfTypeDef sConfig;

	// Initialisation du tableau des id des convertisseurs analogique numrique. Chaque canal non utilis verra sa case  -1.
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8002056:	2300      	movs	r3, #0
 8002058:	73fb      	strb	r3, [r7, #15]
 800205a:	e006      	b.n	800206a <PORTS_adc_init+0x1a>
		adc_id[channel] = -1;
 800205c:	7bfb      	ldrb	r3, [r7, #15]
 800205e:	4a34      	ldr	r2, [pc, #208]	; (8002130 <PORTS_adc_init+0xe0>)
 8002060:	21ff      	movs	r1, #255	; 0xff
 8002062:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8002064:	7bfb      	ldrb	r3, [r7, #15]
 8002066:	3301      	adds	r3, #1
 8002068:	73fb      	strb	r3, [r7, #15]
 800206a:	7bfb      	ldrb	r3, [r7, #15]
 800206c:	2b12      	cmp	r3, #18
 800206e:	d9f5      	bls.n	800205c <PORTS_adc_init+0xc>

	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002070:	2307      	movs	r3, #7
 8002072:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 0;
 8002074:	2300      	movs	r3, #0
 8002076:	607b      	str	r3, [r7, #4]

	#if	USE_AN0
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8002078:	2301      	movs	r3, #1
 800207a:	9300      	str	r3, [sp, #0]
 800207c:	2300      	movs	r3, #0
 800207e:	2203      	movs	r2, #3
 8002080:	2101      	movs	r1, #1
 8002082:	482c      	ldr	r0, [pc, #176]	; (8002134 <PORTS_adc_init+0xe4>)
 8002084:	f000 fa0e 	bl	80024a4 <BSP_GPIO_PinCfg>
		adc_id[ADC_0] = (int8_t)sConfig.Rank;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	b25a      	sxtb	r2, r3
 800208c:	4b28      	ldr	r3, [pc, #160]	; (8002130 <PORTS_adc_init+0xe0>)
 800208e:	701a      	strb	r2, [r3, #0]
		sConfig.Rank++;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	3301      	adds	r3, #1
 8002094:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_0;
 8002096:	2300      	movs	r3, #0
 8002098:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 800209a:	463b      	mov	r3, r7
 800209c:	4619      	mov	r1, r3
 800209e:	4826      	ldr	r0, [pc, #152]	; (8002138 <PORTS_adc_init+0xe8>)
 80020a0:	f002 fde4 	bl	8004c6c <HAL_ADC_ConfigChannel>
	#endif
	#if	USE_AN1
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_1, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 80020a4:	2301      	movs	r3, #1
 80020a6:	9300      	str	r3, [sp, #0]
 80020a8:	2300      	movs	r3, #0
 80020aa:	2203      	movs	r2, #3
 80020ac:	2102      	movs	r1, #2
 80020ae:	4821      	ldr	r0, [pc, #132]	; (8002134 <PORTS_adc_init+0xe4>)
 80020b0:	f000 f9f8 	bl	80024a4 <BSP_GPIO_PinCfg>
		adc_id[ADC_1] = (int8_t)sConfig.Rank;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	b25a      	sxtb	r2, r3
 80020b8:	4b1d      	ldr	r3, [pc, #116]	; (8002130 <PORTS_adc_init+0xe0>)
 80020ba:	705a      	strb	r2, [r3, #1]
		sConfig.Rank++;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	3301      	adds	r3, #1
 80020c0:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_1;
 80020c2:	2301      	movs	r3, #1
 80020c4:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 80020c6:	463b      	mov	r3, r7
 80020c8:	4619      	mov	r1, r3
 80020ca:	481b      	ldr	r0, [pc, #108]	; (8002138 <PORTS_adc_init+0xe8>)
 80020cc:	f002 fdce 	bl	8004c6c <HAL_ADC_ConfigChannel>
	#endif
	#if	USE_AN2
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 80020d0:	2301      	movs	r3, #1
 80020d2:	9300      	str	r3, [sp, #0]
 80020d4:	2300      	movs	r3, #0
 80020d6:	2203      	movs	r2, #3
 80020d8:	2104      	movs	r1, #4
 80020da:	4816      	ldr	r0, [pc, #88]	; (8002134 <PORTS_adc_init+0xe4>)
 80020dc:	f000 f9e2 	bl	80024a4 <BSP_GPIO_PinCfg>
		adc_id[ADC_2] = (int8_t)sConfig.Rank;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	b25a      	sxtb	r2, r3
 80020e4:	4b12      	ldr	r3, [pc, #72]	; (8002130 <PORTS_adc_init+0xe0>)
 80020e6:	709a      	strb	r2, [r3, #2]
		sConfig.Rank++;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	3301      	adds	r3, #1
 80020ec:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_2;
 80020ee:	2302      	movs	r3, #2
 80020f0:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 80020f2:	463b      	mov	r3, r7
 80020f4:	4619      	mov	r1, r3
 80020f6:	4810      	ldr	r0, [pc, #64]	; (8002138 <PORTS_adc_init+0xe8>)
 80020f8:	f002 fdb8 	bl	8004c6c <HAL_ADC_ConfigChannel>
	#endif
	#if	USE_AN3
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 80020fc:	2301      	movs	r3, #1
 80020fe:	9300      	str	r3, [sp, #0]
 8002100:	2300      	movs	r3, #0
 8002102:	2203      	movs	r2, #3
 8002104:	2108      	movs	r1, #8
 8002106:	480b      	ldr	r0, [pc, #44]	; (8002134 <PORTS_adc_init+0xe4>)
 8002108:	f000 f9cc 	bl	80024a4 <BSP_GPIO_PinCfg>
		adc_id[ADC_3] = (int8_t)sConfig.Rank;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	b25a      	sxtb	r2, r3
 8002110:	4b07      	ldr	r3, [pc, #28]	; (8002130 <PORTS_adc_init+0xe0>)
 8002112:	70da      	strb	r2, [r3, #3]
		sConfig.Rank++;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	3301      	adds	r3, #1
 8002118:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_3;
 800211a:	2303      	movs	r3, #3
 800211c:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 800211e:	463b      	mov	r3, r7
 8002120:	4619      	mov	r1, r3
 8002122:	4805      	ldr	r0, [pc, #20]	; (8002138 <PORTS_adc_init+0xe8>)
 8002124:	f002 fda2 	bl	8004c6c <HAL_ADC_ConfigChannel>
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_17;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif

}
 8002128:	bf00      	nop
 800212a:	3710      	adds	r7, #16
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	20001438 	.word	0x20001438
 8002134:	40010800 	.word	0x40010800
 8002138:	2000144c 	.word	0x2000144c

0800213c <ADC_init>:
 * @brief	Cette fonction initialise le priphrique ADC1, ainsi que le DMA (direct memory access).
 * @func	void ADC_init(void)
 * @post	A l'issue de l'excution de cette fonction, des conversions analogiques sont menes en permanence par l'ADC... et mettent  jour un tableau adc_converted_value que l'on peut consulter.
 */
void ADC_init(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b086      	sub	sp, #24
 8002140:	af00      	add	r7, sp, #0
	__HAL_RCC_ADC1_CLK_ENABLE();
 8002142:	4b4a      	ldr	r3, [pc, #296]	; (800226c <ADC_init+0x130>)
 8002144:	699b      	ldr	r3, [r3, #24]
 8002146:	4a49      	ldr	r2, [pc, #292]	; (800226c <ADC_init+0x130>)
 8002148:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800214c:	6193      	str	r3, [r2, #24]
 800214e:	4b47      	ldr	r3, [pc, #284]	; (800226c <ADC_init+0x130>)
 8002150:	699b      	ldr	r3, [r3, #24]
 8002152:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002156:	60bb      	str	r3, [r7, #8]
 8002158:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_ADC_CONFIG(RCC_ADCPCLK2_DIV6);
 800215a:	4b44      	ldr	r3, [pc, #272]	; (800226c <ADC_init+0x130>)
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002162:	4a42      	ldr	r2, [pc, #264]	; (800226c <ADC_init+0x130>)
 8002164:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002168:	6053      	str	r3, [r2, #4]

	//Dclenchements de l'ADC par le TIMER3 (TRGO)
	TIM_HandleTypeDef * htim;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIMER_run_us(TIMER3_ID,1000, FALSE);			//1 mesure par ms. (choix arbitraire, c'est un exemple...vous pouvez changer cette priode de mesure !)
 800216a:	2200      	movs	r2, #0
 800216c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002170:	2002      	movs	r0, #2
 8002172:	f000 ff41 	bl	8002ff8 <TIMER_run_us>
	htim = TIMER_get_phandler(TIMER3_ID);
 8002176:	2002      	movs	r0, #2
 8002178:	f001 f886 	bl	8003288 <TIMER_get_phandler>
 800217c:	6178      	str	r0, [r7, #20]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 800217e:	2330      	movs	r3, #48	; 0x30
 8002180:	60fb      	str	r3, [r7, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002182:	2380      	movs	r3, #128	; 0x80
 8002184:	613b      	str	r3, [r7, #16]
	HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 8002186:	f107 030c 	add.w	r3, r7, #12
 800218a:	4619      	mov	r1, r3
 800218c:	6978      	ldr	r0, [r7, #20]
 800218e:	f004 ffb1 	bl	80070f4 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(htim,TIM_EVENTSOURCE_TRIGGER);
 8002192:	2140      	movs	r1, #64	; 0x40
 8002194:	6978      	ldr	r0, [r7, #20]
 8002196:	f004 ff24 	bl	8006fe2 <HAL_TIM_GenerateEvent>
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 800219a:	4b35      	ldr	r3, [pc, #212]	; (8002270 <ADC_init+0x134>)
 800219c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80021a0:	61da      	str	r2, [r3, #28]

	// Initialisation de l'ADC1
	hadc.Instance = ADC1;
 80021a2:	4b33      	ldr	r3, [pc, #204]	; (8002270 <ADC_init+0x134>)
 80021a4:	4a33      	ldr	r2, [pc, #204]	; (8002274 <ADC_init+0x138>)
 80021a6:	601a      	str	r2, [r3, #0]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;					//Alignement a droite des donnees mesurees dans le resultat sur 16 bits.
 80021a8:	4b31      	ldr	r3, [pc, #196]	; (8002270 <ADC_init+0x134>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	605a      	str	r2, [r3, #4]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;							//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 80021ae:	4b30      	ldr	r3, [pc, #192]	; (8002270 <ADC_init+0x134>)
 80021b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80021b4:	609a      	str	r2, [r3, #8]
	hadc.Init.ContinuousConvMode = DISABLE;						//Mode continu : ENABLE si mesures en continu. DISABLE si une seule mesure a effectuer.
 80021b6:	4b2e      	ldr	r3, [pc, #184]	; (8002270 <ADC_init+0x134>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	60da      	str	r2, [r3, #12]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;			//Nombre de conversions a effectuer dans un cycle de mesure. (minimum 1, maximum 18).
 80021bc:	4b2c      	ldr	r3, [pc, #176]	; (8002270 <ADC_init+0x134>)
 80021be:	2204      	movs	r2, #4
 80021c0:	611a      	str	r2, [r3, #16]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 80021c2:	4b2b      	ldr	r3, [pc, #172]	; (8002270 <ADC_init+0x134>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	615a      	str	r2, [r3, #20]
	hadc.Init.NbrOfDiscConversion = 0;
 80021c8:	4b29      	ldr	r3, [pc, #164]	; (8002270 <ADC_init+0x134>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	619a      	str	r2, [r3, #24]

	HAL_ADC_Init(&hadc);										//Initialisation de l'ADCx avec la structure remplie
 80021ce:	4828      	ldr	r0, [pc, #160]	; (8002270 <ADC_init+0x134>)
 80021d0:	f002 fb70 	bl	80048b4 <HAL_ADC_Init>

	// Initialisation des ports en analogique.
	PORTS_adc_init();
 80021d4:	f7ff ff3c 	bl	8002050 <PORTS_adc_init>

	//Configuration du DMA.
	__HAL_RCC_DMA1_CLK_ENABLE();
 80021d8:	4b24      	ldr	r3, [pc, #144]	; (800226c <ADC_init+0x130>)
 80021da:	695b      	ldr	r3, [r3, #20]
 80021dc:	4a23      	ldr	r2, [pc, #140]	; (800226c <ADC_init+0x130>)
 80021de:	f043 0301 	orr.w	r3, r3, #1
 80021e2:	6153      	str	r3, [r2, #20]
 80021e4:	4b21      	ldr	r3, [pc, #132]	; (800226c <ADC_init+0x130>)
 80021e6:	695b      	ldr	r3, [r3, #20]
 80021e8:	f003 0301 	and.w	r3, r3, #1
 80021ec:	607b      	str	r3, [r7, #4]
 80021ee:	687b      	ldr	r3, [r7, #4]
	hdma.Instance = DMA1_Channel1;
 80021f0:	4b21      	ldr	r3, [pc, #132]	; (8002278 <ADC_init+0x13c>)
 80021f2:	4a22      	ldr	r2, [pc, #136]	; (800227c <ADC_init+0x140>)
 80021f4:	601a      	str	r2, [r3, #0]
	hdma.XferCpltCallback = NULL;
 80021f6:	4b20      	ldr	r3, [pc, #128]	; (8002278 <ADC_init+0x13c>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	629a      	str	r2, [r3, #40]	; 0x28
	hdma.XferErrorCallback = NULL;
 80021fc:	4b1e      	ldr	r3, [pc, #120]	; (8002278 <ADC_init+0x13c>)
 80021fe:	2200      	movs	r2, #0
 8002200:	631a      	str	r2, [r3, #48]	; 0x30
	hdma.XferHalfCpltCallback = NULL;
 8002202:	4b1d      	ldr	r3, [pc, #116]	; (8002278 <ADC_init+0x13c>)
 8002204:	2200      	movs	r2, #0
 8002206:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY;				//On indique au priphrique DMA qu'il doit copier des donnes d'un priphrique vers la mmoire.
 8002208:	4b1b      	ldr	r3, [pc, #108]	; (8002278 <ADC_init+0x13c>)
 800220a:	2200      	movs	r2, #0
 800220c:	605a      	str	r2, [r3, #4]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;					//A chaque copie, l'adresse source des donnes n'est pas incrmente (il se sert dans le mme registre de l'ADC pour chaque nouvelle donne)
 800220e:	4b1a      	ldr	r3, [pc, #104]	; (8002278 <ADC_init+0x13c>)
 8002210:	2200      	movs	r2, #0
 8002212:	609a      	str	r2, [r3, #8]
	hdma.Init.MemInc = DMA_MINC_ENABLE;						//A chaque copie, l'adresse destination des donnes est  incrmente (il range les donnes en mmoire dans un tableau)
 8002214:	4b18      	ldr	r3, [pc, #96]	; (8002278 <ADC_init+0x13c>)
 8002216:	2280      	movs	r2, #128	; 0x80
 8002218:	60da      	str	r2, [r3, #12]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800221a:	4b17      	ldr	r3, [pc, #92]	; (8002278 <ADC_init+0x13c>)
 800221c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002220:	611a      	str	r2, [r3, #16]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002222:	4b15      	ldr	r3, [pc, #84]	; (8002278 <ADC_init+0x13c>)
 8002224:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002228:	615a      	str	r2, [r3, #20]
	hdma.Init.Mode = DMA_CIRCULAR;
 800222a:	4b13      	ldr	r3, [pc, #76]	; (8002278 <ADC_init+0x13c>)
 800222c:	2220      	movs	r2, #32
 800222e:	619a      	str	r2, [r3, #24]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 8002230:	4b11      	ldr	r3, [pc, #68]	; (8002278 <ADC_init+0x13c>)
 8002232:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002236:	61da      	str	r2, [r3, #28]
	HAL_DMA_Init(&hdma);
 8002238:	480f      	ldr	r0, [pc, #60]	; (8002278 <ADC_init+0x13c>)
 800223a:	f003 f81b 	bl	8005274 <HAL_DMA_Init>

	// Association entre le handler du DMA et celui de l'ADC
	__HAL_LINKDMA(&hadc, DMA_Handle, hdma);
 800223e:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <ADC_init+0x134>)
 8002240:	4a0d      	ldr	r2, [pc, #52]	; (8002278 <ADC_init+0x13c>)
 8002242:	621a      	str	r2, [r3, #32]
 8002244:	4b0c      	ldr	r3, [pc, #48]	; (8002278 <ADC_init+0x13c>)
 8002246:	4a0a      	ldr	r2, [pc, #40]	; (8002270 <ADC_init+0x134>)
 8002248:	625a      	str	r2, [r3, #36]	; 0x24

	//Configuration des interruptions.
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800224a:	2200      	movs	r2, #0
 800224c:	2100      	movs	r1, #0
 800224e:	200b      	movs	r0, #11
 8002250:	f002 ffcd 	bl	80051ee <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);				//Si vous souhaitez activer les interruption  chaque fin de remplissage DMA... dcommentez cette ligne.
 8002254:	200b      	movs	r0, #11
 8002256:	f002 ffe6 	bl	8005226 <HAL_NVIC_EnableIRQ>

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 800225a:	2204      	movs	r2, #4
 800225c:	4908      	ldr	r1, [pc, #32]	; (8002280 <ADC_init+0x144>)
 800225e:	4804      	ldr	r0, [pc, #16]	; (8002270 <ADC_init+0x134>)
 8002260:	f002 fc0a 	bl	8004a78 <HAL_ADC_Start_DMA>

}
 8002264:	bf00      	nop
 8002266:	3718      	adds	r7, #24
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40021000 	.word	0x40021000
 8002270:	2000144c 	.word	0x2000144c
 8002274:	40012400 	.word	0x40012400
 8002278:	2000147c 	.word	0x2000147c
 800227c:	40020008 	.word	0x40020008
 8002280:	200013ec 	.word	0x200013ec

08002284 <ADC_getValue>:
* @param	channel : un canal de ADC_0  ADC_15
* @retval 	un entier sign sur 16 bits, correspondant  la valeur demande, pouvant aller de 0  4095 (l'ADC mesure sur 12 bits).
* @retval	Cette fonction retourne -1 si l'on demande un canal ADC qui n'a pas t initialis (le define USE_ADCx correspondant est comment)
*/
int16_t ADC_getValue(adc_id_e channel)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	4603      	mov	r3, r0
 800228c:	71fb      	strb	r3, [r7, #7]
	if(adc_id[channel] == -1 || channel >= ADC_CHANNEL_NB)
 800228e:	79fb      	ldrb	r3, [r7, #7]
 8002290:	4a0d      	ldr	r2, [pc, #52]	; (80022c8 <ADC_getValue+0x44>)
 8002292:	56d3      	ldrsb	r3, [r2, r3]
 8002294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002298:	d002      	beq.n	80022a0 <ADC_getValue+0x1c>
 800229a:	79fb      	ldrb	r3, [r7, #7]
 800229c:	2b12      	cmp	r3, #18
 800229e:	d907      	bls.n	80022b0 <ADC_getValue+0x2c>
	{
		printf("Lecture de la valeur du canal analogique numrique %d : non utilis ou non initialis !\n", channel);
 80022a0:	79fb      	ldrb	r3, [r7, #7]
 80022a2:	4619      	mov	r1, r3
 80022a4:	4809      	ldr	r0, [pc, #36]	; (80022cc <ADC_getValue+0x48>)
 80022a6:	f005 fe45 	bl	8007f34 <printf>
		return -1;
 80022aa:	f04f 33ff 	mov.w	r3, #4294967295
 80022ae:	e007      	b.n	80022c0 <ADC_getValue+0x3c>
	}
	return (int16_t)adc_converted_value[adc_id[channel]];
 80022b0:	79fb      	ldrb	r3, [r7, #7]
 80022b2:	4a05      	ldr	r2, [pc, #20]	; (80022c8 <ADC_getValue+0x44>)
 80022b4:	56d3      	ldrsb	r3, [r2, r3]
 80022b6:	461a      	mov	r2, r3
 80022b8:	4b05      	ldr	r3, [pc, #20]	; (80022d0 <ADC_getValue+0x4c>)
 80022ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022be:	b21b      	sxth	r3, r3
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3708      	adds	r7, #8
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	20001438 	.word	0x20001438
 80022cc:	0800dc88 	.word	0x0800dc88
 80022d0:	200013ec 	.word	0x200013ec

080022d4 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 80022d8:	4b07      	ldr	r3, [pc, #28]	; (80022f8 <DMA1_Channel1_IRQHandler+0x24>)
 80022da:	2201      	movs	r2, #1
 80022dc:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 80022de:	4807      	ldr	r0, [pc, #28]	; (80022fc <DMA1_Channel1_IRQHandler+0x28>)
 80022e0:	f003 f8f8 	bl	80054d4 <HAL_DMA_IRQHandler>
	if(callback_function)
 80022e4:	4b06      	ldr	r3, [pc, #24]	; (8002300 <DMA1_Channel1_IRQHandler+0x2c>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d002      	beq.n	80022f2 <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 80022ec:	4b04      	ldr	r3, [pc, #16]	; (8002300 <DMA1_Channel1_IRQHandler+0x2c>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4798      	blx	r3
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	200014c4 	.word	0x200014c4
 80022fc:	2000147c 	.word	0x2000147c
 8002300:	200014c0 	.word	0x200014c0

08002304 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	4603      	mov	r3, r0
 800230c:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 800230e:	79fb      	ldrb	r3, [r7, #7]
 8002310:	2201      	movs	r2, #1
 8002312:	fa02 f303 	lsl.w	r3, r2, r3
 8002316:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8002318:	4b10      	ldr	r3, [pc, #64]	; (800235c <EXTI_call+0x58>)
 800231a:	695a      	ldr	r2, [r3, #20]
 800231c:	89fb      	ldrh	r3, [r7, #14]
 800231e:	4013      	ands	r3, r2
 8002320:	2b00      	cmp	r3, #0
 8002322:	d016      	beq.n	8002352 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8002324:	4a0d      	ldr	r2, [pc, #52]	; (800235c <EXTI_call+0x58>)
 8002326:	89fb      	ldrh	r3, [r7, #14]
 8002328:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 800232a:	4b0d      	ldr	r3, [pc, #52]	; (8002360 <EXTI_call+0x5c>)
 800232c:	881a      	ldrh	r2, [r3, #0]
 800232e:	89fb      	ldrh	r3, [r7, #14]
 8002330:	4013      	ands	r3, r2
 8002332:	b29b      	uxth	r3, r3
 8002334:	2b00      	cmp	r3, #0
 8002336:	d00c      	beq.n	8002352 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8002338:	79fb      	ldrb	r3, [r7, #7]
 800233a:	4a0a      	ldr	r2, [pc, #40]	; (8002364 <EXTI_call+0x60>)
 800233c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d006      	beq.n	8002352 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8002344:	79fb      	ldrb	r3, [r7, #7]
 8002346:	4a07      	ldr	r2, [pc, #28]	; (8002364 <EXTI_call+0x60>)
 8002348:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800234c:	89fa      	ldrh	r2, [r7, #14]
 800234e:	4610      	mov	r0, r2
 8002350:	4798      	blx	r3
		}
	}
}
 8002352:	bf00      	nop
 8002354:	3710      	adds	r7, #16
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40010400 	.word	0x40010400
 8002360:	20001508 	.word	0x20001508
 8002364:	200014c8 	.word	0x200014c8

08002368 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
	EXTI_call(0);
 800236c:	2000      	movs	r0, #0
 800236e:	f7ff ffc9 	bl	8002304 <EXTI_call>
}
 8002372:	bf00      	nop
 8002374:	bd80      	pop	{r7, pc}

08002376 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8002376:	b580      	push	{r7, lr}
 8002378:	af00      	add	r7, sp, #0
	EXTI_call(1);
 800237a:	2001      	movs	r0, #1
 800237c:	f7ff ffc2 	bl	8002304 <EXTI_call>
}
 8002380:	bf00      	nop
 8002382:	bd80      	pop	{r7, pc}

08002384 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8002388:	2002      	movs	r0, #2
 800238a:	f7ff ffbb 	bl	8002304 <EXTI_call>
}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}

08002392 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8002392:	b580      	push	{r7, lr}
 8002394:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8002396:	2003      	movs	r0, #3
 8002398:	f7ff ffb4 	bl	8002304 <EXTI_call>
}
 800239c:	bf00      	nop
 800239e:	bd80      	pop	{r7, pc}

080023a0 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
	EXTI_call(4);
 80023a4:	2004      	movs	r0, #4
 80023a6:	f7ff ffad 	bl	8002304 <EXTI_call>
}
 80023aa:	bf00      	nop
 80023ac:	bd80      	pop	{r7, pc}

080023ae <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 80023ae:	b580      	push	{r7, lr}
 80023b0:	af00      	add	r7, sp, #0
	EXTI_call(5);
 80023b2:	2005      	movs	r0, #5
 80023b4:	f7ff ffa6 	bl	8002304 <EXTI_call>
	EXTI_call(6);
 80023b8:	2006      	movs	r0, #6
 80023ba:	f7ff ffa3 	bl	8002304 <EXTI_call>
	EXTI_call(7);
 80023be:	2007      	movs	r0, #7
 80023c0:	f7ff ffa0 	bl	8002304 <EXTI_call>
	EXTI_call(8);
 80023c4:	2008      	movs	r0, #8
 80023c6:	f7ff ff9d 	bl	8002304 <EXTI_call>
	EXTI_call(9);
 80023ca:	2009      	movs	r0, #9
 80023cc:	f7ff ff9a 	bl	8002304 <EXTI_call>
}
 80023d0:	bf00      	nop
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
	EXTI_call(10);
 80023d8:	200a      	movs	r0, #10
 80023da:	f7ff ff93 	bl	8002304 <EXTI_call>
	EXTI_call(11);
 80023de:	200b      	movs	r0, #11
 80023e0:	f7ff ff90 	bl	8002304 <EXTI_call>
	EXTI_call(12);
 80023e4:	200c      	movs	r0, #12
 80023e6:	f7ff ff8d 	bl	8002304 <EXTI_call>
	EXTI_call(13);
 80023ea:	200d      	movs	r0, #13
 80023ec:	f7ff ff8a 	bl	8002304 <EXTI_call>
	EXTI_call(14);
 80023f0:	200e      	movs	r0, #14
 80023f2:	f7ff ff87 	bl	8002304 <EXTI_call>
	EXTI_call(15);
 80023f6:	200f      	movs	r0, #15
 80023f8:	f7ff ff84 	bl	8002304 <EXTI_call>
}
 80023fc:	bf00      	nop
 80023fe:	bd80      	pop	{r7, pc}

08002400 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8002400:	b480      	push	{r7}
 8002402:	b087      	sub	sp, #28
 8002404:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8002406:	4b26      	ldr	r3, [pc, #152]	; (80024a0 <BSP_GPIO_Enable+0xa0>)
 8002408:	699b      	ldr	r3, [r3, #24]
 800240a:	4a25      	ldr	r2, [pc, #148]	; (80024a0 <BSP_GPIO_Enable+0xa0>)
 800240c:	f043 0304 	orr.w	r3, r3, #4
 8002410:	6193      	str	r3, [r2, #24]
 8002412:	4b23      	ldr	r3, [pc, #140]	; (80024a0 <BSP_GPIO_Enable+0xa0>)
 8002414:	699b      	ldr	r3, [r3, #24]
 8002416:	f003 0304 	and.w	r3, r3, #4
 800241a:	617b      	str	r3, [r7, #20]
 800241c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800241e:	4b20      	ldr	r3, [pc, #128]	; (80024a0 <BSP_GPIO_Enable+0xa0>)
 8002420:	699b      	ldr	r3, [r3, #24]
 8002422:	4a1f      	ldr	r2, [pc, #124]	; (80024a0 <BSP_GPIO_Enable+0xa0>)
 8002424:	f043 0308 	orr.w	r3, r3, #8
 8002428:	6193      	str	r3, [r2, #24]
 800242a:	4b1d      	ldr	r3, [pc, #116]	; (80024a0 <BSP_GPIO_Enable+0xa0>)
 800242c:	699b      	ldr	r3, [r3, #24]
 800242e:	f003 0308 	and.w	r3, r3, #8
 8002432:	613b      	str	r3, [r7, #16]
 8002434:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002436:	4b1a      	ldr	r3, [pc, #104]	; (80024a0 <BSP_GPIO_Enable+0xa0>)
 8002438:	699b      	ldr	r3, [r3, #24]
 800243a:	4a19      	ldr	r2, [pc, #100]	; (80024a0 <BSP_GPIO_Enable+0xa0>)
 800243c:	f043 0310 	orr.w	r3, r3, #16
 8002440:	6193      	str	r3, [r2, #24]
 8002442:	4b17      	ldr	r3, [pc, #92]	; (80024a0 <BSP_GPIO_Enable+0xa0>)
 8002444:	699b      	ldr	r3, [r3, #24]
 8002446:	f003 0310 	and.w	r3, r3, #16
 800244a:	60fb      	str	r3, [r7, #12]
 800244c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800244e:	4b14      	ldr	r3, [pc, #80]	; (80024a0 <BSP_GPIO_Enable+0xa0>)
 8002450:	699b      	ldr	r3, [r3, #24]
 8002452:	4a13      	ldr	r2, [pc, #76]	; (80024a0 <BSP_GPIO_Enable+0xa0>)
 8002454:	f043 0320 	orr.w	r3, r3, #32
 8002458:	6193      	str	r3, [r2, #24]
 800245a:	4b11      	ldr	r3, [pc, #68]	; (80024a0 <BSP_GPIO_Enable+0xa0>)
 800245c:	699b      	ldr	r3, [r3, #24]
 800245e:	f003 0320 	and.w	r3, r3, #32
 8002462:	60bb      	str	r3, [r7, #8]
 8002464:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002466:	4b0e      	ldr	r3, [pc, #56]	; (80024a0 <BSP_GPIO_Enable+0xa0>)
 8002468:	699b      	ldr	r3, [r3, #24]
 800246a:	4a0d      	ldr	r2, [pc, #52]	; (80024a0 <BSP_GPIO_Enable+0xa0>)
 800246c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002470:	6193      	str	r3, [r2, #24]
 8002472:	4b0b      	ldr	r3, [pc, #44]	; (80024a0 <BSP_GPIO_Enable+0xa0>)
 8002474:	699b      	ldr	r3, [r3, #24]
 8002476:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800247a:	607b      	str	r3, [r7, #4]
 800247c:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 800247e:	4b08      	ldr	r3, [pc, #32]	; (80024a0 <BSP_GPIO_Enable+0xa0>)
 8002480:	699b      	ldr	r3, [r3, #24]
 8002482:	4a07      	ldr	r2, [pc, #28]	; (80024a0 <BSP_GPIO_Enable+0xa0>)
 8002484:	f043 0301 	orr.w	r3, r3, #1
 8002488:	6193      	str	r3, [r2, #24]
 800248a:	4b05      	ldr	r3, [pc, #20]	; (80024a0 <BSP_GPIO_Enable+0xa0>)
 800248c:	699b      	ldr	r3, [r3, #24]
 800248e:	f003 0301 	and.w	r3, r3, #1
 8002492:	603b      	str	r3, [r7, #0]
 8002494:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 8002496:	bf00      	nop
 8002498:	371c      	adds	r7, #28
 800249a:	46bd      	mov	sp, r7
 800249c:	bc80      	pop	{r7}
 800249e:	4770      	bx	lr
 80024a0:	40021000 	.word	0x40021000

080024a4 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b088      	sub	sp, #32
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	60f8      	str	r0, [r7, #12]
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	607a      	str	r2, [r7, #4]
 80024b0:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 80024be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024c0:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 80024c2:	f107 0310 	add.w	r3, r7, #16
 80024c6:	4619      	mov	r1, r3
 80024c8:	68f8      	ldr	r0, [r7, #12]
 80024ca:	f003 f937 	bl	800573c <HAL_GPIO_Init>
}
 80024ce:	bf00      	nop
 80024d0:	3720      	adds	r7, #32
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
	...

080024d8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80024dc:	f3bf 8f4f 	dsb	sy
}
 80024e0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80024e2:	4b06      	ldr	r3, [pc, #24]	; (80024fc <__NVIC_SystemReset+0x24>)
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80024ea:	4904      	ldr	r1, [pc, #16]	; (80024fc <__NVIC_SystemReset+0x24>)
 80024ec:	4b04      	ldr	r3, [pc, #16]	; (8002500 <__NVIC_SystemReset+0x28>)
 80024ee:	4313      	orrs	r3, r2
 80024f0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80024f2:	f3bf 8f4f 	dsb	sy
}
 80024f6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80024f8:	bf00      	nop
 80024fa:	e7fd      	b.n	80024f8 <__NVIC_SystemReset+0x20>
 80024fc:	e000ed00 	.word	0xe000ed00
 8002500:	05fa0004 	.word	0x05fa0004

08002504 <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b08a      	sub	sp, #40	; 0x28
 8002508:	af02      	add	r7, sp, #8
 800250a:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	4a80      	ldr	r2, [pc, #512]	; (8002710 <SPI_Init+0x20c>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d00a      	beq.n	800252a <SPI_Init+0x26>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	4a7f      	ldr	r2, [pc, #508]	; (8002714 <SPI_Init+0x210>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d006      	beq.n	800252a <SPI_Init+0x26>
 800251c:	4a7e      	ldr	r2, [pc, #504]	; (8002718 <SPI_Init+0x214>)
 800251e:	211e      	movs	r1, #30
 8002520:	487e      	ldr	r0, [pc, #504]	; (800271c <SPI_Init+0x218>)
 8002522:	f005 fd07 	bl	8007f34 <printf>
 8002526:	f7ff ffd7 	bl	80024d8 <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a79      	ldr	r2, [pc, #484]	; (8002714 <SPI_Init+0x210>)
 800252e:	4293      	cmp	r3, r2
 8002530:	bf0c      	ite	eq
 8002532:	2301      	moveq	r3, #1
 8002534:	2300      	movne	r3, #0
 8002536:	b2db      	uxtb	r3, r3
 8002538:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 800253a:	7ffb      	ldrb	r3, [r7, #31]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d130      	bne.n	80025a2 <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 8002540:	4b77      	ldr	r3, [pc, #476]	; (8002720 <SPI_Init+0x21c>)
 8002542:	699b      	ldr	r3, [r3, #24]
 8002544:	4a76      	ldr	r2, [pc, #472]	; (8002720 <SPI_Init+0x21c>)
 8002546:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800254a:	6193      	str	r3, [r2, #24]
 800254c:	4b74      	ldr	r3, [pc, #464]	; (8002720 <SPI_Init+0x21c>)
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002554:	61bb      	str	r3, [r7, #24]
 8002556:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002558:	4b71      	ldr	r3, [pc, #452]	; (8002720 <SPI_Init+0x21c>)
 800255a:	699b      	ldr	r3, [r3, #24]
 800255c:	4a70      	ldr	r2, [pc, #448]	; (8002720 <SPI_Init+0x21c>)
 800255e:	f043 0304 	orr.w	r3, r3, #4
 8002562:	6193      	str	r3, [r2, #24]
 8002564:	4b6e      	ldr	r3, [pc, #440]	; (8002720 <SPI_Init+0x21c>)
 8002566:	699b      	ldr	r3, [r3, #24]
 8002568:	f003 0304 	and.w	r3, r3, #4
 800256c:	617b      	str	r3, [r7, #20]
 800256e:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002570:	2303      	movs	r3, #3
 8002572:	9300      	str	r3, [sp, #0]
 8002574:	2301      	movs	r3, #1
 8002576:	2202      	movs	r2, #2
 8002578:	2120      	movs	r1, #32
 800257a:	486a      	ldr	r0, [pc, #424]	; (8002724 <SPI_Init+0x220>)
 800257c:	f7ff ff92 	bl	80024a4 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002580:	2303      	movs	r3, #3
 8002582:	9300      	str	r3, [sp, #0]
 8002584:	2301      	movs	r3, #1
 8002586:	2200      	movs	r2, #0
 8002588:	2140      	movs	r1, #64	; 0x40
 800258a:	4866      	ldr	r0, [pc, #408]	; (8002724 <SPI_Init+0x220>)
 800258c:	f7ff ff8a 	bl	80024a4 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002590:	2303      	movs	r3, #3
 8002592:	9300      	str	r3, [sp, #0]
 8002594:	2301      	movs	r3, #1
 8002596:	2202      	movs	r2, #2
 8002598:	2180      	movs	r1, #128	; 0x80
 800259a:	4862      	ldr	r0, [pc, #392]	; (8002724 <SPI_Init+0x220>)
 800259c:	f7ff ff82 	bl	80024a4 <BSP_GPIO_PinCfg>
 80025a0:	e032      	b.n	8002608 <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 80025a2:	4b5f      	ldr	r3, [pc, #380]	; (8002720 <SPI_Init+0x21c>)
 80025a4:	69db      	ldr	r3, [r3, #28]
 80025a6:	4a5e      	ldr	r2, [pc, #376]	; (8002720 <SPI_Init+0x21c>)
 80025a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025ac:	61d3      	str	r3, [r2, #28]
 80025ae:	4b5c      	ldr	r3, [pc, #368]	; (8002720 <SPI_Init+0x21c>)
 80025b0:	69db      	ldr	r3, [r3, #28]
 80025b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025b6:	613b      	str	r3, [r7, #16]
 80025b8:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 80025ba:	4b59      	ldr	r3, [pc, #356]	; (8002720 <SPI_Init+0x21c>)
 80025bc:	699b      	ldr	r3, [r3, #24]
 80025be:	4a58      	ldr	r2, [pc, #352]	; (8002720 <SPI_Init+0x21c>)
 80025c0:	f043 0308 	orr.w	r3, r3, #8
 80025c4:	6193      	str	r3, [r2, #24]
 80025c6:	4b56      	ldr	r3, [pc, #344]	; (8002720 <SPI_Init+0x21c>)
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	f003 0308 	and.w	r3, r3, #8
 80025ce:	60fb      	str	r3, [r7, #12]
 80025d0:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80025d2:	2303      	movs	r3, #3
 80025d4:	9300      	str	r3, [sp, #0]
 80025d6:	2301      	movs	r3, #1
 80025d8:	2202      	movs	r2, #2
 80025da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80025de:	4852      	ldr	r0, [pc, #328]	; (8002728 <SPI_Init+0x224>)
 80025e0:	f7ff ff60 	bl	80024a4 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80025e4:	2303      	movs	r3, #3
 80025e6:	9300      	str	r3, [sp, #0]
 80025e8:	2301      	movs	r3, #1
 80025ea:	2200      	movs	r2, #0
 80025ec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80025f0:	484d      	ldr	r0, [pc, #308]	; (8002728 <SPI_Init+0x224>)
 80025f2:	f7ff ff57 	bl	80024a4 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80025f6:	2303      	movs	r3, #3
 80025f8:	9300      	str	r3, [sp, #0]
 80025fa:	2301      	movs	r3, #1
 80025fc:	2202      	movs	r2, #2
 80025fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002602:	4849      	ldr	r0, [pc, #292]	; (8002728 <SPI_Init+0x224>)
 8002604:	f7ff ff4e 	bl	80024a4 <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 8002608:	7ffb      	ldrb	r3, [r7, #31]
 800260a:	4a48      	ldr	r2, [pc, #288]	; (800272c <SPI_Init+0x228>)
 800260c:	2158      	movs	r1, #88	; 0x58
 800260e:	fb01 f303 	mul.w	r3, r1, r3
 8002612:	4413      	add	r3, r2
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002618:	7ffb      	ldrb	r3, [r7, #31]
 800261a:	4a44      	ldr	r2, [pc, #272]	; (800272c <SPI_Init+0x228>)
 800261c:	2158      	movs	r1, #88	; 0x58
 800261e:	fb01 f303 	mul.w	r3, r1, r3
 8002622:	4413      	add	r3, r2
 8002624:	331c      	adds	r3, #28
 8002626:	2210      	movs	r2, #16
 8002628:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 800262a:	7ffb      	ldrb	r3, [r7, #31]
 800262c:	4a3f      	ldr	r2, [pc, #252]	; (800272c <SPI_Init+0x228>)
 800262e:	2158      	movs	r1, #88	; 0x58
 8002630:	fb01 f303 	mul.w	r3, r1, r3
 8002634:	4413      	add	r3, r2
 8002636:	3314      	adds	r3, #20
 8002638:	2200      	movs	r2, #0
 800263a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 800263c:	7ffb      	ldrb	r3, [r7, #31]
 800263e:	4a3b      	ldr	r2, [pc, #236]	; (800272c <SPI_Init+0x228>)
 8002640:	2158      	movs	r1, #88	; 0x58
 8002642:	fb01 f303 	mul.w	r3, r1, r3
 8002646:	4413      	add	r3, r2
 8002648:	3310      	adds	r3, #16
 800264a:	2200      	movs	r2, #0
 800264c:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800264e:	7ffb      	ldrb	r3, [r7, #31]
 8002650:	4a36      	ldr	r2, [pc, #216]	; (800272c <SPI_Init+0x228>)
 8002652:	2158      	movs	r1, #88	; 0x58
 8002654:	fb01 f303 	mul.w	r3, r1, r3
 8002658:	4413      	add	r3, r2
 800265a:	3328      	adds	r3, #40	; 0x28
 800265c:	2200      	movs	r2, #0
 800265e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 8002660:	7ffb      	ldrb	r3, [r7, #31]
 8002662:	4a32      	ldr	r2, [pc, #200]	; (800272c <SPI_Init+0x228>)
 8002664:	2158      	movs	r1, #88	; 0x58
 8002666:	fb01 f303 	mul.w	r3, r1, r3
 800266a:	4413      	add	r3, r2
 800266c:	332c      	adds	r3, #44	; 0x2c
 800266e:	2200      	movs	r2, #0
 8002670:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8002672:	7ffb      	ldrb	r3, [r7, #31]
 8002674:	4a2d      	ldr	r2, [pc, #180]	; (800272c <SPI_Init+0x228>)
 8002676:	2158      	movs	r1, #88	; 0x58
 8002678:	fb01 f303 	mul.w	r3, r1, r3
 800267c:	4413      	add	r3, r2
 800267e:	330c      	adds	r3, #12
 8002680:	2200      	movs	r2, #0
 8002682:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8002684:	7ffb      	ldrb	r3, [r7, #31]
 8002686:	4a29      	ldr	r2, [pc, #164]	; (800272c <SPI_Init+0x228>)
 8002688:	2158      	movs	r1, #88	; 0x58
 800268a:	fb01 f303 	mul.w	r3, r1, r3
 800268e:	4413      	add	r3, r2
 8002690:	3308      	adds	r3, #8
 8002692:	2200      	movs	r2, #0
 8002694:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002696:	7ffb      	ldrb	r3, [r7, #31]
 8002698:	4a24      	ldr	r2, [pc, #144]	; (800272c <SPI_Init+0x228>)
 800269a:	2158      	movs	r1, #88	; 0x58
 800269c:	fb01 f303 	mul.w	r3, r1, r3
 80026a0:	4413      	add	r3, r2
 80026a2:	3320      	adds	r3, #32
 80026a4:	2200      	movs	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 80026a8:	7ffb      	ldrb	r3, [r7, #31]
 80026aa:	4a20      	ldr	r2, [pc, #128]	; (800272c <SPI_Init+0x228>)
 80026ac:	2158      	movs	r1, #88	; 0x58
 80026ae:	fb01 f303 	mul.w	r3, r1, r3
 80026b2:	4413      	add	r3, r2
 80026b4:	3304      	adds	r3, #4
 80026b6:	f44f 7282 	mov.w	r2, #260	; 0x104
 80026ba:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 80026bc:	7ffb      	ldrb	r3, [r7, #31]
 80026be:	4a1b      	ldr	r2, [pc, #108]	; (800272c <SPI_Init+0x228>)
 80026c0:	2158      	movs	r1, #88	; 0x58
 80026c2:	fb01 f303 	mul.w	r3, r1, r3
 80026c6:	4413      	add	r3, r2
 80026c8:	3318      	adds	r3, #24
 80026ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026ce:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 80026d0:	7ffb      	ldrb	r3, [r7, #31]
 80026d2:	4a16      	ldr	r2, [pc, #88]	; (800272c <SPI_Init+0x228>)
 80026d4:	2158      	movs	r1, #88	; 0x58
 80026d6:	fb01 f303 	mul.w	r3, r1, r3
 80026da:	4413      	add	r3, r2
 80026dc:	3324      	adds	r3, #36	; 0x24
 80026de:	2200      	movs	r2, #0
 80026e0:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 80026e2:	7ffb      	ldrb	r3, [r7, #31]
 80026e4:	4a11      	ldr	r2, [pc, #68]	; (800272c <SPI_Init+0x228>)
 80026e6:	2158      	movs	r1, #88	; 0x58
 80026e8:	fb01 f303 	mul.w	r3, r1, r3
 80026ec:	4413      	add	r3, r2
 80026ee:	3351      	adds	r3, #81	; 0x51
 80026f0:	2200      	movs	r2, #0
 80026f2:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 80026f4:	7ffb      	ldrb	r3, [r7, #31]
 80026f6:	2258      	movs	r2, #88	; 0x58
 80026f8:	fb02 f303 	mul.w	r3, r2, r3
 80026fc:	4a0b      	ldr	r2, [pc, #44]	; (800272c <SPI_Init+0x228>)
 80026fe:	4413      	add	r3, r2
 8002700:	4618      	mov	r0, r3
 8002702:	f004 fba5 	bl	8006e50 <HAL_SPI_Init>
}
 8002706:	bf00      	nop
 8002708:	3720      	adds	r7, #32
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	40013000 	.word	0x40013000
 8002714:	40003800 	.word	0x40003800
 8002718:	0800dce4 	.word	0x0800dce4
 800271c:	0800dd04 	.word	0x0800dd04
 8002720:	40021000 	.word	0x40021000
 8002724:	40010800 	.word	0x40010800
 8002728:	40010c00 	.word	0x40010c00
 800272c:	2000150c 	.word	0x2000150c

08002730 <SPI_ReadNoRegister>:
 * @brief Cette fonction sert  recevoir une donne sur l'un des bus SPI.
 * @param SPIx est le SPI  lire.
 * @retval cette fonction retourne la donne lue sur le SPI choisi.
 */
uint8_t SPI_ReadNoRegister(SPI_TypeDef* SPIx)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
	uint8_t data;
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	4a14      	ldr	r2, [pc, #80]	; (800278c <SPI_ReadNoRegister+0x5c>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d00a      	beq.n	8002756 <SPI_ReadNoRegister+0x26>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	4a13      	ldr	r2, [pc, #76]	; (8002790 <SPI_ReadNoRegister+0x60>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d006      	beq.n	8002756 <SPI_ReadNoRegister+0x26>
 8002748:	4a12      	ldr	r2, [pc, #72]	; (8002794 <SPI_ReadNoRegister+0x64>)
 800274a:	2164      	movs	r1, #100	; 0x64
 800274c:	4812      	ldr	r0, [pc, #72]	; (8002798 <SPI_ReadNoRegister+0x68>)
 800274e:	f005 fbf1 	bl	8007f34 <printf>
 8002752:	f7ff fec1 	bl	80024d8 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4a0d      	ldr	r2, [pc, #52]	; (8002790 <SPI_ReadNoRegister+0x60>)
 800275a:	4293      	cmp	r3, r2
 800275c:	bf0c      	ite	eq
 800275e:	2301      	moveq	r3, #1
 8002760:	2300      	movne	r3, #0
 8002762:	b2db      	uxtb	r3, r3
 8002764:	73fb      	strb	r3, [r7, #15]
	data = 0x00;
 8002766:	2300      	movs	r3, #0
 8002768:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Receive(&hSPI[id],&data,1,100);
 800276a:	7bfb      	ldrb	r3, [r7, #15]
 800276c:	2258      	movs	r2, #88	; 0x58
 800276e:	fb02 f303 	mul.w	r3, r2, r3
 8002772:	4a0a      	ldr	r2, [pc, #40]	; (800279c <SPI_ReadNoRegister+0x6c>)
 8002774:	1898      	adds	r0, r3, r2
 8002776:	f107 010e 	add.w	r1, r7, #14
 800277a:	2364      	movs	r3, #100	; 0x64
 800277c:	2201      	movs	r2, #1
 800277e:	f003 ff14 	bl	80065aa <HAL_SPI_Receive>
	return data;
 8002782:	7bbb      	ldrb	r3, [r7, #14]
}
 8002784:	4618      	mov	r0, r3
 8002786:	3710      	adds	r7, #16
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	40013000 	.word	0x40013000
 8002790:	40003800 	.word	0x40003800
 8002794:	0800dce4 	.word	0x0800dce4
 8002798:	0800dd04 	.word	0x0800dd04
 800279c:	2000150c 	.word	0x2000150c

080027a0 <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b084      	sub	sp, #16
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	460b      	mov	r3, r1
 80027aa:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	4a12      	ldr	r2, [pc, #72]	; (80027f8 <SPI_WriteNoRegister+0x58>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d00a      	beq.n	80027ca <SPI_WriteNoRegister+0x2a>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	4a11      	ldr	r2, [pc, #68]	; (80027fc <SPI_WriteNoRegister+0x5c>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d006      	beq.n	80027ca <SPI_WriteNoRegister+0x2a>
 80027bc:	4a10      	ldr	r2, [pc, #64]	; (8002800 <SPI_WriteNoRegister+0x60>)
 80027be:	217f      	movs	r1, #127	; 0x7f
 80027c0:	4810      	ldr	r0, [pc, #64]	; (8002804 <SPI_WriteNoRegister+0x64>)
 80027c2:	f005 fbb7 	bl	8007f34 <printf>
 80027c6:	f7ff fe87 	bl	80024d8 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a0b      	ldr	r2, [pc, #44]	; (80027fc <SPI_WriteNoRegister+0x5c>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	bf0c      	ite	eq
 80027d2:	2301      	moveq	r3, #1
 80027d4:	2300      	movne	r3, #0
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 80027da:	7bfb      	ldrb	r3, [r7, #15]
 80027dc:	2258      	movs	r2, #88	; 0x58
 80027de:	fb02 f303 	mul.w	r3, r2, r3
 80027e2:	4a09      	ldr	r2, [pc, #36]	; (8002808 <SPI_WriteNoRegister+0x68>)
 80027e4:	1898      	adds	r0, r3, r2
 80027e6:	1cf9      	adds	r1, r7, #3
 80027e8:	2364      	movs	r3, #100	; 0x64
 80027ea:	2201      	movs	r2, #1
 80027ec:	f003 fd7d 	bl	80062ea <HAL_SPI_Transmit>
}
 80027f0:	bf00      	nop
 80027f2:	3710      	adds	r7, #16
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	40013000 	.word	0x40013000
 80027fc:	40003800 	.word	0x40003800
 8002800:	0800dce4 	.word	0x0800dce4
 8002804:	0800dd04 	.word	0x0800dd04
 8002808:	2000150c 	.word	0x2000150c

0800280c <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b086      	sub	sp, #24
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	4613      	mov	r3, r2
 8002818:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	4a12      	ldr	r2, [pc, #72]	; (8002868 <SPI_WriteMultiNoRegister+0x5c>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d00a      	beq.n	8002838 <SPI_WriteMultiNoRegister+0x2c>
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	4a11      	ldr	r2, [pc, #68]	; (800286c <SPI_WriteMultiNoRegister+0x60>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d006      	beq.n	8002838 <SPI_WriteMultiNoRegister+0x2c>
 800282a:	4a11      	ldr	r2, [pc, #68]	; (8002870 <SPI_WriteMultiNoRegister+0x64>)
 800282c:	218c      	movs	r1, #140	; 0x8c
 800282e:	4811      	ldr	r0, [pc, #68]	; (8002874 <SPI_WriteMultiNoRegister+0x68>)
 8002830:	f005 fb80 	bl	8007f34 <printf>
 8002834:	f7ff fe50 	bl	80024d8 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	4a0c      	ldr	r2, [pc, #48]	; (800286c <SPI_WriteMultiNoRegister+0x60>)
 800283c:	4293      	cmp	r3, r2
 800283e:	bf0c      	ite	eq
 8002840:	2301      	moveq	r3, #1
 8002842:	2300      	movne	r3, #0
 8002844:	b2db      	uxtb	r3, r3
 8002846:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 8002848:	7dfb      	ldrb	r3, [r7, #23]
 800284a:	2258      	movs	r2, #88	; 0x58
 800284c:	fb02 f303 	mul.w	r3, r2, r3
 8002850:	4a09      	ldr	r2, [pc, #36]	; (8002878 <SPI_WriteMultiNoRegister+0x6c>)
 8002852:	1898      	adds	r0, r3, r2
 8002854:	88fa      	ldrh	r2, [r7, #6]
 8002856:	2364      	movs	r3, #100	; 0x64
 8002858:	68b9      	ldr	r1, [r7, #8]
 800285a:	f003 fd46 	bl	80062ea <HAL_SPI_Transmit>
}
 800285e:	bf00      	nop
 8002860:	3718      	adds	r7, #24
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	40013000 	.word	0x40013000
 800286c:	40003800 	.word	0x40003800
 8002870:	0800dce4 	.word	0x0800dce4
 8002874:	0800dd04 	.word	0x0800dd04
 8002878:	2000150c 	.word	0x2000150c

0800287c <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	460b      	mov	r3, r1
 8002886:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002890:	2b00      	cmp	r3, #0
 8002892:	bf14      	ite	ne
 8002894:	2301      	movne	r3, #1
 8002896:	2300      	moveq	r3, #0
 8002898:	b2db      	uxtb	r3, r3
 800289a:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	4a1e      	ldr	r2, [pc, #120]	; (8002918 <TM_SPI_SetDataSize+0x9c>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	bf0c      	ite	eq
 80028a4:	2301      	moveq	r3, #1
 80028a6:	2300      	movne	r3, #0
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 80028b8:	78fb      	ldrb	r3, [r7, #3]
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d110      	bne.n	80028e0 <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 80028be:	7bbb      	ldrb	r3, [r7, #14]
 80028c0:	4a16      	ldr	r2, [pc, #88]	; (800291c <TM_SPI_SetDataSize+0xa0>)
 80028c2:	2158      	movs	r1, #88	; 0x58
 80028c4:	fb01 f303 	mul.w	r3, r1, r3
 80028c8:	4413      	add	r3, r2
 80028ca:	330c      	adds	r3, #12
 80028cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80028d0:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	601a      	str	r2, [r3, #0]
 80028de:	e00e      	b.n	80028fe <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 80028e0:	7bbb      	ldrb	r3, [r7, #14]
 80028e2:	4a0e      	ldr	r2, [pc, #56]	; (800291c <TM_SPI_SetDataSize+0xa0>)
 80028e4:	2158      	movs	r1, #88	; 0x58
 80028e6:	fb01 f303 	mul.w	r3, r1, r3
 80028ea:	4413      	add	r3, r2
 80028ec:	330c      	adds	r3, #12
 80028ee:	2200      	movs	r2, #0
 80028f0:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 800290a:	7bfb      	ldrb	r3, [r7, #15]
}
 800290c:	4618      	mov	r0, r3
 800290e:	3714      	adds	r7, #20
 8002910:	46bd      	mov	sp, r7
 8002912:	bc80      	pop	{r7}
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	40003800 	.word	0x40003800
 800291c:	2000150c 	.word	0x2000150c

08002920 <SPI_Cmd>:
 * @brief Permet d'envoyer une commande sur le bus SPI.
 * @param SPIx le SPI dont sur lequel on veut envoyer la commande.
 * @param NewState etat a envoyer comme commande au SPI
 */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	460b      	mov	r3, r1
 800292a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800292c:	78fb      	ldrb	r3, [r7, #3]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d006      	beq.n	8002940 <SPI_Cmd+0x20>
  {
    /* Enable the selected SPI peripheral */
	 SPIx->CR1 |= SPI_CR1_SPE;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
	 SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 800293e:	e006      	b.n	800294e <SPI_Cmd+0x2e>
	 SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8002948:	4013      	ands	r3, r2
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	6013      	str	r3, [r2, #0]
}
 800294e:	bf00      	nop
 8002950:	370c      	adds	r7, #12
 8002952:	46bd      	mov	sp, r7
 8002954:	bc80      	pop	{r7}
 8002956:	4770      	bx	lr

08002958 <SPI_setBaudRate>:
 * @param SPIx le SPI dont on veut modifier le baudRate.
 * @param BaudRate choisi, voir SPI_BAUDRATEPRESCALER_x o x vaut 2, 4, 8, 16, 32, 64, 128, 256
 * @pre SPI_Init(SPIx) must be called before
 */
void SPI_setBaudRate(SPI_TypeDef* SPIx, uint16_t SPI_BaudRatePrescaler)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	460b      	mov	r3, r1
 8002962:	807b      	strh	r3, [r7, #2]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	4a12      	ldr	r2, [pc, #72]	; (80029b0 <SPI_setBaudRate+0x58>)
 8002968:	4293      	cmp	r3, r2
 800296a:	bf0c      	ite	eq
 800296c:	2301      	moveq	r3, #1
 800296e:	2300      	movne	r3, #0
 8002970:	b2db      	uxtb	r3, r3
 8002972:	73fb      	strb	r3, [r7, #15]
	SPI_Cmd(SPIx, DISABLE);
 8002974:	2100      	movs	r1, #0
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f7ff ffd2 	bl	8002920 <SPI_Cmd>
	hSPI[id].Init.BaudRatePrescaler = SPI_BaudRatePrescaler;
 800297c:	7bfb      	ldrb	r3, [r7, #15]
 800297e:	887a      	ldrh	r2, [r7, #2]
 8002980:	490c      	ldr	r1, [pc, #48]	; (80029b4 <SPI_setBaudRate+0x5c>)
 8002982:	2058      	movs	r0, #88	; 0x58
 8002984:	fb00 f303 	mul.w	r3, r0, r3
 8002988:	440b      	add	r3, r1
 800298a:	331c      	adds	r3, #28
 800298c:	601a      	str	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 800298e:	7bfb      	ldrb	r3, [r7, #15]
 8002990:	2258      	movs	r2, #88	; 0x58
 8002992:	fb02 f303 	mul.w	r3, r2, r3
 8002996:	4a07      	ldr	r2, [pc, #28]	; (80029b4 <SPI_setBaudRate+0x5c>)
 8002998:	4413      	add	r3, r2
 800299a:	4618      	mov	r0, r3
 800299c:	f004 fa58 	bl	8006e50 <HAL_SPI_Init>
	SPI_Cmd(SPIx, ENABLE);
 80029a0:	2101      	movs	r1, #1
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f7ff ffbc 	bl	8002920 <SPI_Cmd>
}
 80029a8:	bf00      	nop
 80029aa:	3710      	adds	r7, #16
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	40003800 	.word	0x40003800
 80029b4:	2000150c 	.word	0x2000150c

080029b8 <SPI_getBaudrate>:

uint32_t SPI_getBaudrate(SPI_TypeDef* SPIx)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b085      	sub	sp, #20
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	4a0a      	ldr	r2, [pc, #40]	; (80029ec <SPI_getBaudrate+0x34>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	bf0c      	ite	eq
 80029c8:	2301      	moveq	r3, #1
 80029ca:	2300      	movne	r3, #0
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	73fb      	strb	r3, [r7, #15]
	return hSPI[id].Init.BaudRatePrescaler;
 80029d0:	7bfb      	ldrb	r3, [r7, #15]
 80029d2:	4a07      	ldr	r2, [pc, #28]	; (80029f0 <SPI_getBaudrate+0x38>)
 80029d4:	2158      	movs	r1, #88	; 0x58
 80029d6:	fb01 f303 	mul.w	r3, r1, r3
 80029da:	4413      	add	r3, r2
 80029dc:	331c      	adds	r3, #28
 80029de:	681b      	ldr	r3, [r3, #0]
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	3714      	adds	r7, #20
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bc80      	pop	{r7}
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	40003800 	.word	0x40003800
 80029f0:	2000150c 	.word	0x2000150c

080029f4 <__NVIC_SystemReset>:
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80029f8:	f3bf 8f4f 	dsb	sy
}
 80029fc:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80029fe:	4b06      	ldr	r3, [pc, #24]	; (8002a18 <__NVIC_SystemReset+0x24>)
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002a06:	4904      	ldr	r1, [pc, #16]	; (8002a18 <__NVIC_SystemReset+0x24>)
 8002a08:	4b04      	ldr	r3, [pc, #16]	; (8002a1c <__NVIC_SystemReset+0x28>)
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002a0e:	f3bf 8f4f 	dsb	sy
}
 8002a12:	bf00      	nop
    __NOP();
 8002a14:	bf00      	nop
 8002a16:	e7fd      	b.n	8002a14 <__NVIC_SystemReset+0x20>
 8002a18:	e000ed00 	.word	0xe000ed00
 8002a1c:	05fa0004 	.word	0x05fa0004

08002a20 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8002a24:	f7ff fcec 	bl	8002400 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 8002a28:	4b25      	ldr	r3, [pc, #148]	; (8002ac0 <HAL_MspInit+0xa0>)
 8002a2a:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002a2e:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 8002a30:	4b23      	ldr	r3, [pc, #140]	; (8002ac0 <HAL_MspInit+0xa0>)
 8002a32:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002a36:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 8002a38:	4b21      	ldr	r3, [pc, #132]	; (8002ac0 <HAL_MspInit+0xa0>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 8002a3e:	4b20      	ldr	r3, [pc, #128]	; (8002ac0 <HAL_MspInit+0xa0>)
 8002a40:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002a44:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8002a46:	4b1f      	ldr	r3, [pc, #124]	; (8002ac4 <HAL_MspInit+0xa4>)
 8002a48:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002a4c:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 8002a4e:	4b1d      	ldr	r3, [pc, #116]	; (8002ac4 <HAL_MspInit+0xa4>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 8002a54:	4b1b      	ldr	r3, [pc, #108]	; (8002ac4 <HAL_MspInit+0xa4>)
 8002a56:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002a5a:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8002a5c:	4b19      	ldr	r3, [pc, #100]	; (8002ac4 <HAL_MspInit+0xa4>)
 8002a5e:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002a62:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8002a64:	4b18      	ldr	r3, [pc, #96]	; (8002ac8 <HAL_MspInit+0xa8>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 8002a6a:	4b17      	ldr	r3, [pc, #92]	; (8002ac8 <HAL_MspInit+0xa8>)
 8002a6c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002a70:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 8002a72:	4b15      	ldr	r3, [pc, #84]	; (8002ac8 <HAL_MspInit+0xa8>)
 8002a74:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002a78:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8002a7a:	4b13      	ldr	r3, [pc, #76]	; (8002ac8 <HAL_MspInit+0xa8>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8002a80:	4b12      	ldr	r3, [pc, #72]	; (8002acc <HAL_MspInit+0xac>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 8002a86:	4b11      	ldr	r3, [pc, #68]	; (8002acc <HAL_MspInit+0xac>)
 8002a88:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002a8c:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 8002a8e:	4b0f      	ldr	r3, [pc, #60]	; (8002acc <HAL_MspInit+0xac>)
 8002a90:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002a94:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 8002a96:	4b0d      	ldr	r3, [pc, #52]	; (8002acc <HAL_MspInit+0xac>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 8002a9c:	4b0c      	ldr	r3, [pc, #48]	; (8002ad0 <HAL_MspInit+0xb0>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 8002aa2:	4b0b      	ldr	r3, [pc, #44]	; (8002ad0 <HAL_MspInit+0xb0>)
 8002aa4:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002aa8:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 8002aaa:	4b09      	ldr	r3, [pc, #36]	; (8002ad0 <HAL_MspInit+0xb0>)
 8002aac:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002ab0:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 8002ab2:	4b07      	ldr	r3, [pc, #28]	; (8002ad0 <HAL_MspInit+0xb0>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 8002ab8:	f000 f813 	bl	8002ae2 <SYS_ClockConfig>
}
 8002abc:	bf00      	nop
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	40010800 	.word	0x40010800
 8002ac4:	40010c00 	.word	0x40010c00
 8002ac8:	40011000 	.word	0x40011000
 8002acc:	40011400 	.word	0x40011400
 8002ad0:	40011800 	.word	0x40011800

08002ad4 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ad8:	2003      	movs	r0, #3
 8002ada:	f002 fb7d 	bl	80051d8 <HAL_NVIC_SetPriorityGrouping>
}
 8002ade:	bf00      	nop
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b090      	sub	sp, #64	; 0x40
 8002ae6:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8002ae8:	f107 0318 	add.w	r3, r7, #24
 8002aec:	2228      	movs	r2, #40	; 0x28
 8002aee:	2100      	movs	r1, #0
 8002af0:	4618      	mov	r0, r3
 8002af2:	f005 fa0b 	bl	8007f0c <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8002af6:	2302      	movs	r3, #2
 8002af8:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002afa:	2300      	movs	r3, #0
 8002afc:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8002afe:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002b02:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002b04:	2302      	movs	r3, #2
 8002b06:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b08:	2310      	movs	r3, #16
 8002b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8002b10:	2300      	movs	r3, #0
 8002b12:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8002b14:	2300      	movs	r3, #0
 8002b16:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8002b18:	f107 0318 	add.w	r3, r7, #24
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f002 ffc1 	bl	8005aa4 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b22:	2300      	movs	r3, #0
 8002b24:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8002b26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b2a:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b30:	2302      	movs	r3, #2
 8002b32:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8002b34:	230f      	movs	r3, #15
 8002b36:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8002b38:	1d3b      	adds	r3, r7, #4
 8002b3a:	2102      	movs	r1, #2
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f003 fa31 	bl	8005fa4 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8002b42:	f001 f981 	bl	8003e48 <SystemCoreClockUpdate>
}
 8002b46:	bf00      	nop
 8002b48:	3740      	adds	r7, #64	; 0x40
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
	...

08002b50 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8002b58:	2204      	movs	r2, #4
 8002b5a:	4902      	ldr	r1, [pc, #8]	; (8002b64 <_exit+0x14>)
 8002b5c:	2001      	movs	r0, #1
 8002b5e:	f000 f8db 	bl	8002d18 <_write>
	while (1) {
 8002b62:	e7fe      	b.n	8002b62 <_exit+0x12>
 8002b64:	0800dd40 	.word	0x0800dd40

08002b68 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b78:	605a      	str	r2, [r3, #4]
	return 0;
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bc80      	pop	{r7}
 8002b84:	4770      	bx	lr

08002b86 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8002b86:	b480      	push	{r7}
 8002b88:	af00      	add	r7, sp, #0
	return 1;
 8002b8a:	2301      	movs	r3, #1
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bc80      	pop	{r7}
 8002b92:	4770      	bx	lr

08002b94 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002b9e:	f004 ff41 	bl	8007a24 <__errno>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2216      	movs	r2, #22
 8002ba6:	601a      	str	r2, [r3, #0]
	return (-1);
 8002ba8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3708      	adds	r7, #8
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002bbc:	4b11      	ldr	r3, [pc, #68]	; (8002c04 <_sbrk+0x50>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d102      	bne.n	8002bca <_sbrk+0x16>
		heap_end = &end;
 8002bc4:	4b0f      	ldr	r3, [pc, #60]	; (8002c04 <_sbrk+0x50>)
 8002bc6:	4a10      	ldr	r2, [pc, #64]	; (8002c08 <_sbrk+0x54>)
 8002bc8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002bca:	4b0e      	ldr	r3, [pc, #56]	; (8002c04 <_sbrk+0x50>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002bd0:	4b0c      	ldr	r3, [pc, #48]	; (8002c04 <_sbrk+0x50>)
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4413      	add	r3, r2
 8002bd8:	466a      	mov	r2, sp
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d907      	bls.n	8002bee <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002bde:	f004 ff21 	bl	8007a24 <__errno>
 8002be2:	4603      	mov	r3, r0
 8002be4:	220c      	movs	r2, #12
 8002be6:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002be8:	f04f 33ff 	mov.w	r3, #4294967295
 8002bec:	e006      	b.n	8002bfc <_sbrk+0x48>
	}

	heap_end += incr;
 8002bee:	4b05      	ldr	r3, [pc, #20]	; (8002c04 <_sbrk+0x50>)
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	4a03      	ldr	r2, [pc, #12]	; (8002c04 <_sbrk+0x50>)
 8002bf8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3710      	adds	r7, #16
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}
 8002c04:	200015c4 	.word	0x200015c4
 8002c08:	20001a70 	.word	0x20001a70

08002c0c <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8002c16:	f004 ff05 	bl	8007a24 <__errno>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8002c20:	6838      	ldr	r0, [r7, #0]
 8002c22:	f7ff ffc7 	bl	8002bb4 <_sbrk>
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c2e:	d10b      	bne.n	8002c48 <_sbrk_r+0x3c>
 8002c30:	f004 fef8 	bl	8007a24 <__errno>
 8002c34:	4603      	mov	r3, r0
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d005      	beq.n	8002c48 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8002c3c:	f004 fef2 	bl	8007a24 <__errno>
 8002c40:	4603      	mov	r3, r0
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	601a      	str	r2, [r3, #0]
  return ret;
 8002c48:	68fb      	ldr	r3, [r7, #12]
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
	...

08002c54 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	71fb      	strb	r3, [r7, #7]
 8002c5e:	460b      	mov	r3, r1
 8002c60:	71bb      	strb	r3, [r7, #6]
 8002c62:	4613      	mov	r3, r2
 8002c64:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8002c66:	4b08      	ldr	r3, [pc, #32]	; (8002c88 <SYS_set_std_usart+0x34>)
 8002c68:	4a08      	ldr	r2, [pc, #32]	; (8002c8c <SYS_set_std_usart+0x38>)
 8002c6a:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8002c6c:	4a08      	ldr	r2, [pc, #32]	; (8002c90 <SYS_set_std_usart+0x3c>)
 8002c6e:	79fb      	ldrb	r3, [r7, #7]
 8002c70:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8002c72:	4a08      	ldr	r2, [pc, #32]	; (8002c94 <SYS_set_std_usart+0x40>)
 8002c74:	79bb      	ldrb	r3, [r7, #6]
 8002c76:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8002c78:	4a07      	ldr	r2, [pc, #28]	; (8002c98 <SYS_set_std_usart+0x44>)
 8002c7a:	797b      	ldrb	r3, [r7, #5]
 8002c7c:	7013      	strb	r3, [r2, #0]
}
 8002c7e:	bf00      	nop
 8002c80:	370c      	adds	r7, #12
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bc80      	pop	{r7}
 8002c86:	4770      	bx	lr
 8002c88:	200015c0 	.word	0x200015c0
 8002c8c:	e5e0e5e0 	.word	0xe5e0e5e0
 8002c90:	200015be 	.word	0x200015be
 8002c94:	200015bc 	.word	0x200015bc
 8002c98:	200015bd 	.word	0x200015bd

08002c9c <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b088      	sub	sp, #32
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	60b9      	str	r1, [r7, #8]
 8002ca6:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d122      	bne.n	8002cf8 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	61fb      	str	r3, [r7, #28]
 8002cb6:	e01a      	b.n	8002cee <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8002cb8:	bf00      	nop
 8002cba:	4b16      	ldr	r3, [pc, #88]	; (8002d14 <_read+0x78>)
 8002cbc:	781b      	ldrb	r3, [r3, #0]
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f000 fcba 	bl	8003638 <UART_data_ready>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d0f7      	beq.n	8002cba <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8002cca:	4b12      	ldr	r3, [pc, #72]	; (8002d14 <_read+0x78>)
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f000 fcd0 	bl	8003674 <UART_get_next_byte>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	1c5a      	adds	r2, r3, #1
 8002cdc:	60ba      	str	r2, [r7, #8]
 8002cde:	7dfa      	ldrb	r2, [r7, #23]
 8002ce0:	701a      	strb	r2, [r3, #0]
				num++;
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	3301      	adds	r3, #1
 8002cec:	61fb      	str	r3, [r7, #28]
 8002cee:	69fa      	ldr	r2, [r7, #28]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	dbe0      	blt.n	8002cb8 <_read+0x1c>
			}
			break;
 8002cf6:	e007      	b.n	8002d08 <_read+0x6c>
		default:
			errno = EBADF;
 8002cf8:	f004 fe94 	bl	8007a24 <__errno>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2209      	movs	r2, #9
 8002d00:	601a      	str	r2, [r3, #0]
			return -1;
 8002d02:	f04f 33ff 	mov.w	r3, #4294967295
 8002d06:	e000      	b.n	8002d0a <_read+0x6e>
	}
	return num;
 8002d08:	69bb      	ldr	r3, [r7, #24]
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3720      	adds	r7, #32
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	200015be 	.word	0x200015be

08002d18 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b086      	sub	sp, #24
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	60b9      	str	r1, [r7, #8]
 8002d22:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d003      	beq.n	8002d32 <_write+0x1a>
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d014      	beq.n	8002d5a <_write+0x42>
 8002d30:	e027      	b.n	8002d82 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 8002d32:	2300      	movs	r3, #0
 8002d34:	617b      	str	r3, [r7, #20]
 8002d36:	e00b      	b.n	8002d50 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8002d38:	4b18      	ldr	r3, [pc, #96]	; (8002d9c <_write+0x84>)
 8002d3a:	7818      	ldrb	r0, [r3, #0]
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	1c5a      	adds	r2, r3, #1
 8002d40:	60ba      	str	r2, [r7, #8]
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	4619      	mov	r1, r3
 8002d46:	f000 fcf1 	bl	800372c <UART_putc>
			for (n = 0; n < len; n++)
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	617b      	str	r3, [r7, #20]
 8002d50:	697a      	ldr	r2, [r7, #20]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	dbef      	blt.n	8002d38 <_write+0x20>
#endif
			}
			break;
 8002d58:	e01b      	b.n	8002d92 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	617b      	str	r3, [r7, #20]
 8002d5e:	e00b      	b.n	8002d78 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8002d60:	4b0f      	ldr	r3, [pc, #60]	; (8002da0 <_write+0x88>)
 8002d62:	7818      	ldrb	r0, [r3, #0]
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	1c5a      	adds	r2, r3, #1
 8002d68:	60ba      	str	r2, [r7, #8]
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	f000 fcdd 	bl	800372c <UART_putc>
			for (n = 0; n < len; n++)
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	3301      	adds	r3, #1
 8002d76:	617b      	str	r3, [r7, #20]
 8002d78:	697a      	ldr	r2, [r7, #20]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	dbef      	blt.n	8002d60 <_write+0x48>
#endif
			}
			break;
 8002d80:	e007      	b.n	8002d92 <_write+0x7a>
		default:
			errno = EBADF;
 8002d82:	f004 fe4f 	bl	8007a24 <__errno>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2209      	movs	r2, #9
 8002d8a:	601a      	str	r2, [r3, #0]
			return -1;
 8002d8c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d90:	e000      	b.n	8002d94 <_write+0x7c>
	}
	return len;
 8002d92:	687b      	ldr	r3, [r7, #4]
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3718      	adds	r7, #24
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	200015bc 	.word	0x200015bc
 8002da0:	200015bd 	.word	0x200015bd

08002da4 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8002da4:	b40f      	push	{r0, r1, r2, r3}
 8002da6:	b580      	push	{r7, lr}
 8002da8:	b0c2      	sub	sp, #264	; 0x108
 8002daa:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8002dac:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002db0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8002db4:	4638      	mov	r0, r7
 8002db6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8002dba:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002dbe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002dc2:	f007 fdf1 	bl	800a9a8 <vsnprintf>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8002dcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002dd0:	2bff      	cmp	r3, #255	; 0xff
 8002dd2:	d902      	bls.n	8002dda <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8002dd4:	23ff      	movs	r3, #255	; 0xff
 8002dd6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8002dda:	463b      	mov	r3, r7
 8002ddc:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8002de0:	4619      	mov	r1, r3
 8002de2:	2001      	movs	r0, #1
 8002de4:	f000 fce4 	bl	80037b0 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8002de8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8002df2:	46bd      	mov	sp, r7
 8002df4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002df8:	b004      	add	sp, #16
 8002dfa:	4770      	bx	lr

08002dfc <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b086      	sub	sp, #24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8002e06:	4b51      	ldr	r3, [pc, #324]	; (8002f4c <dump_trap_info+0x150>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a51      	ldr	r2, [pc, #324]	; (8002f50 <dump_trap_info+0x154>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d001      	beq.n	8002e14 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8002e10:	f7ff fdf0 	bl	80029f4 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002e14:	f3ef 8305 	mrs	r3, IPSR
 8002e18:	60fb      	str	r3, [r7, #12]
  return(result);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	4619      	mov	r1, r3
 8002e20:	484c      	ldr	r0, [pc, #304]	; (8002f54 <dump_trap_info+0x158>)
 8002e22:	f7ff ffbf 	bl	8002da4 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	f003 0308 	and.w	r3, r3, #8
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d003      	beq.n	8002e38 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8002e30:	4849      	ldr	r0, [pc, #292]	; (8002f58 <dump_trap_info+0x15c>)
 8002e32:	f7ff ffb7 	bl	8002da4 <dump_printf>
 8002e36:	e002      	b.n	8002e3e <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8002e38:	4848      	ldr	r0, [pc, #288]	; (8002f5c <dump_trap_info+0x160>)
 8002e3a:	f7ff ffb3 	bl	8002da4 <dump_printf>

	int offset, i;
	offset = 0;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8002e42:	4847      	ldr	r0, [pc, #284]	; (8002f60 <dump_trap_info+0x164>)
 8002e44:	f7ff ffae 	bl	8002da4 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	4413      	add	r3, r2
 8002e50:	6819      	ldr	r1, [r3, #0]
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	3301      	adds	r3, #1
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	4413      	add	r3, r2
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	461a      	mov	r2, r3
 8002e60:	4840      	ldr	r0, [pc, #256]	; (8002f64 <dump_trap_info+0x168>)
 8002e62:	f7ff ff9f 	bl	8002da4 <dump_printf>
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	3302      	adds	r3, #2
 8002e6a:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	4413      	add	r3, r2
 8002e74:	6819      	ldr	r1, [r3, #0]
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	3301      	adds	r3, #1
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	687a      	ldr	r2, [r7, #4]
 8002e7e:	4413      	add	r3, r2
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	461a      	mov	r2, r3
 8002e84:	4838      	ldr	r0, [pc, #224]	; (8002f68 <dump_trap_info+0x16c>)
 8002e86:	f7ff ff8d 	bl	8002da4 <dump_printf>
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	3302      	adds	r3, #2
 8002e8e:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	1c5a      	adds	r2, r3, #1
 8002e94:	617a      	str	r2, [r7, #20]
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	4832      	ldr	r0, [pc, #200]	; (8002f6c <dump_trap_info+0x170>)
 8002ea2:	f7ff ff7f 	bl	8002da4 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	1c5a      	adds	r2, r3, #1
 8002eaa:	617a      	str	r2, [r7, #20]
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	4413      	add	r3, r2
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	482e      	ldr	r0, [pc, #184]	; (8002f70 <dump_trap_info+0x174>)
 8002eb8:	f7ff ff74 	bl	8002da4 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	1c5a      	adds	r2, r3, #1
 8002ec0:	617a      	str	r2, [r7, #20]
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	4413      	add	r3, r2
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4619      	mov	r1, r3
 8002ecc:	4829      	ldr	r0, [pc, #164]	; (8002f74 <dump_trap_info+0x178>)
 8002ece:	f7ff ff69 	bl	8002da4 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	1c5a      	adds	r2, r3, #1
 8002ed6:	617a      	str	r2, [r7, #20]
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	4413      	add	r3, r2
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	4825      	ldr	r0, [pc, #148]	; (8002f78 <dump_trap_info+0x17c>)
 8002ee4:	f7ff ff5e 	bl	8002da4 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8002ee8:	4824      	ldr	r0, [pc, #144]	; (8002f7c <dump_trap_info+0x180>)
 8002eea:	f7ff ff5b 	bl	8002da4 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8002eee:	2300      	movs	r3, #0
 8002ef0:	613b      	str	r3, [r7, #16]
 8002ef2:	e019      	b.n	8002f28 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	f003 0303 	and.w	r3, r3, #3
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d105      	bne.n	8002f0c <dump_trap_info+0x110>
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d002      	beq.n	8002f0c <dump_trap_info+0x110>
			dump_printf("\n");
 8002f06:	481e      	ldr	r0, [pc, #120]	; (8002f80 <dump_trap_info+0x184>)
 8002f08:	f7ff ff4c 	bl	8002da4 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	1c5a      	adds	r2, r3, #1
 8002f10:	617a      	str	r2, [r7, #20]
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	687a      	ldr	r2, [r7, #4]
 8002f16:	4413      	add	r3, r2
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	4819      	ldr	r0, [pc, #100]	; (8002f84 <dump_trap_info+0x188>)
 8002f1e:	f7ff ff41 	bl	8002da4 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	3301      	adds	r3, #1
 8002f26:	613b      	str	r3, [r7, #16]
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	2b1f      	cmp	r3, #31
 8002f2c:	dc06      	bgt.n	8002f3c <dump_trap_info+0x140>
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	4413      	add	r3, r2
 8002f36:	4a14      	ldr	r2, [pc, #80]	; (8002f88 <dump_trap_info+0x18c>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d3db      	bcc.n	8002ef4 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8002f3c:	4810      	ldr	r0, [pc, #64]	; (8002f80 <dump_trap_info+0x184>)
 8002f3e:	f7ff ff31 	bl	8002da4 <dump_printf>
	dump_printf("END of Fault Handler\n");
 8002f42:	4812      	ldr	r0, [pc, #72]	; (8002f8c <dump_trap_info+0x190>)
 8002f44:	f7ff ff2e 	bl	8002da4 <dump_printf>
	while(1);
 8002f48:	e7fe      	b.n	8002f48 <dump_trap_info+0x14c>
 8002f4a:	bf00      	nop
 8002f4c:	200015c0 	.word	0x200015c0
 8002f50:	e5e0e5e0 	.word	0xe5e0e5e0
 8002f54:	0800dd84 	.word	0x0800dd84
 8002f58:	0800dda4 	.word	0x0800dda4
 8002f5c:	0800ddbc 	.word	0x0800ddbc
 8002f60:	0800ddd8 	.word	0x0800ddd8
 8002f64:	0800ddec 	.word	0x0800ddec
 8002f68:	0800de0c 	.word	0x0800de0c
 8002f6c:	0800de2c 	.word	0x0800de2c
 8002f70:	0800de3c 	.word	0x0800de3c
 8002f74:	0800de50 	.word	0x0800de50
 8002f78:	0800de64 	.word	0x0800de64
 8002f7c:	0800de78 	.word	0x0800de78
 8002f80:	0800de88 	.word	0x0800de88
 8002f84:	0800de8c 	.word	0x0800de8c
 8002f88:	20005000 	.word	0x20005000
 8002f8c:	0800de98 	.word	0x0800de98

08002f90 <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 8002f90:	f01e 0f04 	tst.w	lr, #4
 8002f94:	bf0c      	ite	eq
 8002f96:	f3ef 8008 	mrseq	r0, MSP
 8002f9a:	f3ef 8009 	mrsne	r0, PSP
 8002f9e:	4671      	mov	r1, lr
 8002fa0:	f7ff bf2c 	b.w	8002dfc <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8002fa4:	bf00      	nop
	...

08002fa8 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8002fac:	4802      	ldr	r0, [pc, #8]	; (8002fb8 <NMI_Handler+0x10>)
 8002fae:	f7ff fef9 	bl	8002da4 <dump_printf>
}
 8002fb2:	bf00      	nop
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	0800deb0 	.word	0x0800deb0

08002fbc <SVC_Handler>:

void SVC_Handler(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8002fc0:	4802      	ldr	r0, [pc, #8]	; (8002fcc <SVC_Handler+0x10>)
 8002fc2:	f7ff feef 	bl	8002da4 <dump_printf>
}
 8002fc6:	bf00      	nop
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	0800dec4 	.word	0x0800dec4

08002fd0 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8002fd4:	4802      	ldr	r0, [pc, #8]	; (8002fe0 <DebugMon_Handler+0x10>)
 8002fd6:	f7ff fee5 	bl	8002da4 <dump_printf>
}
 8002fda:	bf00      	nop
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	0800dee4 	.word	0x0800dee4

08002fe4 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8002fe8:	4802      	ldr	r0, [pc, #8]	; (8002ff4 <PendSV_Handler+0x10>)
 8002fea:	f7ff fedb 	bl	8002da4 <dump_printf>
}
 8002fee:	bf00      	nop
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	0800df00 	.word	0x0800df00

08002ff8 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8002ff8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002ffc:	b090      	sub	sp, #64	; 0x40
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	4603      	mov	r3, r0
 8003002:	60b9      	str	r1, [r7, #8]
 8003004:	607a      	str	r2, [r7, #4]
 8003006:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 8003008:	7bfb      	ldrb	r3, [r7, #15]
 800300a:	2b03      	cmp	r3, #3
 800300c:	d83e      	bhi.n	800308c <TIMER_run_us+0x94>
 800300e:	a201      	add	r2, pc, #4	; (adr r2, 8003014 <TIMER_run_us+0x1c>)
 8003010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003014:	08003025 	.word	0x08003025
 8003018:	0800303f 	.word	0x0800303f
 800301c:	08003059 	.word	0x08003059
 8003020:	08003073 	.word	0x08003073
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8003024:	4b94      	ldr	r3, [pc, #592]	; (8003278 <TIMER_run_us+0x280>)
 8003026:	699b      	ldr	r3, [r3, #24]
 8003028:	4a93      	ldr	r2, [pc, #588]	; (8003278 <TIMER_run_us+0x280>)
 800302a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800302e:	6193      	str	r3, [r2, #24]
 8003030:	4b91      	ldr	r3, [pc, #580]	; (8003278 <TIMER_run_us+0x280>)
 8003032:	699b      	ldr	r3, [r3, #24]
 8003034:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003038:	61fb      	str	r3, [r7, #28]
 800303a:	69fb      	ldr	r3, [r7, #28]
			break;
 800303c:	e027      	b.n	800308e <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 800303e:	4b8e      	ldr	r3, [pc, #568]	; (8003278 <TIMER_run_us+0x280>)
 8003040:	69db      	ldr	r3, [r3, #28]
 8003042:	4a8d      	ldr	r2, [pc, #564]	; (8003278 <TIMER_run_us+0x280>)
 8003044:	f043 0301 	orr.w	r3, r3, #1
 8003048:	61d3      	str	r3, [r2, #28]
 800304a:	4b8b      	ldr	r3, [pc, #556]	; (8003278 <TIMER_run_us+0x280>)
 800304c:	69db      	ldr	r3, [r3, #28]
 800304e:	f003 0301 	and.w	r3, r3, #1
 8003052:	61bb      	str	r3, [r7, #24]
 8003054:	69bb      	ldr	r3, [r7, #24]
			break;
 8003056:	e01a      	b.n	800308e <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8003058:	4b87      	ldr	r3, [pc, #540]	; (8003278 <TIMER_run_us+0x280>)
 800305a:	69db      	ldr	r3, [r3, #28]
 800305c:	4a86      	ldr	r2, [pc, #536]	; (8003278 <TIMER_run_us+0x280>)
 800305e:	f043 0302 	orr.w	r3, r3, #2
 8003062:	61d3      	str	r3, [r2, #28]
 8003064:	4b84      	ldr	r3, [pc, #528]	; (8003278 <TIMER_run_us+0x280>)
 8003066:	69db      	ldr	r3, [r3, #28]
 8003068:	f003 0302 	and.w	r3, r3, #2
 800306c:	617b      	str	r3, [r7, #20]
 800306e:	697b      	ldr	r3, [r7, #20]
			break;
 8003070:	e00d      	b.n	800308e <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 8003072:	4b81      	ldr	r3, [pc, #516]	; (8003278 <TIMER_run_us+0x280>)
 8003074:	69db      	ldr	r3, [r3, #28]
 8003076:	4a80      	ldr	r2, [pc, #512]	; (8003278 <TIMER_run_us+0x280>)
 8003078:	f043 0304 	orr.w	r3, r3, #4
 800307c:	61d3      	str	r3, [r2, #28]
 800307e:	4b7e      	ldr	r3, [pc, #504]	; (8003278 <TIMER_run_us+0x280>)
 8003080:	69db      	ldr	r3, [r3, #28]
 8003082:	f003 0304 	and.w	r3, r3, #4
 8003086:	613b      	str	r3, [r7, #16]
 8003088:	693b      	ldr	r3, [r7, #16]
			break;
 800308a:	e000      	b.n	800308e <TIMER_run_us+0x96>
		default:
			break;
 800308c:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 800308e:	7bfa      	ldrb	r2, [r7, #15]
 8003090:	7bfb      	ldrb	r3, [r7, #15]
 8003092:	497a      	ldr	r1, [pc, #488]	; (800327c <TIMER_run_us+0x284>)
 8003094:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003098:	4979      	ldr	r1, [pc, #484]	; (8003280 <TIMER_run_us+0x288>)
 800309a:	019b      	lsls	r3, r3, #6
 800309c:	440b      	add	r3, r1
 800309e:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 80030a0:	7bfb      	ldrb	r3, [r7, #15]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d10d      	bne.n	80030c2 <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 80030a6:	f003 f8e5 	bl	8006274 <HAL_RCC_GetPCLK2Freq>
 80030aa:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 80030ac:	4b72      	ldr	r3, [pc, #456]	; (8003278 <TIMER_run_us+0x280>)
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	0adb      	lsrs	r3, r3, #11
 80030b2:	f003 0307 	and.w	r3, r3, #7
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d010      	beq.n	80030dc <TIMER_run_us+0xe4>
			freq *= 2;
 80030ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030bc:	005b      	lsls	r3, r3, #1
 80030be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80030c0:	e00c      	b.n	80030dc <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 80030c2:	f003 f8c3 	bl	800624c <HAL_RCC_GetPCLK1Freq>
 80030c6:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 80030c8:	4b6b      	ldr	r3, [pc, #428]	; (8003278 <TIMER_run_us+0x280>)
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	0a1b      	lsrs	r3, r3, #8
 80030ce:	f003 0307 	and.w	r3, r3, #7
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d002      	beq.n	80030dc <TIMER_run_us+0xe4>
			freq *= 2;
 80030d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 80030dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030de:	461a      	mov	r2, r3
 80030e0:	f04f 0300 	mov.w	r3, #0
 80030e4:	a162      	add	r1, pc, #392	; (adr r1, 8003270 <TIMER_run_us+0x278>)
 80030e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80030ea:	f7fd fccd 	bl	8000a88 <__aeabi_ldivmod>
 80030ee:	4602      	mov	r2, r0
 80030f0:	460b      	mov	r3, r1
 80030f2:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	461c      	mov	r4, r3
 80030fa:	f04f 0500 	mov.w	r5, #0
 80030fe:	4622      	mov	r2, r4
 8003100:	462b      	mov	r3, r5
 8003102:	f04f 0000 	mov.w	r0, #0
 8003106:	f04f 0100 	mov.w	r1, #0
 800310a:	0159      	lsls	r1, r3, #5
 800310c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003110:	0150      	lsls	r0, r2, #5
 8003112:	4602      	mov	r2, r0
 8003114:	460b      	mov	r3, r1
 8003116:	1b12      	subs	r2, r2, r4
 8003118:	eb63 0305 	sbc.w	r3, r3, r5
 800311c:	f04f 0000 	mov.w	r0, #0
 8003120:	f04f 0100 	mov.w	r1, #0
 8003124:	0259      	lsls	r1, r3, #9
 8003126:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800312a:	0250      	lsls	r0, r2, #9
 800312c:	4602      	mov	r2, r0
 800312e:	460b      	mov	r3, r1
 8003130:	1912      	adds	r2, r2, r4
 8003132:	eb45 0303 	adc.w	r3, r5, r3
 8003136:	f04f 0000 	mov.w	r0, #0
 800313a:	f04f 0100 	mov.w	r1, #0
 800313e:	0199      	lsls	r1, r3, #6
 8003140:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8003144:	0190      	lsls	r0, r2, #6
 8003146:	1a80      	subs	r0, r0, r2
 8003148:	eb61 0103 	sbc.w	r1, r1, r3
 800314c:	eb10 0804 	adds.w	r8, r0, r4
 8003150:	eb41 0905 	adc.w	r9, r1, r5
 8003154:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003158:	4640      	mov	r0, r8
 800315a:	4649      	mov	r1, r9
 800315c:	f7fd fce4 	bl	8000b28 <__aeabi_uldivmod>
 8003160:	4602      	mov	r2, r0
 8003162:	460b      	mov	r3, r1
 8003164:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8003168:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800316c:	2b00      	cmp	r3, #0
 800316e:	bf08      	it	eq
 8003170:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8003174:	d329      	bcc.n	80031ca <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 8003176:	2301      	movs	r3, #1
 8003178:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 800317a:	e00e      	b.n	800319a <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 800317c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800317e:	005b      	lsls	r3, r3, #1
 8003180:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8003182:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003186:	f04f 0200 	mov.w	r2, #0
 800318a:	f04f 0300 	mov.w	r3, #0
 800318e:	0842      	lsrs	r2, r0, #1
 8003190:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8003194:	084b      	lsrs	r3, r1, #1
 8003196:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 800319a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800319e:	2b00      	cmp	r3, #0
 80031a0:	bf08      	it	eq
 80031a2:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 80031a6:	d2e9      	bcs.n	800317c <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 80031a8:	7bfb      	ldrb	r3, [r7, #15]
 80031aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031ac:	3a01      	subs	r2, #1
 80031ae:	4934      	ldr	r1, [pc, #208]	; (8003280 <TIMER_run_us+0x288>)
 80031b0:	019b      	lsls	r3, r3, #6
 80031b2:	440b      	add	r3, r1
 80031b4:	3304      	adds	r3, #4
 80031b6:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 80031b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80031ba:	7bfb      	ldrb	r3, [r7, #15]
 80031bc:	3a01      	subs	r2, #1
 80031be:	4930      	ldr	r1, [pc, #192]	; (8003280 <TIMER_run_us+0x288>)
 80031c0:	019b      	lsls	r3, r3, #6
 80031c2:	440b      	add	r3, r1
 80031c4:	330c      	adds	r3, #12
 80031c6:	601a      	str	r2, [r3, #0]
 80031c8:	e00e      	b.n	80031e8 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 80031ca:	7bfb      	ldrb	r3, [r7, #15]
 80031cc:	4a2c      	ldr	r2, [pc, #176]	; (8003280 <TIMER_run_us+0x288>)
 80031ce:	019b      	lsls	r3, r3, #6
 80031d0:	4413      	add	r3, r2
 80031d2:	3304      	adds	r3, #4
 80031d4:	2200      	movs	r2, #0
 80031d6:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 80031d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80031da:	7bfb      	ldrb	r3, [r7, #15]
 80031dc:	3a01      	subs	r2, #1
 80031de:	4928      	ldr	r1, [pc, #160]	; (8003280 <TIMER_run_us+0x288>)
 80031e0:	019b      	lsls	r3, r3, #6
 80031e2:	440b      	add	r3, r1
 80031e4:	330c      	adds	r3, #12
 80031e6:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031e8:	7bfb      	ldrb	r3, [r7, #15]
 80031ea:	4a25      	ldr	r2, [pc, #148]	; (8003280 <TIMER_run_us+0x288>)
 80031ec:	019b      	lsls	r3, r3, #6
 80031ee:	4413      	add	r3, r2
 80031f0:	3310      	adds	r3, #16
 80031f2:	2200      	movs	r2, #0
 80031f4:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 80031f6:	7bfb      	ldrb	r3, [r7, #15]
 80031f8:	4a21      	ldr	r2, [pc, #132]	; (8003280 <TIMER_run_us+0x288>)
 80031fa:	019b      	lsls	r3, r3, #6
 80031fc:	4413      	add	r3, r2
 80031fe:	3308      	adds	r3, #8
 8003200:	2200      	movs	r2, #0
 8003202:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8003204:	7bfb      	ldrb	r3, [r7, #15]
 8003206:	019b      	lsls	r3, r3, #6
 8003208:	4a1d      	ldr	r2, [pc, #116]	; (8003280 <TIMER_run_us+0x288>)
 800320a:	4413      	add	r3, r2
 800320c:	4618      	mov	r0, r3
 800320e:	f003 fe91 	bl	8006f34 <HAL_TIM_Base_Init>

	if(enable_irq)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d011      	beq.n	800323c <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8003218:	7bfb      	ldrb	r3, [r7, #15]
 800321a:	4618      	mov	r0, r3
 800321c:	f000 f8b0 	bl	8003380 <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8003220:	7bfb      	ldrb	r3, [r7, #15]
 8003222:	4a18      	ldr	r2, [pc, #96]	; (8003284 <TIMER_run_us+0x28c>)
 8003224:	56d3      	ldrsb	r3, [r2, r3]
 8003226:	2201      	movs	r2, #1
 8003228:	2104      	movs	r1, #4
 800322a:	4618      	mov	r0, r3
 800322c:	f001 ffdf 	bl	80051ee <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8003230:	7bfb      	ldrb	r3, [r7, #15]
 8003232:	4a14      	ldr	r2, [pc, #80]	; (8003284 <TIMER_run_us+0x28c>)
 8003234:	56d3      	ldrsb	r3, [r2, r3]
 8003236:	4618      	mov	r0, r3
 8003238:	f001 fff5 	bl	8005226 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 800323c:	7bfb      	ldrb	r3, [r7, #15]
 800323e:	019b      	lsls	r3, r3, #6
 8003240:	4a0f      	ldr	r2, [pc, #60]	; (8003280 <TIMER_run_us+0x288>)
 8003242:	4413      	add	r3, r2
 8003244:	4618      	mov	r0, r3
 8003246:	f003 fea9 	bl	8006f9c <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 800324a:	7bfb      	ldrb	r3, [r7, #15]
 800324c:	4a0c      	ldr	r2, [pc, #48]	; (8003280 <TIMER_run_us+0x288>)
 800324e:	019b      	lsls	r3, r3, #6
 8003250:	4413      	add	r3, r2
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	7bfb      	ldrb	r3, [r7, #15]
 8003258:	4909      	ldr	r1, [pc, #36]	; (8003280 <TIMER_run_us+0x288>)
 800325a:	019b      	lsls	r3, r3, #6
 800325c:	440b      	add	r3, r1
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f042 0201 	orr.w	r2, r2, #1
 8003264:	601a      	str	r2, [r3, #0]
}
 8003266:	bf00      	nop
 8003268:	3740      	adds	r7, #64	; 0x40
 800326a:	46bd      	mov	sp, r7
 800326c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003270:	d4a51000 	.word	0xd4a51000
 8003274:	000000e8 	.word	0x000000e8
 8003278:	40021000 	.word	0x40021000
 800327c:	20000008 	.word	0x20000008
 8003280:	200015c8 	.word	0x200015c8
 8003284:	080168b0 	.word	0x080168b0

08003288 <TIMER_get_phandler>:
/**
 * @brief	accesseur sur le handler.
 * @func 	void TIMER_get_phandler(void)
 *///Rcupration de la structure du timer
TIM_HandleTypeDef * TIMER_get_phandler(timer_id_e timer_id)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	4603      	mov	r3, r0
 8003290:	71fb      	strb	r3, [r7, #7]
	return &TIMER_HandleStructure[timer_id];
 8003292:	79fb      	ldrb	r3, [r7, #7]
 8003294:	019b      	lsls	r3, r3, #6
 8003296:	4a03      	ldr	r2, [pc, #12]	; (80032a4 <TIMER_get_phandler+0x1c>)
 8003298:	4413      	add	r3, r2
}
 800329a:	4618      	mov	r0, r3
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	bc80      	pop	{r7}
 80032a2:	4770      	bx	lr
 80032a4:	200015c8 	.word	0x200015c8

080032a8 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 80032a8:	b480      	push	{r7}
 80032aa:	af00      	add	r7, sp, #0

}
 80032ac:	bf00      	nop
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bc80      	pop	{r7}
 80032b2:	4770      	bx	lr

080032b4 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 80032b4:	b480      	push	{r7}
 80032b6:	af00      	add	r7, sp, #0

}
 80032b8:	bf00      	nop
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bc80      	pop	{r7}
 80032be:	4770      	bx	lr

080032c0 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 80032c0:	b480      	push	{r7}
 80032c2:	af00      	add	r7, sp, #0

}
 80032c4:	bf00      	nop
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bc80      	pop	{r7}
 80032ca:	4770      	bx	lr

080032cc <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 80032cc:	b480      	push	{r7}
 80032ce:	af00      	add	r7, sp, #0

}
 80032d0:	bf00      	nop
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bc80      	pop	{r7}
 80032d6:	4770      	bx	lr

080032d8 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 80032d8:	b580      	push	{r7, lr}
 80032da:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80032dc:	4b07      	ldr	r3, [pc, #28]	; (80032fc <TIM1_UP_IRQHandler+0x24>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	f003 0301 	and.w	r3, r3, #1
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d106      	bne.n	80032f8 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80032ea:	4b04      	ldr	r3, [pc, #16]	; (80032fc <TIM1_UP_IRQHandler+0x24>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f06f 0201 	mvn.w	r2, #1
 80032f2:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80032f4:	f7ff ffd8 	bl	80032a8 <TIMER1_user_handler_it>
	}
}
 80032f8:	bf00      	nop
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	200015c8 	.word	0x200015c8

08003300 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003304:	4b07      	ldr	r3, [pc, #28]	; (8003324 <TIM2_IRQHandler+0x24>)
 8003306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	f003 0301 	and.w	r3, r3, #1
 800330e:	2b01      	cmp	r3, #1
 8003310:	d106      	bne.n	8003320 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003312:	4b04      	ldr	r3, [pc, #16]	; (8003324 <TIM2_IRQHandler+0x24>)
 8003314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003316:	f06f 0201 	mvn.w	r2, #1
 800331a:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 800331c:	f7ff ffca 	bl	80032b4 <TIMER2_user_handler_it>
	}
}
 8003320:	bf00      	nop
 8003322:	bd80      	pop	{r7, pc}
 8003324:	200015c8 	.word	0x200015c8

08003328 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8003328:	b580      	push	{r7, lr}
 800332a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 800332c:	4b08      	ldr	r3, [pc, #32]	; (8003350 <TIM3_IRQHandler+0x28>)
 800332e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	f003 0301 	and.w	r3, r3, #1
 8003338:	2b01      	cmp	r3, #1
 800333a:	d107      	bne.n	800334c <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800333c:	4b04      	ldr	r3, [pc, #16]	; (8003350 <TIM3_IRQHandler+0x28>)
 800333e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003342:	f06f 0201 	mvn.w	r2, #1
 8003346:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003348:	f7ff ffba 	bl	80032c0 <TIMER3_user_handler_it>
	}
}
 800334c:	bf00      	nop
 800334e:	bd80      	pop	{r7, pc}
 8003350:	200015c8 	.word	0x200015c8

08003354 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8003354:	b580      	push	{r7, lr}
 8003356:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003358:	4b08      	ldr	r3, [pc, #32]	; (800337c <TIM4_IRQHandler+0x28>)
 800335a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	f003 0301 	and.w	r3, r3, #1
 8003364:	2b01      	cmp	r3, #1
 8003366:	d107      	bne.n	8003378 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003368:	4b04      	ldr	r3, [pc, #16]	; (800337c <TIM4_IRQHandler+0x28>)
 800336a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800336e:	f06f 0201 	mvn.w	r2, #1
 8003372:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003374:	f7ff ffaa 	bl	80032cc <TIMER4_user_handler_it>
	}
}
 8003378:	bf00      	nop
 800337a:	bd80      	pop	{r7, pc}
 800337c:	200015c8 	.word	0x200015c8

08003380 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	4603      	mov	r3, r0
 8003388:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 800338a:	79fb      	ldrb	r3, [r7, #7]
 800338c:	2b03      	cmp	r3, #3
 800338e:	d825      	bhi.n	80033dc <clear_it_status+0x5c>
 8003390:	a201      	add	r2, pc, #4	; (adr r2, 8003398 <clear_it_status+0x18>)
 8003392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003396:	bf00      	nop
 8003398:	080033a9 	.word	0x080033a9
 800339c:	080033b5 	.word	0x080033b5
 80033a0:	080033c1 	.word	0x080033c1
 80033a4:	080033cf 	.word	0x080033cf
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 80033a8:	4b0f      	ldr	r3, [pc, #60]	; (80033e8 <clear_it_status+0x68>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f06f 0201 	mvn.w	r2, #1
 80033b0:	611a      	str	r2, [r3, #16]
			break;
 80033b2:	e014      	b.n	80033de <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 80033b4:	4b0c      	ldr	r3, [pc, #48]	; (80033e8 <clear_it_status+0x68>)
 80033b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b8:	f06f 0201 	mvn.w	r2, #1
 80033bc:	611a      	str	r2, [r3, #16]
			break;
 80033be:	e00e      	b.n	80033de <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 80033c0:	4b09      	ldr	r3, [pc, #36]	; (80033e8 <clear_it_status+0x68>)
 80033c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80033c6:	f06f 0201 	mvn.w	r2, #1
 80033ca:	611a      	str	r2, [r3, #16]
			break;
 80033cc:	e007      	b.n	80033de <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80033ce:	4b06      	ldr	r3, [pc, #24]	; (80033e8 <clear_it_status+0x68>)
 80033d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80033d4:	f06f 0201 	mvn.w	r2, #1
 80033d8:	611a      	str	r2, [r3, #16]
			break;
 80033da:	e000      	b.n	80033de <clear_it_status+0x5e>
		default:
			break;
 80033dc:	bf00      	nop

	}
}
 80033de:	bf00      	nop
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bc80      	pop	{r7}
 80033e6:	4770      	bx	lr
 80033e8:	200015c8 	.word	0x200015c8

080033ec <__NVIC_EnableIRQ>:
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	4603      	mov	r3, r0
 80033f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	db0b      	blt.n	8003416 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033fe:	79fb      	ldrb	r3, [r7, #7]
 8003400:	f003 021f 	and.w	r2, r3, #31
 8003404:	4906      	ldr	r1, [pc, #24]	; (8003420 <__NVIC_EnableIRQ+0x34>)
 8003406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800340a:	095b      	lsrs	r3, r3, #5
 800340c:	2001      	movs	r0, #1
 800340e:	fa00 f202 	lsl.w	r2, r0, r2
 8003412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003416:	bf00      	nop
 8003418:	370c      	adds	r7, #12
 800341a:	46bd      	mov	sp, r7
 800341c:	bc80      	pop	{r7}
 800341e:	4770      	bx	lr
 8003420:	e000e100 	.word	0xe000e100

08003424 <__NVIC_DisableIRQ>:
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	4603      	mov	r3, r0
 800342c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800342e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003432:	2b00      	cmp	r3, #0
 8003434:	db12      	blt.n	800345c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003436:	79fb      	ldrb	r3, [r7, #7]
 8003438:	f003 021f 	and.w	r2, r3, #31
 800343c:	490a      	ldr	r1, [pc, #40]	; (8003468 <__NVIC_DisableIRQ+0x44>)
 800343e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003442:	095b      	lsrs	r3, r3, #5
 8003444:	2001      	movs	r0, #1
 8003446:	fa00 f202 	lsl.w	r2, r0, r2
 800344a:	3320      	adds	r3, #32
 800344c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003450:	f3bf 8f4f 	dsb	sy
}
 8003454:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003456:	f3bf 8f6f 	isb	sy
}
 800345a:	bf00      	nop
}
 800345c:	bf00      	nop
 800345e:	370c      	adds	r7, #12
 8003460:	46bd      	mov	sp, r7
 8003462:	bc80      	pop	{r7}
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	e000e100 	.word	0xe000e100

0800346c <__NVIC_SystemReset>:
{
 800346c:	b480      	push	{r7}
 800346e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003470:	f3bf 8f4f 	dsb	sy
}
 8003474:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003476:	4b06      	ldr	r3, [pc, #24]	; (8003490 <__NVIC_SystemReset+0x24>)
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800347e:	4904      	ldr	r1, [pc, #16]	; (8003490 <__NVIC_SystemReset+0x24>)
 8003480:	4b04      	ldr	r3, [pc, #16]	; (8003494 <__NVIC_SystemReset+0x28>)
 8003482:	4313      	orrs	r3, r2
 8003484:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003486:	f3bf 8f4f 	dsb	sy
}
 800348a:	bf00      	nop
    __NOP();
 800348c:	bf00      	nop
 800348e:	e7fd      	b.n	800348c <__NVIC_SystemReset+0x20>
 8003490:	e000ed00 	.word	0xe000ed00
 8003494:	05fa0004 	.word	0x05fa0004

08003498 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b082      	sub	sp, #8
 800349c:	af00      	add	r7, sp, #0
 800349e:	4603      	mov	r3, r0
 80034a0:	6039      	str	r1, [r7, #0]
 80034a2:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80034aa:	d806      	bhi.n	80034ba <UART_init+0x22>
 80034ac:	4a56      	ldr	r2, [pc, #344]	; (8003608 <UART_init+0x170>)
 80034ae:	218a      	movs	r1, #138	; 0x8a
 80034b0:	4856      	ldr	r0, [pc, #344]	; (800360c <UART_init+0x174>)
 80034b2:	f004 fd3f 	bl	8007f34 <printf>
 80034b6:	f7ff ffd9 	bl	800346c <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 80034ba:	79fb      	ldrb	r3, [r7, #7]
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d906      	bls.n	80034ce <UART_init+0x36>
 80034c0:	4a53      	ldr	r2, [pc, #332]	; (8003610 <UART_init+0x178>)
 80034c2:	218b      	movs	r1, #139	; 0x8b
 80034c4:	4851      	ldr	r0, [pc, #324]	; (800360c <UART_init+0x174>)
 80034c6:	f004 fd35 	bl	8007f34 <printf>
 80034ca:	f7ff ffcf 	bl	800346c <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 80034ce:	79fb      	ldrb	r3, [r7, #7]
 80034d0:	4a50      	ldr	r2, [pc, #320]	; (8003614 <UART_init+0x17c>)
 80034d2:	2100      	movs	r1, #0
 80034d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 80034d8:	79fb      	ldrb	r3, [r7, #7]
 80034da:	4a4f      	ldr	r2, [pc, #316]	; (8003618 <UART_init+0x180>)
 80034dc:	2100      	movs	r1, #0
 80034de:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 80034e0:	79fb      	ldrb	r3, [r7, #7]
 80034e2:	4a4e      	ldr	r2, [pc, #312]	; (800361c <UART_init+0x184>)
 80034e4:	2100      	movs	r1, #0
 80034e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 80034ea:	79fa      	ldrb	r2, [r7, #7]
 80034ec:	79fb      	ldrb	r3, [r7, #7]
 80034ee:	494c      	ldr	r1, [pc, #304]	; (8003620 <UART_init+0x188>)
 80034f0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80034f4:	494b      	ldr	r1, [pc, #300]	; (8003624 <UART_init+0x18c>)
 80034f6:	019b      	lsls	r3, r3, #6
 80034f8:	440b      	add	r3, r1
 80034fa:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 80034fc:	79fb      	ldrb	r3, [r7, #7]
 80034fe:	4a49      	ldr	r2, [pc, #292]	; (8003624 <UART_init+0x18c>)
 8003500:	019b      	lsls	r3, r3, #6
 8003502:	4413      	add	r3, r2
 8003504:	3304      	adds	r3, #4
 8003506:	683a      	ldr	r2, [r7, #0]
 8003508:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 800350a:	79fb      	ldrb	r3, [r7, #7]
 800350c:	4a45      	ldr	r2, [pc, #276]	; (8003624 <UART_init+0x18c>)
 800350e:	019b      	lsls	r3, r3, #6
 8003510:	4413      	add	r3, r2
 8003512:	3308      	adds	r3, #8
 8003514:	2200      	movs	r2, #0
 8003516:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8003518:	79fb      	ldrb	r3, [r7, #7]
 800351a:	4a42      	ldr	r2, [pc, #264]	; (8003624 <UART_init+0x18c>)
 800351c:	019b      	lsls	r3, r3, #6
 800351e:	4413      	add	r3, r2
 8003520:	330c      	adds	r3, #12
 8003522:	2200      	movs	r2, #0
 8003524:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8003526:	79fb      	ldrb	r3, [r7, #7]
 8003528:	4a3e      	ldr	r2, [pc, #248]	; (8003624 <UART_init+0x18c>)
 800352a:	019b      	lsls	r3, r3, #6
 800352c:	4413      	add	r3, r2
 800352e:	3310      	adds	r3, #16
 8003530:	2200      	movs	r2, #0
 8003532:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8003534:	79fb      	ldrb	r3, [r7, #7]
 8003536:	4a3b      	ldr	r2, [pc, #236]	; (8003624 <UART_init+0x18c>)
 8003538:	019b      	lsls	r3, r3, #6
 800353a:	4413      	add	r3, r2
 800353c:	3318      	adds	r3, #24
 800353e:	2200      	movs	r2, #0
 8003540:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8003542:	79fb      	ldrb	r3, [r7, #7]
 8003544:	4a37      	ldr	r2, [pc, #220]	; (8003624 <UART_init+0x18c>)
 8003546:	019b      	lsls	r3, r3, #6
 8003548:	4413      	add	r3, r2
 800354a:	3314      	adds	r3, #20
 800354c:	220c      	movs	r2, #12
 800354e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8003550:	79fb      	ldrb	r3, [r7, #7]
 8003552:	4a34      	ldr	r2, [pc, #208]	; (8003624 <UART_init+0x18c>)
 8003554:	019b      	lsls	r3, r3, #6
 8003556:	4413      	add	r3, r2
 8003558:	331c      	adds	r3, #28
 800355a:	2200      	movs	r2, #0
 800355c:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 800355e:	79fb      	ldrb	r3, [r7, #7]
 8003560:	019b      	lsls	r3, r3, #6
 8003562:	4a30      	ldr	r2, [pc, #192]	; (8003624 <UART_init+0x18c>)
 8003564:	4413      	add	r3, r2
 8003566:	4618      	mov	r0, r3
 8003568:	f003 fe08 	bl	800717c <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 800356c:	79fb      	ldrb	r3, [r7, #7]
 800356e:	4a2d      	ldr	r2, [pc, #180]	; (8003624 <UART_init+0x18c>)
 8003570:	019b      	lsls	r3, r3, #6
 8003572:	4413      	add	r3, r2
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	68da      	ldr	r2, [r3, #12]
 8003578:	79fb      	ldrb	r3, [r7, #7]
 800357a:	492a      	ldr	r1, [pc, #168]	; (8003624 <UART_init+0x18c>)
 800357c:	019b      	lsls	r3, r3, #6
 800357e:	440b      	add	r3, r1
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003586:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8003588:	79fb      	ldrb	r3, [r7, #7]
 800358a:	4a27      	ldr	r2, [pc, #156]	; (8003628 <UART_init+0x190>)
 800358c:	56d3      	ldrsb	r3, [r2, r3]
 800358e:	2201      	movs	r2, #1
 8003590:	2101      	movs	r1, #1
 8003592:	4618      	mov	r0, r3
 8003594:	f001 fe2b 	bl	80051ee <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003598:	79fb      	ldrb	r3, [r7, #7]
 800359a:	4a23      	ldr	r2, [pc, #140]	; (8003628 <UART_init+0x190>)
 800359c:	56d3      	ldrsb	r3, [r2, r3]
 800359e:	4618      	mov	r0, r3
 80035a0:	f001 fe41 	bl	8005226 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 80035a4:	79fb      	ldrb	r3, [r7, #7]
 80035a6:	019b      	lsls	r3, r3, #6
 80035a8:	4a1e      	ldr	r2, [pc, #120]	; (8003624 <UART_init+0x18c>)
 80035aa:	1898      	adds	r0, r3, r2
 80035ac:	79fb      	ldrb	r3, [r7, #7]
 80035ae:	79fa      	ldrb	r2, [r7, #7]
 80035b0:	4919      	ldr	r1, [pc, #100]	; (8003618 <UART_init+0x180>)
 80035b2:	5c8a      	ldrb	r2, [r1, r2]
 80035b4:	01db      	lsls	r3, r3, #7
 80035b6:	4413      	add	r3, r2
 80035b8:	4a1c      	ldr	r2, [pc, #112]	; (800362c <UART_init+0x194>)
 80035ba:	4413      	add	r3, r2
 80035bc:	2201      	movs	r2, #1
 80035be:	4619      	mov	r1, r3
 80035c0:	f003 fe6d 	bl	800729e <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 80035c4:	4b1a      	ldr	r3, [pc, #104]	; (8003630 <UART_init+0x198>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	6898      	ldr	r0, [r3, #8]
 80035ca:	2300      	movs	r3, #0
 80035cc:	2202      	movs	r2, #2
 80035ce:	2100      	movs	r1, #0
 80035d0:	f004 fcc2 	bl	8007f58 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 80035d4:	4b16      	ldr	r3, [pc, #88]	; (8003630 <UART_init+0x198>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	68d8      	ldr	r0, [r3, #12]
 80035da:	2300      	movs	r3, #0
 80035dc:	2202      	movs	r2, #2
 80035de:	2100      	movs	r1, #0
 80035e0:	f004 fcba 	bl	8007f58 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 80035e4:	4b12      	ldr	r3, [pc, #72]	; (8003630 <UART_init+0x198>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	6858      	ldr	r0, [r3, #4]
 80035ea:	2300      	movs	r3, #0
 80035ec:	2202      	movs	r2, #2
 80035ee:	2100      	movs	r1, #0
 80035f0:	f004 fcb2 	bl	8007f58 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 80035f4:	79fb      	ldrb	r3, [r7, #7]
 80035f6:	4a0f      	ldr	r2, [pc, #60]	; (8003634 <UART_init+0x19c>)
 80035f8:	2101      	movs	r1, #1
 80035fa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80035fe:	bf00      	nop
 8003600:	3708      	adds	r7, #8
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	0800df28 	.word	0x0800df28
 800360c:	0800df38 	.word	0x0800df38
 8003610:	0800df74 	.word	0x0800df74
 8003614:	2000190c 	.word	0x2000190c
 8003618:	20001908 	.word	0x20001908
 800361c:	20001918 	.word	0x20001918
 8003620:	20000018 	.word	0x20000018
 8003624:	200016c8 	.word	0x200016c8
 8003628:	080168b4 	.word	0x080168b4
 800362c:	20001788 	.word	0x20001788
 8003630:	20000034 	.word	0x20000034
 8003634:	20001924 	.word	0x20001924

08003638 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b082      	sub	sp, #8
 800363c:	af00      	add	r7, sp, #0
 800363e:	4603      	mov	r3, r0
 8003640:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8003642:	79fb      	ldrb	r3, [r7, #7]
 8003644:	2b02      	cmp	r3, #2
 8003646:	d906      	bls.n	8003656 <UART_data_ready+0x1e>
 8003648:	4a07      	ldr	r2, [pc, #28]	; (8003668 <UART_data_ready+0x30>)
 800364a:	21c8      	movs	r1, #200	; 0xc8
 800364c:	4807      	ldr	r0, [pc, #28]	; (800366c <UART_data_ready+0x34>)
 800364e:	f004 fc71 	bl	8007f34 <printf>
 8003652:	f7ff ff0b 	bl	800346c <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8003656:	79fb      	ldrb	r3, [r7, #7]
 8003658:	4a05      	ldr	r2, [pc, #20]	; (8003670 <UART_data_ready+0x38>)
 800365a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800365e:	4618      	mov	r0, r3
 8003660:	3708      	adds	r7, #8
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	0800df74 	.word	0x0800df74
 800366c:	0800df38 	.word	0x0800df38
 8003670:	20001918 	.word	0x20001918

08003674 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	4603      	mov	r3, r0
 800367c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 800367e:	79fb      	ldrb	r3, [r7, #7]
 8003680:	2b02      	cmp	r3, #2
 8003682:	d906      	bls.n	8003692 <UART_get_next_byte+0x1e>
 8003684:	4a22      	ldr	r2, [pc, #136]	; (8003710 <UART_get_next_byte+0x9c>)
 8003686:	21d4      	movs	r1, #212	; 0xd4
 8003688:	4822      	ldr	r0, [pc, #136]	; (8003714 <UART_get_next_byte+0xa0>)
 800368a:	f004 fc53 	bl	8007f34 <printf>
 800368e:	f7ff feed 	bl	800346c <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8003692:	79fb      	ldrb	r3, [r7, #7]
 8003694:	4a20      	ldr	r2, [pc, #128]	; (8003718 <UART_get_next_byte+0xa4>)
 8003696:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d101      	bne.n	80036a2 <UART_get_next_byte+0x2e>
		return 0;
 800369e:	2300      	movs	r3, #0
 80036a0:	e031      	b.n	8003706 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 80036a2:	79fa      	ldrb	r2, [r7, #7]
 80036a4:	79fb      	ldrb	r3, [r7, #7]
 80036a6:	491d      	ldr	r1, [pc, #116]	; (800371c <UART_get_next_byte+0xa8>)
 80036a8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80036ac:	491c      	ldr	r1, [pc, #112]	; (8003720 <UART_get_next_byte+0xac>)
 80036ae:	01d2      	lsls	r2, r2, #7
 80036b0:	440a      	add	r2, r1
 80036b2:	4413      	add	r3, r2
 80036b4:	781b      	ldrb	r3, [r3, #0]
 80036b6:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 80036b8:	79fb      	ldrb	r3, [r7, #7]
 80036ba:	4a18      	ldr	r2, [pc, #96]	; (800371c <UART_get_next_byte+0xa8>)
 80036bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036c0:	1c5a      	adds	r2, r3, #1
 80036c2:	79fb      	ldrb	r3, [r7, #7]
 80036c4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80036c8:	4914      	ldr	r1, [pc, #80]	; (800371c <UART_get_next_byte+0xa8>)
 80036ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80036ce:	79fb      	ldrb	r3, [r7, #7]
 80036d0:	4a14      	ldr	r2, [pc, #80]	; (8003724 <UART_get_next_byte+0xb0>)
 80036d2:	56d3      	ldrsb	r3, [r2, r3]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f7ff fea5 	bl	8003424 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 80036da:	79fb      	ldrb	r3, [r7, #7]
 80036dc:	4a12      	ldr	r2, [pc, #72]	; (8003728 <UART_get_next_byte+0xb4>)
 80036de:	5cd3      	ldrb	r3, [r2, r3]
 80036e0:	4619      	mov	r1, r3
 80036e2:	79fb      	ldrb	r3, [r7, #7]
 80036e4:	4a0d      	ldr	r2, [pc, #52]	; (800371c <UART_get_next_byte+0xa8>)
 80036e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036ea:	4299      	cmp	r1, r3
 80036ec:	d104      	bne.n	80036f8 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 80036ee:	79fb      	ldrb	r3, [r7, #7]
 80036f0:	4a09      	ldr	r2, [pc, #36]	; (8003718 <UART_get_next_byte+0xa4>)
 80036f2:	2100      	movs	r1, #0
 80036f4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80036f8:	79fb      	ldrb	r3, [r7, #7]
 80036fa:	4a0a      	ldr	r2, [pc, #40]	; (8003724 <UART_get_next_byte+0xb0>)
 80036fc:	56d3      	ldrsb	r3, [r2, r3]
 80036fe:	4618      	mov	r0, r3
 8003700:	f7ff fe74 	bl	80033ec <__NVIC_EnableIRQ>
	return ret;
 8003704:	7bfb      	ldrb	r3, [r7, #15]
}
 8003706:	4618      	mov	r0, r3
 8003708:	3710      	adds	r7, #16
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	0800df74 	.word	0x0800df74
 8003714:	0800df38 	.word	0x0800df38
 8003718:	20001918 	.word	0x20001918
 800371c:	2000190c 	.word	0x2000190c
 8003720:	20001788 	.word	0x20001788
 8003724:	080168b4 	.word	0x080168b4
 8003728:	20001908 	.word	0x20001908

0800372c <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	4603      	mov	r3, r0
 8003734:	460a      	mov	r2, r1
 8003736:	71fb      	strb	r3, [r7, #7]
 8003738:	4613      	mov	r3, r2
 800373a:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 800373c:	79fb      	ldrb	r3, [r7, #7]
 800373e:	2b02      	cmp	r3, #2
 8003740:	d907      	bls.n	8003752 <UART_putc+0x26>
 8003742:	4a16      	ldr	r2, [pc, #88]	; (800379c <UART_putc+0x70>)
 8003744:	f240 113d 	movw	r1, #317	; 0x13d
 8003748:	4815      	ldr	r0, [pc, #84]	; (80037a0 <UART_putc+0x74>)
 800374a:	f004 fbf3 	bl	8007f34 <printf>
 800374e:	f7ff fe8d 	bl	800346c <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8003752:	79fb      	ldrb	r3, [r7, #7]
 8003754:	4a13      	ldr	r2, [pc, #76]	; (80037a4 <UART_putc+0x78>)
 8003756:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d019      	beq.n	8003792 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800375e:	79fb      	ldrb	r3, [r7, #7]
 8003760:	4a11      	ldr	r2, [pc, #68]	; (80037a8 <UART_putc+0x7c>)
 8003762:	56d3      	ldrsb	r3, [r2, r3]
 8003764:	4618      	mov	r0, r3
 8003766:	f7ff fe5d 	bl	8003424 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 800376a:	79fb      	ldrb	r3, [r7, #7]
 800376c:	019b      	lsls	r3, r3, #6
 800376e:	4a0f      	ldr	r2, [pc, #60]	; (80037ac <UART_putc+0x80>)
 8003770:	4413      	add	r3, r2
 8003772:	1db9      	adds	r1, r7, #6
 8003774:	2201      	movs	r2, #1
 8003776:	4618      	mov	r0, r3
 8003778:	f003 fd4d 	bl	8007216 <HAL_UART_Transmit_IT>
 800377c:	4603      	mov	r3, r0
 800377e:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003780:	79fb      	ldrb	r3, [r7, #7]
 8003782:	4a09      	ldr	r2, [pc, #36]	; (80037a8 <UART_putc+0x7c>)
 8003784:	56d3      	ldrsb	r3, [r2, r3]
 8003786:	4618      	mov	r0, r3
 8003788:	f7ff fe30 	bl	80033ec <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 800378c:	7bfb      	ldrb	r3, [r7, #15]
 800378e:	2b02      	cmp	r3, #2
 8003790:	d0e5      	beq.n	800375e <UART_putc+0x32>
	}
}
 8003792:	bf00      	nop
 8003794:	3710      	adds	r7, #16
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	0800df74 	.word	0x0800df74
 80037a0:	0800df38 	.word	0x0800df38
 80037a4:	20001924 	.word	0x20001924
 80037a8:	080168b4 	.word	0x080168b4
 80037ac:	200016c8 	.word	0x200016c8

080037b0 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b087      	sub	sp, #28
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	4603      	mov	r3, r0
 80037b8:	60b9      	str	r1, [r7, #8]
 80037ba:	607a      	str	r2, [r7, #4]
 80037bc:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 80037be:	7bfb      	ldrb	r3, [r7, #15]
 80037c0:	4a13      	ldr	r2, [pc, #76]	; (8003810 <UART_impolite_force_puts_on_uart+0x60>)
 80037c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d01d      	beq.n	8003806 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 80037ca:	7bfb      	ldrb	r3, [r7, #15]
 80037cc:	4a11      	ldr	r2, [pc, #68]	; (8003814 <UART_impolite_force_puts_on_uart+0x64>)
 80037ce:	019b      	lsls	r3, r3, #6
 80037d0:	4413      	add	r3, r2
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 80037d6:	2300      	movs	r3, #0
 80037d8:	617b      	str	r3, [r7, #20]
 80037da:	e010      	b.n	80037fe <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 80037dc:	bf00      	nop
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d0f9      	beq.n	80037de <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 80037ea:	68ba      	ldr	r2, [r7, #8]
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	4413      	add	r3, r2
 80037f0:	781b      	ldrb	r3, [r3, #0]
 80037f2:	461a      	mov	r2, r3
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	3301      	adds	r3, #1
 80037fc:	617b      	str	r3, [r7, #20]
 80037fe:	697a      	ldr	r2, [r7, #20]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	429a      	cmp	r2, r3
 8003804:	d3ea      	bcc.n	80037dc <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8003806:	bf00      	nop
 8003808:	371c      	adds	r7, #28
 800380a:	46bd      	mov	sp, r7
 800380c:	bc80      	pop	{r7}
 800380e:	4770      	bx	lr
 8003810:	20001924 	.word	0x20001924
 8003814:	200016c8 	.word	0x200016c8

08003818 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 800381c:	4802      	ldr	r0, [pc, #8]	; (8003828 <USART1_IRQHandler+0x10>)
 800381e:	f003 fd93 	bl	8007348 <HAL_UART_IRQHandler>
}
 8003822:	bf00      	nop
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	200016c8 	.word	0x200016c8

0800382c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8003830:	4802      	ldr	r0, [pc, #8]	; (800383c <USART2_IRQHandler+0x10>)
 8003832:	f003 fd89 	bl	8007348 <HAL_UART_IRQHandler>
}
 8003836:	bf00      	nop
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	20001708 	.word	0x20001708

08003840 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8003844:	4802      	ldr	r0, [pc, #8]	; (8003850 <USART3_IRQHandler+0x10>)
 8003846:	f003 fd7f 	bl	8007348 <HAL_UART_IRQHandler>
}
 800384a:	bf00      	nop
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	20001748 	.word	0x20001748

08003854 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b084      	sub	sp, #16
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a1e      	ldr	r2, [pc, #120]	; (80038dc <HAL_UART_RxCpltCallback+0x88>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d102      	bne.n	800386c <HAL_UART_RxCpltCallback+0x18>
 8003866:	2300      	movs	r3, #0
 8003868:	73fb      	strb	r3, [r7, #15]
 800386a:	e00e      	b.n	800388a <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a1b      	ldr	r2, [pc, #108]	; (80038e0 <HAL_UART_RxCpltCallback+0x8c>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d102      	bne.n	800387c <HAL_UART_RxCpltCallback+0x28>
 8003876:	2301      	movs	r3, #1
 8003878:	73fb      	strb	r3, [r7, #15]
 800387a:	e006      	b.n	800388a <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a18      	ldr	r2, [pc, #96]	; (80038e4 <HAL_UART_RxCpltCallback+0x90>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d126      	bne.n	80038d4 <HAL_UART_RxCpltCallback+0x80>
 8003886:	2302      	movs	r3, #2
 8003888:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 800388a:	7bfb      	ldrb	r3, [r7, #15]
 800388c:	4a16      	ldr	r2, [pc, #88]	; (80038e8 <HAL_UART_RxCpltCallback+0x94>)
 800388e:	2101      	movs	r1, #1
 8003890:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8003894:	7bfb      	ldrb	r3, [r7, #15]
 8003896:	4a15      	ldr	r2, [pc, #84]	; (80038ec <HAL_UART_RxCpltCallback+0x98>)
 8003898:	5cd3      	ldrb	r3, [r2, r3]
 800389a:	3301      	adds	r3, #1
 800389c:	425a      	negs	r2, r3
 800389e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038a2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80038a6:	bf58      	it	pl
 80038a8:	4253      	negpl	r3, r2
 80038aa:	7bfa      	ldrb	r2, [r7, #15]
 80038ac:	b2d9      	uxtb	r1, r3
 80038ae:	4b0f      	ldr	r3, [pc, #60]	; (80038ec <HAL_UART_RxCpltCallback+0x98>)
 80038b0:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 80038b2:	7bfb      	ldrb	r3, [r7, #15]
 80038b4:	019b      	lsls	r3, r3, #6
 80038b6:	4a0e      	ldr	r2, [pc, #56]	; (80038f0 <HAL_UART_RxCpltCallback+0x9c>)
 80038b8:	1898      	adds	r0, r3, r2
 80038ba:	7bfb      	ldrb	r3, [r7, #15]
 80038bc:	7bfa      	ldrb	r2, [r7, #15]
 80038be:	490b      	ldr	r1, [pc, #44]	; (80038ec <HAL_UART_RxCpltCallback+0x98>)
 80038c0:	5c8a      	ldrb	r2, [r1, r2]
 80038c2:	01db      	lsls	r3, r3, #7
 80038c4:	4413      	add	r3, r2
 80038c6:	4a0b      	ldr	r2, [pc, #44]	; (80038f4 <HAL_UART_RxCpltCallback+0xa0>)
 80038c8:	4413      	add	r3, r2
 80038ca:	2201      	movs	r2, #1
 80038cc:	4619      	mov	r1, r3
 80038ce:	f003 fce6 	bl	800729e <HAL_UART_Receive_IT>
 80038d2:	e000      	b.n	80038d6 <HAL_UART_RxCpltCallback+0x82>
	else return;
 80038d4:	bf00      	nop
}
 80038d6:	3710      	adds	r7, #16
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	40013800 	.word	0x40013800
 80038e0:	40004400 	.word	0x40004400
 80038e4:	40004800 	.word	0x40004800
 80038e8:	20001918 	.word	0x20001918
 80038ec:	20001908 	.word	0x20001908
 80038f0:	200016c8 	.word	0x200016c8
 80038f4:	20001788 	.word	0x20001788

080038f8 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b08c      	sub	sp, #48	; 0x30
 80038fc:	af02      	add	r7, sp, #8
 80038fe:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	22c0      	movs	r2, #192	; 0xc0
 8003906:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2200      	movs	r2, #0
 800390e:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2200      	movs	r2, #0
 8003916:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2200      	movs	r2, #0
 800391e:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2200      	movs	r2, #0
 8003926:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2200      	movs	r2, #0
 800392e:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2200      	movs	r2, #0
 8003936:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a53      	ldr	r2, [pc, #332]	; (8003a8c <HAL_UART_MspInit+0x194>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d142      	bne.n	80039c8 <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 8003942:	4b53      	ldr	r3, [pc, #332]	; (8003a90 <HAL_UART_MspInit+0x198>)
 8003944:	699b      	ldr	r3, [r3, #24]
 8003946:	4a52      	ldr	r2, [pc, #328]	; (8003a90 <HAL_UART_MspInit+0x198>)
 8003948:	f043 0301 	orr.w	r3, r3, #1
 800394c:	6193      	str	r3, [r2, #24]
 800394e:	4b50      	ldr	r3, [pc, #320]	; (8003a90 <HAL_UART_MspInit+0x198>)
 8003950:	699b      	ldr	r3, [r3, #24]
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	623b      	str	r3, [r7, #32]
 8003958:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800395a:	4b4d      	ldr	r3, [pc, #308]	; (8003a90 <HAL_UART_MspInit+0x198>)
 800395c:	699b      	ldr	r3, [r3, #24]
 800395e:	4a4c      	ldr	r2, [pc, #304]	; (8003a90 <HAL_UART_MspInit+0x198>)
 8003960:	f043 0308 	orr.w	r3, r3, #8
 8003964:	6193      	str	r3, [r2, #24]
 8003966:	4b4a      	ldr	r3, [pc, #296]	; (8003a90 <HAL_UART_MspInit+0x198>)
 8003968:	699b      	ldr	r3, [r3, #24]
 800396a:	f003 0308 	and.w	r3, r3, #8
 800396e:	61fb      	str	r3, [r7, #28]
 8003970:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8003972:	2303      	movs	r3, #3
 8003974:	9300      	str	r3, [sp, #0]
 8003976:	2301      	movs	r3, #1
 8003978:	2202      	movs	r2, #2
 800397a:	2140      	movs	r1, #64	; 0x40
 800397c:	4845      	ldr	r0, [pc, #276]	; (8003a94 <HAL_UART_MspInit+0x19c>)
 800397e:	f7fe fd91 	bl	80024a4 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003982:	2303      	movs	r3, #3
 8003984:	9300      	str	r3, [sp, #0]
 8003986:	2301      	movs	r3, #1
 8003988:	2200      	movs	r2, #0
 800398a:	2180      	movs	r1, #128	; 0x80
 800398c:	4841      	ldr	r0, [pc, #260]	; (8003a94 <HAL_UART_MspInit+0x19c>)
 800398e:	f7fe fd89 	bl	80024a4 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8003992:	4b41      	ldr	r3, [pc, #260]	; (8003a98 <HAL_UART_MspInit+0x1a0>)
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	627b      	str	r3, [r7, #36]	; 0x24
 8003998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800399e:	627b      	str	r3, [r7, #36]	; 0x24
 80039a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a2:	f043 0304 	orr.w	r3, r3, #4
 80039a6:	627b      	str	r3, [r7, #36]	; 0x24
 80039a8:	4a3b      	ldr	r2, [pc, #236]	; (8003a98 <HAL_UART_MspInit+0x1a0>)
 80039aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ac:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 80039ae:	4b38      	ldr	r3, [pc, #224]	; (8003a90 <HAL_UART_MspInit+0x198>)
 80039b0:	699b      	ldr	r3, [r3, #24]
 80039b2:	4a37      	ldr	r2, [pc, #220]	; (8003a90 <HAL_UART_MspInit+0x198>)
 80039b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039b8:	6193      	str	r3, [r2, #24]
 80039ba:	4b35      	ldr	r3, [pc, #212]	; (8003a90 <HAL_UART_MspInit+0x198>)
 80039bc:	699b      	ldr	r3, [r3, #24]
 80039be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039c2:	61bb      	str	r3, [r7, #24]
 80039c4:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 80039c6:	e05c      	b.n	8003a82 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a33      	ldr	r2, [pc, #204]	; (8003a9c <HAL_UART_MspInit+0x1a4>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d128      	bne.n	8003a24 <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 80039d2:	4b2f      	ldr	r3, [pc, #188]	; (8003a90 <HAL_UART_MspInit+0x198>)
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	4a2e      	ldr	r2, [pc, #184]	; (8003a90 <HAL_UART_MspInit+0x198>)
 80039d8:	f043 0304 	orr.w	r3, r3, #4
 80039dc:	6193      	str	r3, [r2, #24]
 80039de:	4b2c      	ldr	r3, [pc, #176]	; (8003a90 <HAL_UART_MspInit+0x198>)
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	f003 0304 	and.w	r3, r3, #4
 80039e6:	617b      	str	r3, [r7, #20]
 80039e8:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80039ea:	2303      	movs	r3, #3
 80039ec:	9300      	str	r3, [sp, #0]
 80039ee:	2301      	movs	r3, #1
 80039f0:	2202      	movs	r2, #2
 80039f2:	2104      	movs	r1, #4
 80039f4:	482a      	ldr	r0, [pc, #168]	; (8003aa0 <HAL_UART_MspInit+0x1a8>)
 80039f6:	f7fe fd55 	bl	80024a4 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80039fa:	2303      	movs	r3, #3
 80039fc:	9300      	str	r3, [sp, #0]
 80039fe:	2301      	movs	r3, #1
 8003a00:	2200      	movs	r2, #0
 8003a02:	2108      	movs	r1, #8
 8003a04:	4826      	ldr	r0, [pc, #152]	; (8003aa0 <HAL_UART_MspInit+0x1a8>)
 8003a06:	f7fe fd4d 	bl	80024a4 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8003a0a:	4b21      	ldr	r3, [pc, #132]	; (8003a90 <HAL_UART_MspInit+0x198>)
 8003a0c:	69db      	ldr	r3, [r3, #28]
 8003a0e:	4a20      	ldr	r2, [pc, #128]	; (8003a90 <HAL_UART_MspInit+0x198>)
 8003a10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a14:	61d3      	str	r3, [r2, #28]
 8003a16:	4b1e      	ldr	r3, [pc, #120]	; (8003a90 <HAL_UART_MspInit+0x198>)
 8003a18:	69db      	ldr	r3, [r3, #28]
 8003a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a1e:	613b      	str	r3, [r7, #16]
 8003a20:	693b      	ldr	r3, [r7, #16]
}
 8003a22:	e02e      	b.n	8003a82 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a1e      	ldr	r2, [pc, #120]	; (8003aa4 <HAL_UART_MspInit+0x1ac>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d129      	bne.n	8003a82 <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8003a2e:	4b18      	ldr	r3, [pc, #96]	; (8003a90 <HAL_UART_MspInit+0x198>)
 8003a30:	699b      	ldr	r3, [r3, #24]
 8003a32:	4a17      	ldr	r2, [pc, #92]	; (8003a90 <HAL_UART_MspInit+0x198>)
 8003a34:	f043 0308 	orr.w	r3, r3, #8
 8003a38:	6193      	str	r3, [r2, #24]
 8003a3a:	4b15      	ldr	r3, [pc, #84]	; (8003a90 <HAL_UART_MspInit+0x198>)
 8003a3c:	699b      	ldr	r3, [r3, #24]
 8003a3e:	f003 0308 	and.w	r3, r3, #8
 8003a42:	60fb      	str	r3, [r7, #12]
 8003a44:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8003a46:	2303      	movs	r3, #3
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	2202      	movs	r2, #2
 8003a4e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003a52:	4810      	ldr	r0, [pc, #64]	; (8003a94 <HAL_UART_MspInit+0x19c>)
 8003a54:	f7fe fd26 	bl	80024a4 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003a58:	2303      	movs	r3, #3
 8003a5a:	9300      	str	r3, [sp, #0]
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003a64:	480b      	ldr	r0, [pc, #44]	; (8003a94 <HAL_UART_MspInit+0x19c>)
 8003a66:	f7fe fd1d 	bl	80024a4 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8003a6a:	4b09      	ldr	r3, [pc, #36]	; (8003a90 <HAL_UART_MspInit+0x198>)
 8003a6c:	69db      	ldr	r3, [r3, #28]
 8003a6e:	4a08      	ldr	r2, [pc, #32]	; (8003a90 <HAL_UART_MspInit+0x198>)
 8003a70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a74:	61d3      	str	r3, [r2, #28]
 8003a76:	4b06      	ldr	r3, [pc, #24]	; (8003a90 <HAL_UART_MspInit+0x198>)
 8003a78:	69db      	ldr	r3, [r3, #28]
 8003a7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a7e:	60bb      	str	r3, [r7, #8]
 8003a80:	68bb      	ldr	r3, [r7, #8]
}
 8003a82:	bf00      	nop
 8003a84:	3728      	adds	r7, #40	; 0x28
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	40013800 	.word	0x40013800
 8003a90:	40021000 	.word	0x40021000
 8003a94:	40010c00 	.word	0x40010c00
 8003a98:	40010000 	.word	0x40010000
 8003a9c:	40004400 	.word	0x40004400
 8003aa0:	40010800 	.word	0x40010800
 8003aa4:	40004800 	.word	0x40004800

08003aa8 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ab4:	2b08      	cmp	r3, #8
 8003ab6:	d106      	bne.n	8003ac6 <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2222      	movs	r2, #34	; 0x22
 8003ac2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8003ac6:	bf00      	nop
 8003ac8:	370c      	adds	r7, #12
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bc80      	pop	{r7}
 8003ace:	4770      	bx	lr

08003ad0 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8003ad4:	4b03      	ldr	r3, [pc, #12]	; (8003ae4 <WWDG_IRQHandler+0x14>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4903      	ldr	r1, [pc, #12]	; (8003ae8 <WWDG_IRQHandler+0x18>)
 8003ada:	4618      	mov	r0, r3
 8003adc:	f7ff f962 	bl	8002da4 <dump_printf>
	while(1);
 8003ae0:	e7fe      	b.n	8003ae0 <WWDG_IRQHandler+0x10>
 8003ae2:	bf00      	nop
 8003ae4:	20000024 	.word	0x20000024
 8003ae8:	0800e004 	.word	0x0800e004

08003aec <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8003af0:	4b03      	ldr	r3, [pc, #12]	; (8003b00 <PVD_IRQHandler+0x14>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4903      	ldr	r1, [pc, #12]	; (8003b04 <PVD_IRQHandler+0x18>)
 8003af6:	4618      	mov	r0, r3
 8003af8:	f7ff f954 	bl	8002da4 <dump_printf>
	while(1);
 8003afc:	e7fe      	b.n	8003afc <PVD_IRQHandler+0x10>
 8003afe:	bf00      	nop
 8003b00:	20000024 	.word	0x20000024
 8003b04:	0800e00c 	.word	0x0800e00c

08003b08 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8003b0c:	4b03      	ldr	r3, [pc, #12]	; (8003b1c <TAMPER_IRQHandler+0x14>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4903      	ldr	r1, [pc, #12]	; (8003b20 <TAMPER_IRQHandler+0x18>)
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7ff f946 	bl	8002da4 <dump_printf>
	while(1);
 8003b18:	e7fe      	b.n	8003b18 <TAMPER_IRQHandler+0x10>
 8003b1a:	bf00      	nop
 8003b1c:	20000024 	.word	0x20000024
 8003b20:	0800e010 	.word	0x0800e010

08003b24 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8003b28:	4b03      	ldr	r3, [pc, #12]	; (8003b38 <RTC_IRQHandler+0x14>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4903      	ldr	r1, [pc, #12]	; (8003b3c <RTC_IRQHandler+0x18>)
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f7ff f938 	bl	8002da4 <dump_printf>
	while(1);
 8003b34:	e7fe      	b.n	8003b34 <RTC_IRQHandler+0x10>
 8003b36:	bf00      	nop
 8003b38:	20000024 	.word	0x20000024
 8003b3c:	0800e018 	.word	0x0800e018

08003b40 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8003b44:	4b03      	ldr	r3, [pc, #12]	; (8003b54 <FLASH_IRQHandler+0x14>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4903      	ldr	r1, [pc, #12]	; (8003b58 <FLASH_IRQHandler+0x18>)
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f7ff f92a 	bl	8002da4 <dump_printf>
	while(1);
 8003b50:	e7fe      	b.n	8003b50 <FLASH_IRQHandler+0x10>
 8003b52:	bf00      	nop
 8003b54:	20000024 	.word	0x20000024
 8003b58:	0800e01c 	.word	0x0800e01c

08003b5c <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8003b60:	4b03      	ldr	r3, [pc, #12]	; (8003b70 <RCC_IRQHandler+0x14>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4903      	ldr	r1, [pc, #12]	; (8003b74 <RCC_IRQHandler+0x18>)
 8003b66:	4618      	mov	r0, r3
 8003b68:	f7ff f91c 	bl	8002da4 <dump_printf>
	while(1);
 8003b6c:	e7fe      	b.n	8003b6c <RCC_IRQHandler+0x10>
 8003b6e:	bf00      	nop
 8003b70:	20000024 	.word	0x20000024
 8003b74:	0800e024 	.word	0x0800e024

08003b78 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8003b7c:	4b03      	ldr	r3, [pc, #12]	; (8003b8c <DMA1_Channel2_IRQHandler+0x14>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4903      	ldr	r1, [pc, #12]	; (8003b90 <DMA1_Channel2_IRQHandler+0x18>)
 8003b82:	4618      	mov	r0, r3
 8003b84:	f7ff f90e 	bl	8002da4 <dump_printf>
	while(1);
 8003b88:	e7fe      	b.n	8003b88 <DMA1_Channel2_IRQHandler+0x10>
 8003b8a:	bf00      	nop
 8003b8c:	20000024 	.word	0x20000024
 8003b90:	0800e060 	.word	0x0800e060

08003b94 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8003b98:	4b03      	ldr	r3, [pc, #12]	; (8003ba8 <DMA1_Channel3_IRQHandler+0x14>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4903      	ldr	r1, [pc, #12]	; (8003bac <DMA1_Channel3_IRQHandler+0x18>)
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7ff f900 	bl	8002da4 <dump_printf>
	while(1);
 8003ba4:	e7fe      	b.n	8003ba4 <DMA1_Channel3_IRQHandler+0x10>
 8003ba6:	bf00      	nop
 8003ba8:	20000024 	.word	0x20000024
 8003bac:	0800e070 	.word	0x0800e070

08003bb0 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8003bb4:	4b03      	ldr	r3, [pc, #12]	; (8003bc4 <DMA1_Channel4_IRQHandler+0x14>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4903      	ldr	r1, [pc, #12]	; (8003bc8 <DMA1_Channel4_IRQHandler+0x18>)
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f7ff f8f2 	bl	8002da4 <dump_printf>
	while(1);
 8003bc0:	e7fe      	b.n	8003bc0 <DMA1_Channel4_IRQHandler+0x10>
 8003bc2:	bf00      	nop
 8003bc4:	20000024 	.word	0x20000024
 8003bc8:	0800e080 	.word	0x0800e080

08003bcc <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8003bd0:	4b03      	ldr	r3, [pc, #12]	; (8003be0 <DMA1_Channel5_IRQHandler+0x14>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4903      	ldr	r1, [pc, #12]	; (8003be4 <DMA1_Channel5_IRQHandler+0x18>)
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f7ff f8e4 	bl	8002da4 <dump_printf>
	while(1);
 8003bdc:	e7fe      	b.n	8003bdc <DMA1_Channel5_IRQHandler+0x10>
 8003bde:	bf00      	nop
 8003be0:	20000024 	.word	0x20000024
 8003be4:	0800e090 	.word	0x0800e090

08003be8 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8003bec:	4b03      	ldr	r3, [pc, #12]	; (8003bfc <DMA1_Channel6_IRQHandler+0x14>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4903      	ldr	r1, [pc, #12]	; (8003c00 <DMA1_Channel6_IRQHandler+0x18>)
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f7ff f8d6 	bl	8002da4 <dump_printf>
	while(1);
 8003bf8:	e7fe      	b.n	8003bf8 <DMA1_Channel6_IRQHandler+0x10>
 8003bfa:	bf00      	nop
 8003bfc:	20000024 	.word	0x20000024
 8003c00:	0800e0a0 	.word	0x0800e0a0

08003c04 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8003c08:	4b03      	ldr	r3, [pc, #12]	; (8003c18 <DMA1_Channel7_IRQHandler+0x14>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4903      	ldr	r1, [pc, #12]	; (8003c1c <DMA1_Channel7_IRQHandler+0x18>)
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f7ff f8c8 	bl	8002da4 <dump_printf>
	while(1);
 8003c14:	e7fe      	b.n	8003c14 <DMA1_Channel7_IRQHandler+0x10>
 8003c16:	bf00      	nop
 8003c18:	20000024 	.word	0x20000024
 8003c1c:	0800e0b0 	.word	0x0800e0b0

08003c20 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8003c24:	4b03      	ldr	r3, [pc, #12]	; (8003c34 <ADC1_2_IRQHandler+0x14>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4903      	ldr	r1, [pc, #12]	; (8003c38 <ADC1_2_IRQHandler+0x18>)
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7ff f8ba 	bl	8002da4 <dump_printf>
	while(1);
 8003c30:	e7fe      	b.n	8003c30 <ADC1_2_IRQHandler+0x10>
 8003c32:	bf00      	nop
 8003c34:	20000024 	.word	0x20000024
 8003c38:	0800e0c0 	.word	0x0800e0c0

08003c3c <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8003c40:	4b03      	ldr	r3, [pc, #12]	; (8003c50 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4903      	ldr	r1, [pc, #12]	; (8003c54 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8003c46:	4618      	mov	r0, r3
 8003c48:	f7ff f8ac 	bl	8002da4 <dump_printf>
	while(1);
 8003c4c:	e7fe      	b.n	8003c4c <USB_HP_CAN1_TX_IRQHandler+0x10>
 8003c4e:	bf00      	nop
 8003c50:	20000024 	.word	0x20000024
 8003c54:	0800e0c8 	.word	0x0800e0c8

08003c58 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8003c5c:	4b03      	ldr	r3, [pc, #12]	; (8003c6c <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4903      	ldr	r1, [pc, #12]	; (8003c70 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8003c62:	4618      	mov	r0, r3
 8003c64:	f7ff f89e 	bl	8002da4 <dump_printf>
	while(1);
 8003c68:	e7fe      	b.n	8003c68 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8003c6a:	bf00      	nop
 8003c6c:	20000024 	.word	0x20000024
 8003c70:	0800e0d8 	.word	0x0800e0d8

08003c74 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8003c78:	4b03      	ldr	r3, [pc, #12]	; (8003c88 <CAN1_RX1_IRQHandler+0x14>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4903      	ldr	r1, [pc, #12]	; (8003c8c <CAN1_RX1_IRQHandler+0x18>)
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f7ff f890 	bl	8002da4 <dump_printf>
	while(1);
 8003c84:	e7fe      	b.n	8003c84 <CAN1_RX1_IRQHandler+0x10>
 8003c86:	bf00      	nop
 8003c88:	20000024 	.word	0x20000024
 8003c8c:	0800e0e8 	.word	0x0800e0e8

08003c90 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8003c94:	4b03      	ldr	r3, [pc, #12]	; (8003ca4 <CAN1_SCE_IRQHandler+0x14>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4903      	ldr	r1, [pc, #12]	; (8003ca8 <CAN1_SCE_IRQHandler+0x18>)
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7ff f882 	bl	8002da4 <dump_printf>
	while(1);
 8003ca0:	e7fe      	b.n	8003ca0 <CAN1_SCE_IRQHandler+0x10>
 8003ca2:	bf00      	nop
 8003ca4:	20000024 	.word	0x20000024
 8003ca8:	0800e0f4 	.word	0x0800e0f4

08003cac <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8003cb0:	4b03      	ldr	r3, [pc, #12]	; (8003cc0 <TIM1_BRK_IRQHandler+0x14>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4903      	ldr	r1, [pc, #12]	; (8003cc4 <TIM1_BRK_IRQHandler+0x18>)
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f7ff f874 	bl	8002da4 <dump_printf>
	while(1);
 8003cbc:	e7fe      	b.n	8003cbc <TIM1_BRK_IRQHandler+0x10>
 8003cbe:	bf00      	nop
 8003cc0:	20000024 	.word	0x20000024
 8003cc4:	0800e108 	.word	0x0800e108

08003cc8 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8003ccc:	4b03      	ldr	r3, [pc, #12]	; (8003cdc <TIM1_TRG_COM_IRQHandler+0x14>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4903      	ldr	r1, [pc, #12]	; (8003ce0 <TIM1_TRG_COM_IRQHandler+0x18>)
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f7ff f866 	bl	8002da4 <dump_printf>
	while(1);
 8003cd8:	e7fe      	b.n	8003cd8 <TIM1_TRG_COM_IRQHandler+0x10>
 8003cda:	bf00      	nop
 8003cdc:	20000024 	.word	0x20000024
 8003ce0:	0800e11c 	.word	0x0800e11c

08003ce4 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8003ce8:	4b03      	ldr	r3, [pc, #12]	; (8003cf8 <TIM1_CC_IRQHandler+0x14>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4903      	ldr	r1, [pc, #12]	; (8003cfc <TIM1_CC_IRQHandler+0x18>)
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7ff f858 	bl	8002da4 <dump_printf>
	while(1);
 8003cf4:	e7fe      	b.n	8003cf4 <TIM1_CC_IRQHandler+0x10>
 8003cf6:	bf00      	nop
 8003cf8:	20000024 	.word	0x20000024
 8003cfc:	0800e12c 	.word	0x0800e12c

08003d00 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8003d04:	4b03      	ldr	r3, [pc, #12]	; (8003d14 <I2C1_EV_IRQHandler+0x14>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4903      	ldr	r1, [pc, #12]	; (8003d18 <I2C1_EV_IRQHandler+0x18>)
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f7ff f84a 	bl	8002da4 <dump_printf>
	while(1);
 8003d10:	e7fe      	b.n	8003d10 <I2C1_EV_IRQHandler+0x10>
 8003d12:	bf00      	nop
 8003d14:	20000024 	.word	0x20000024
 8003d18:	0800e14c 	.word	0x0800e14c

08003d1c <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8003d20:	4b03      	ldr	r3, [pc, #12]	; (8003d30 <I2C1_ER_IRQHandler+0x14>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4903      	ldr	r1, [pc, #12]	; (8003d34 <I2C1_ER_IRQHandler+0x18>)
 8003d26:	4618      	mov	r0, r3
 8003d28:	f7ff f83c 	bl	8002da4 <dump_printf>
	while(1);
 8003d2c:	e7fe      	b.n	8003d2c <I2C1_ER_IRQHandler+0x10>
 8003d2e:	bf00      	nop
 8003d30:	20000024 	.word	0x20000024
 8003d34:	0800e154 	.word	0x0800e154

08003d38 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8003d3c:	4b03      	ldr	r3, [pc, #12]	; (8003d4c <I2C2_EV_IRQHandler+0x14>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4903      	ldr	r1, [pc, #12]	; (8003d50 <I2C2_EV_IRQHandler+0x18>)
 8003d42:	4618      	mov	r0, r3
 8003d44:	f7ff f82e 	bl	8002da4 <dump_printf>
	while(1);
 8003d48:	e7fe      	b.n	8003d48 <I2C2_EV_IRQHandler+0x10>
 8003d4a:	bf00      	nop
 8003d4c:	20000024 	.word	0x20000024
 8003d50:	0800e15c 	.word	0x0800e15c

08003d54 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8003d58:	4b03      	ldr	r3, [pc, #12]	; (8003d68 <I2C2_ER_IRQHandler+0x14>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4903      	ldr	r1, [pc, #12]	; (8003d6c <I2C2_ER_IRQHandler+0x18>)
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7ff f820 	bl	8002da4 <dump_printf>
	while(1);
 8003d64:	e7fe      	b.n	8003d64 <I2C2_ER_IRQHandler+0x10>
 8003d66:	bf00      	nop
 8003d68:	20000024 	.word	0x20000024
 8003d6c:	0800e164 	.word	0x0800e164

08003d70 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8003d74:	4b03      	ldr	r3, [pc, #12]	; (8003d84 <SPI1_IRQHandler+0x14>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4903      	ldr	r1, [pc, #12]	; (8003d88 <SPI1_IRQHandler+0x18>)
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f7ff f812 	bl	8002da4 <dump_printf>
	while(1);
 8003d80:	e7fe      	b.n	8003d80 <SPI1_IRQHandler+0x10>
 8003d82:	bf00      	nop
 8003d84:	20000024 	.word	0x20000024
 8003d88:	0800e16c 	.word	0x0800e16c

08003d8c <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8003d90:	4b03      	ldr	r3, [pc, #12]	; (8003da0 <SPI2_IRQHandler+0x14>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4903      	ldr	r1, [pc, #12]	; (8003da4 <SPI2_IRQHandler+0x18>)
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7ff f804 	bl	8002da4 <dump_printf>
	while(1);
 8003d9c:	e7fe      	b.n	8003d9c <SPI2_IRQHandler+0x10>
 8003d9e:	bf00      	nop
 8003da0:	20000024 	.word	0x20000024
 8003da4:	0800e174 	.word	0x0800e174

08003da8 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8003dac:	4b03      	ldr	r3, [pc, #12]	; (8003dbc <RTC_Alarm_IRQHandler+0x14>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4903      	ldr	r1, [pc, #12]	; (8003dc0 <RTC_Alarm_IRQHandler+0x18>)
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7fe fff6 	bl	8002da4 <dump_printf>
	while(1);
 8003db8:	e7fe      	b.n	8003db8 <RTC_Alarm_IRQHandler+0x10>
 8003dba:	bf00      	nop
 8003dbc:	20000024 	.word	0x20000024
 8003dc0:	0800e1a0 	.word	0x0800e1a0

08003dc4 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8003dc8:	4b03      	ldr	r3, [pc, #12]	; (8003dd8 <USBWakeUp_IRQHandler+0x14>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4903      	ldr	r1, [pc, #12]	; (8003ddc <USBWakeUp_IRQHandler+0x18>)
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7fe ffe8 	bl	8002da4 <dump_printf>
}
 8003dd4:	bf00      	nop
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	20000024 	.word	0x20000024
 8003ddc:	0800e1ac 	.word	0x0800e1ac

08003de0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003de0:	b480      	push	{r7}
 8003de2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003de4:	4b15      	ldr	r3, [pc, #84]	; (8003e3c <SystemInit+0x5c>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a14      	ldr	r2, [pc, #80]	; (8003e3c <SystemInit+0x5c>)
 8003dea:	f043 0301 	orr.w	r3, r3, #1
 8003dee:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8003df0:	4b12      	ldr	r3, [pc, #72]	; (8003e3c <SystemInit+0x5c>)
 8003df2:	685a      	ldr	r2, [r3, #4]
 8003df4:	4911      	ldr	r1, [pc, #68]	; (8003e3c <SystemInit+0x5c>)
 8003df6:	4b12      	ldr	r3, [pc, #72]	; (8003e40 <SystemInit+0x60>)
 8003df8:	4013      	ands	r3, r2
 8003dfa:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003dfc:	4b0f      	ldr	r3, [pc, #60]	; (8003e3c <SystemInit+0x5c>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a0e      	ldr	r2, [pc, #56]	; (8003e3c <SystemInit+0x5c>)
 8003e02:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003e06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e0a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003e0c:	4b0b      	ldr	r3, [pc, #44]	; (8003e3c <SystemInit+0x5c>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a0a      	ldr	r2, [pc, #40]	; (8003e3c <SystemInit+0x5c>)
 8003e12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e16:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003e18:	4b08      	ldr	r3, [pc, #32]	; (8003e3c <SystemInit+0x5c>)
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	4a07      	ldr	r2, [pc, #28]	; (8003e3c <SystemInit+0x5c>)
 8003e1e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003e22:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8003e24:	4b05      	ldr	r3, [pc, #20]	; (8003e3c <SystemInit+0x5c>)
 8003e26:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003e2a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003e2c:	4b05      	ldr	r3, [pc, #20]	; (8003e44 <SystemInit+0x64>)
 8003e2e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003e32:	609a      	str	r2, [r3, #8]
#endif 
}
 8003e34:	bf00      	nop
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bc80      	pop	{r7}
 8003e3a:	4770      	bx	lr
 8003e3c:	40021000 	.word	0x40021000
 8003e40:	f8ff0000 	.word	0xf8ff0000
 8003e44:	e000ed00 	.word	0xe000ed00

08003e48 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b085      	sub	sp, #20
 8003e4c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	60fb      	str	r3, [r7, #12]
 8003e52:	2300      	movs	r3, #0
 8003e54:	60bb      	str	r3, [r7, #8]
 8003e56:	2300      	movs	r3, #0
 8003e58:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003e5a:	4b2f      	ldr	r3, [pc, #188]	; (8003f18 <SystemCoreClockUpdate+0xd0>)
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	f003 030c 	and.w	r3, r3, #12
 8003e62:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2b08      	cmp	r3, #8
 8003e68:	d011      	beq.n	8003e8e <SystemCoreClockUpdate+0x46>
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2b08      	cmp	r3, #8
 8003e6e:	d83a      	bhi.n	8003ee6 <SystemCoreClockUpdate+0x9e>
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d003      	beq.n	8003e7e <SystemCoreClockUpdate+0x36>
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2b04      	cmp	r3, #4
 8003e7a:	d004      	beq.n	8003e86 <SystemCoreClockUpdate+0x3e>
 8003e7c:	e033      	b.n	8003ee6 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8003e7e:	4b27      	ldr	r3, [pc, #156]	; (8003f1c <SystemCoreClockUpdate+0xd4>)
 8003e80:	4a27      	ldr	r2, [pc, #156]	; (8003f20 <SystemCoreClockUpdate+0xd8>)
 8003e82:	601a      	str	r2, [r3, #0]
      break;
 8003e84:	e033      	b.n	8003eee <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8003e86:	4b25      	ldr	r3, [pc, #148]	; (8003f1c <SystemCoreClockUpdate+0xd4>)
 8003e88:	4a25      	ldr	r2, [pc, #148]	; (8003f20 <SystemCoreClockUpdate+0xd8>)
 8003e8a:	601a      	str	r2, [r3, #0]
      break;
 8003e8c:	e02f      	b.n	8003eee <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8003e8e:	4b22      	ldr	r3, [pc, #136]	; (8003f18 <SystemCoreClockUpdate+0xd0>)
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003e96:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8003e98:	4b1f      	ldr	r3, [pc, #124]	; (8003f18 <SystemCoreClockUpdate+0xd0>)
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ea0:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	0c9b      	lsrs	r3, r3, #18
 8003ea6:	3302      	adds	r3, #2
 8003ea8:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d106      	bne.n	8003ebe <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	4a1c      	ldr	r2, [pc, #112]	; (8003f24 <SystemCoreClockUpdate+0xdc>)
 8003eb4:	fb02 f303 	mul.w	r3, r2, r3
 8003eb8:	4a18      	ldr	r2, [pc, #96]	; (8003f1c <SystemCoreClockUpdate+0xd4>)
 8003eba:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8003ebc:	e017      	b.n	8003eee <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8003ebe:	4b16      	ldr	r3, [pc, #88]	; (8003f18 <SystemCoreClockUpdate+0xd0>)
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d006      	beq.n	8003ed8 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	4a15      	ldr	r2, [pc, #84]	; (8003f24 <SystemCoreClockUpdate+0xdc>)
 8003ece:	fb02 f303 	mul.w	r3, r2, r3
 8003ed2:	4a12      	ldr	r2, [pc, #72]	; (8003f1c <SystemCoreClockUpdate+0xd4>)
 8003ed4:	6013      	str	r3, [r2, #0]
      break;
 8003ed6:	e00a      	b.n	8003eee <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	4a11      	ldr	r2, [pc, #68]	; (8003f20 <SystemCoreClockUpdate+0xd8>)
 8003edc:	fb02 f303 	mul.w	r3, r2, r3
 8003ee0:	4a0e      	ldr	r2, [pc, #56]	; (8003f1c <SystemCoreClockUpdate+0xd4>)
 8003ee2:	6013      	str	r3, [r2, #0]
      break;
 8003ee4:	e003      	b.n	8003eee <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8003ee6:	4b0d      	ldr	r3, [pc, #52]	; (8003f1c <SystemCoreClockUpdate+0xd4>)
 8003ee8:	4a0d      	ldr	r2, [pc, #52]	; (8003f20 <SystemCoreClockUpdate+0xd8>)
 8003eea:	601a      	str	r2, [r3, #0]
      break;
 8003eec:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8003eee:	4b0a      	ldr	r3, [pc, #40]	; (8003f18 <SystemCoreClockUpdate+0xd0>)
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	091b      	lsrs	r3, r3, #4
 8003ef4:	f003 030f 	and.w	r3, r3, #15
 8003ef8:	4a0b      	ldr	r2, [pc, #44]	; (8003f28 <SystemCoreClockUpdate+0xe0>)
 8003efa:	5cd3      	ldrb	r3, [r2, r3]
 8003efc:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8003efe:	4b07      	ldr	r3, [pc, #28]	; (8003f1c <SystemCoreClockUpdate+0xd4>)
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	fa22 f303 	lsr.w	r3, r2, r3
 8003f08:	4a04      	ldr	r2, [pc, #16]	; (8003f1c <SystemCoreClockUpdate+0xd4>)
 8003f0a:	6013      	str	r3, [r2, #0]
}
 8003f0c:	bf00      	nop
 8003f0e:	3714      	adds	r7, #20
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bc80      	pop	{r7}
 8003f14:	4770      	bx	lr
 8003f16:	bf00      	nop
 8003f18:	40021000 	.word	0x40021000
 8003f1c:	20000028 	.word	0x20000028
 8003f20:	007a1200 	.word	0x007a1200
 8003f24:	003d0900 	.word	0x003d0900
 8003f28:	080168b8 	.word	0x080168b8

08003f2c <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003f32:	2300      	movs	r3, #0
 8003f34:	71fb      	strb	r3, [r7, #7]
 8003f36:	e007      	b.n	8003f48 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8003f38:	79fb      	ldrb	r3, [r7, #7]
 8003f3a:	4a0b      	ldr	r2, [pc, #44]	; (8003f68 <Systick_init+0x3c>)
 8003f3c:	2100      	movs	r1, #0
 8003f3e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003f42:	79fb      	ldrb	r3, [r7, #7]
 8003f44:	3301      	adds	r3, #1
 8003f46:	71fb      	strb	r3, [r7, #7]
 8003f48:	79fb      	ldrb	r3, [r7, #7]
 8003f4a:	2b0f      	cmp	r3, #15
 8003f4c:	d9f4      	bls.n	8003f38 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8003f4e:	2200      	movs	r2, #0
 8003f50:	2100      	movs	r1, #0
 8003f52:	f04f 30ff 	mov.w	r0, #4294967295
 8003f56:	f001 f94a 	bl	80051ee <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8003f5a:	4b04      	ldr	r3, [pc, #16]	; (8003f6c <Systick_init+0x40>)
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	601a      	str	r2, [r3, #0]
}
 8003f60:	bf00      	nop
 8003f62:	3708      	adds	r7, #8
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	20001930 	.word	0x20001930
 8003f6c:	20001970 	.word	0x20001970

08003f70 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8003f76:	f000 fc5d 	bl	8004834 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8003f7a:	f001 f96e 	bl	800525a <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8003f7e:	4b0f      	ldr	r3, [pc, #60]	; (8003fbc <SysTick_Handler+0x4c>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d101      	bne.n	8003f8a <SysTick_Handler+0x1a>
		Systick_init();
 8003f86:	f7ff ffd1 	bl	8003f2c <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	71fb      	strb	r3, [r7, #7]
 8003f8e:	e00d      	b.n	8003fac <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8003f90:	79fb      	ldrb	r3, [r7, #7]
 8003f92:	4a0b      	ldr	r2, [pc, #44]	; (8003fc0 <SysTick_Handler+0x50>)
 8003f94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d004      	beq.n	8003fa6 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8003f9c:	79fb      	ldrb	r3, [r7, #7]
 8003f9e:	4a08      	ldr	r2, [pc, #32]	; (8003fc0 <SysTick_Handler+0x50>)
 8003fa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fa4:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003fa6:	79fb      	ldrb	r3, [r7, #7]
 8003fa8:	3301      	adds	r3, #1
 8003faa:	71fb      	strb	r3, [r7, #7]
 8003fac:	79fb      	ldrb	r3, [r7, #7]
 8003fae:	2b0f      	cmp	r3, #15
 8003fb0:	d9ee      	bls.n	8003f90 <SysTick_Handler+0x20>
	}
}
 8003fb2:	bf00      	nop
 8003fb4:	bf00      	nop
 8003fb6:	3708      	adds	r7, #8
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	20001970 	.word	0x20001970
 8003fc0:	20001930 	.word	0x20001930

08003fc4 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8003fcc:	4b10      	ldr	r3, [pc, #64]	; (8004010 <Systick_add_callback_function+0x4c>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d101      	bne.n	8003fd8 <Systick_add_callback_function+0x14>
		Systick_init();
 8003fd4:	f7ff ffaa 	bl	8003f2c <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003fd8:	2300      	movs	r3, #0
 8003fda:	73fb      	strb	r3, [r7, #15]
 8003fdc:	e00f      	b.n	8003ffe <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 8003fde:	7bfb      	ldrb	r3, [r7, #15]
 8003fe0:	4a0c      	ldr	r2, [pc, #48]	; (8004014 <Systick_add_callback_function+0x50>)
 8003fe2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d106      	bne.n	8003ff8 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8003fea:	7bfb      	ldrb	r3, [r7, #15]
 8003fec:	4909      	ldr	r1, [pc, #36]	; (8004014 <Systick_add_callback_function+0x50>)
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e006      	b.n	8004006 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003ff8:	7bfb      	ldrb	r3, [r7, #15]
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	73fb      	strb	r3, [r7, #15]
 8003ffe:	7bfb      	ldrb	r3, [r7, #15]
 8004000:	2b0f      	cmp	r3, #15
 8004002:	d9ec      	bls.n	8003fde <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8004004:	2300      	movs	r3, #0

}
 8004006:	4618      	mov	r0, r3
 8004008:	3710      	adds	r7, #16
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	20001970 	.word	0x20001970
 8004014:	20001930 	.word	0x20001930

08004018 <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b082      	sub	sp, #8
 800401c:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 800401e:	2301      	movs	r3, #1
 8004020:	9300      	str	r3, [sp, #0]
 8004022:	2300      	movs	r3, #0
 8004024:	2201      	movs	r2, #1
 8004026:	2102      	movs	r1, #2
 8004028:	4818      	ldr	r0, [pc, #96]	; (800408c <ILI9341_Init+0x74>)
 800402a:	f7fe fa3b 	bl	80024a4 <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 800402e:	2301      	movs	r3, #1
 8004030:	9300      	str	r3, [sp, #0]
 8004032:	2300      	movs	r3, #0
 8004034:	2201      	movs	r2, #1
 8004036:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800403a:	4814      	ldr	r0, [pc, #80]	; (800408c <ILI9341_Init+0x74>)
 800403c:	f7fe fa32 	bl	80024a4 <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
 8004040:	2302      	movs	r3, #2
 8004042:	9300      	str	r3, [sp, #0]
 8004044:	2301      	movs	r3, #1
 8004046:	2201      	movs	r2, #1
 8004048:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800404c:	480f      	ldr	r0, [pc, #60]	; (800408c <ILI9341_Init+0x74>)
 800404e:	f7fe fa29 	bl	80024a4 <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 8004052:	2201      	movs	r2, #1
 8004054:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004058:	480c      	ldr	r0, [pc, #48]	; (800408c <ILI9341_Init+0x74>)
 800405a:	f001 fd0a 	bl	8005a72 <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 800405e:	480c      	ldr	r0, [pc, #48]	; (8004090 <ILI9341_Init+0x78>)
 8004060:	f7fe fa50 	bl	8002504 <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 8004064:	f000 f81a 	bl	800409c <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 8004068:	4b0a      	ldr	r3, [pc, #40]	; (8004094 <ILI9341_Init+0x7c>)
 800406a:	2200      	movs	r2, #0
 800406c:	801a      	strh	r2, [r3, #0]
 800406e:	4b09      	ldr	r3, [pc, #36]	; (8004094 <ILI9341_Init+0x7c>)
 8004070:	881a      	ldrh	r2, [r3, #0]
 8004072:	4b09      	ldr	r3, [pc, #36]	; (8004098 <ILI9341_Init+0x80>)
 8004074:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 8004076:	2000      	movs	r0, #0
 8004078:	f000 fa50 	bl	800451c <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 800407c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004080:	f000 f9d6 	bl	8004430 <ILI9341_Fill>
}
 8004084:	bf00      	nop
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	40010c00 	.word	0x40010c00
 8004090:	40013000 	.word	0x40013000
 8004094:	20001a5a 	.word	0x20001a5a
 8004098:	20001a50 	.word	0x20001a50

0800409c <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 800409c:	b580      	push	{r7, lr}
 800409e:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 80040a0:	2200      	movs	r2, #0
 80040a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80040a6:	4898      	ldr	r0, [pc, #608]	; (8004308 <ILI9341_InitLCD+0x26c>)
 80040a8:	f001 fce3 	bl	8005a72 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80040ac:	2014      	movs	r0, #20
 80040ae:	f000 fbdd 	bl	800486c <HAL_Delay>
	ILI9341_RST_SET();
 80040b2:	2201      	movs	r2, #1
 80040b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80040b8:	4893      	ldr	r0, [pc, #588]	; (8004308 <ILI9341_InitLCD+0x26c>)
 80040ba:	f001 fcda 	bl	8005a72 <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	HAL_Delay(20);
 80040be:	2014      	movs	r0, #20
 80040c0:	f000 fbd4 	bl	800486c <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 80040c4:	2001      	movs	r0, #1
 80040c6:	f000 f921 	bl	800430c <ILI9341_SendCommand>
	HAL_Delay(50);
 80040ca:	2032      	movs	r0, #50	; 0x32
 80040cc:	f000 fbce 	bl	800486c <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 80040d0:	20cb      	movs	r0, #203	; 0xcb
 80040d2:	f000 f91b 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 80040d6:	2039      	movs	r0, #57	; 0x39
 80040d8:	f000 f93c 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 80040dc:	202c      	movs	r0, #44	; 0x2c
 80040de:	f000 f939 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80040e2:	2000      	movs	r0, #0
 80040e4:	f000 f936 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 80040e8:	2034      	movs	r0, #52	; 0x34
 80040ea:	f000 f933 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 80040ee:	2002      	movs	r0, #2
 80040f0:	f000 f930 	bl	8004354 <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 80040f4:	20cf      	movs	r0, #207	; 0xcf
 80040f6:	f000 f909 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80040fa:	2000      	movs	r0, #0
 80040fc:	f000 f92a 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8004100:	20c1      	movs	r0, #193	; 0xc1
 8004102:	f000 f927 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 8004106:	2030      	movs	r0, #48	; 0x30
 8004108:	f000 f924 	bl	8004354 <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 800410c:	20e8      	movs	r0, #232	; 0xe8
 800410e:	f000 f8fd 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 8004112:	2085      	movs	r0, #133	; 0x85
 8004114:	f000 f91e 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004118:	2000      	movs	r0, #0
 800411a:	f000 f91b 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 800411e:	2078      	movs	r0, #120	; 0x78
 8004120:	f000 f918 	bl	8004354 <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 8004124:	20ea      	movs	r0, #234	; 0xea
 8004126:	f000 f8f1 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800412a:	2000      	movs	r0, #0
 800412c:	f000 f912 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004130:	2000      	movs	r0, #0
 8004132:	f000 f90f 	bl	8004354 <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 8004136:	20ed      	movs	r0, #237	; 0xed
 8004138:	f000 f8e8 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 800413c:	2064      	movs	r0, #100	; 0x64
 800413e:	f000 f909 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004142:	2003      	movs	r0, #3
 8004144:	f000 f906 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8004148:	2012      	movs	r0, #18
 800414a:	f000 f903 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 800414e:	2081      	movs	r0, #129	; 0x81
 8004150:	f000 f900 	bl	8004354 <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8004154:	20f7      	movs	r0, #247	; 0xf7
 8004156:	f000 f8d9 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 800415a:	2020      	movs	r0, #32
 800415c:	f000 f8fa 	bl	8004354 <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8004160:	20c0      	movs	r0, #192	; 0xc0
 8004162:	f000 f8d3 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8004166:	2023      	movs	r0, #35	; 0x23
 8004168:	f000 f8f4 	bl	8004354 <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 800416c:	20c1      	movs	r0, #193	; 0xc1
 800416e:	f000 f8cd 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8004172:	2010      	movs	r0, #16
 8004174:	f000 f8ee 	bl	8004354 <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 8004178:	20c5      	movs	r0, #197	; 0xc5
 800417a:	f000 f8c7 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 800417e:	203e      	movs	r0, #62	; 0x3e
 8004180:	f000 f8e8 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8004184:	2028      	movs	r0, #40	; 0x28
 8004186:	f000 f8e5 	bl	8004354 <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 800418a:	20c7      	movs	r0, #199	; 0xc7
 800418c:	f000 f8be 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8004190:	2086      	movs	r0, #134	; 0x86
 8004192:	f000 f8df 	bl	8004354 <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 8004196:	2036      	movs	r0, #54	; 0x36
 8004198:	f000 f8b8 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 800419c:	2048      	movs	r0, #72	; 0x48
 800419e:	f000 f8d9 	bl	8004354 <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 80041a2:	203a      	movs	r0, #58	; 0x3a
 80041a4:	f000 f8b2 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 80041a8:	2055      	movs	r0, #85	; 0x55
 80041aa:	f000 f8d3 	bl	8004354 <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 80041ae:	20b1      	movs	r0, #177	; 0xb1
 80041b0:	f000 f8ac 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80041b4:	2000      	movs	r0, #0
 80041b6:	f000 f8cd 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 80041ba:	2018      	movs	r0, #24
 80041bc:	f000 f8ca 	bl	8004354 <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 80041c0:	20b6      	movs	r0, #182	; 0xb6
 80041c2:	f000 f8a3 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 80041c6:	2008      	movs	r0, #8
 80041c8:	f000 f8c4 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 80041cc:	2082      	movs	r0, #130	; 0x82
 80041ce:	f000 f8c1 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 80041d2:	2027      	movs	r0, #39	; 0x27
 80041d4:	f000 f8be 	bl	8004354 <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 80041d8:	20f2      	movs	r0, #242	; 0xf2
 80041da:	f000 f897 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80041de:	2000      	movs	r0, #0
 80041e0:	f000 f8b8 	bl	8004354 <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 80041e4:	202a      	movs	r0, #42	; 0x2a
 80041e6:	f000 f891 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80041ea:	2000      	movs	r0, #0
 80041ec:	f000 f8b2 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80041f0:	2000      	movs	r0, #0
 80041f2:	f000 f8af 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80041f6:	2000      	movs	r0, #0
 80041f8:	f000 f8ac 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 80041fc:	20ef      	movs	r0, #239	; 0xef
 80041fe:	f000 f8a9 	bl	8004354 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8004202:	202b      	movs	r0, #43	; 0x2b
 8004204:	f000 f882 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004208:	2000      	movs	r0, #0
 800420a:	f000 f8a3 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 800420e:	2000      	movs	r0, #0
 8004210:	f000 f8a0 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8004214:	2001      	movs	r0, #1
 8004216:	f000 f89d 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 800421a:	203f      	movs	r0, #63	; 0x3f
 800421c:	f000 f89a 	bl	8004354 <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8004220:	2026      	movs	r0, #38	; 0x26
 8004222:	f000 f873 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 8004226:	2001      	movs	r0, #1
 8004228:	f000 f894 	bl	8004354 <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 800422c:	20e0      	movs	r0, #224	; 0xe0
 800422e:	f000 f86d 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8004232:	200f      	movs	r0, #15
 8004234:	f000 f88e 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004238:	2031      	movs	r0, #49	; 0x31
 800423a:	f000 f88b 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 800423e:	202b      	movs	r0, #43	; 0x2b
 8004240:	f000 f888 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8004244:	200c      	movs	r0, #12
 8004246:	f000 f885 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800424a:	200e      	movs	r0, #14
 800424c:	f000 f882 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8004250:	2008      	movs	r0, #8
 8004252:	f000 f87f 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 8004256:	204e      	movs	r0, #78	; 0x4e
 8004258:	f000 f87c 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 800425c:	20f1      	movs	r0, #241	; 0xf1
 800425e:	f000 f879 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8004262:	2037      	movs	r0, #55	; 0x37
 8004264:	f000 f876 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8004268:	2007      	movs	r0, #7
 800426a:	f000 f873 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 800426e:	2010      	movs	r0, #16
 8004270:	f000 f870 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004274:	2003      	movs	r0, #3
 8004276:	f000 f86d 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800427a:	200e      	movs	r0, #14
 800427c:	f000 f86a 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8004280:	2009      	movs	r0, #9
 8004282:	f000 f867 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004286:	2000      	movs	r0, #0
 8004288:	f000 f864 	bl	8004354 <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 800428c:	20e1      	movs	r0, #225	; 0xe1
 800428e:	f000 f83d 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004292:	2000      	movs	r0, #0
 8004294:	f000 f85e 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004298:	200e      	movs	r0, #14
 800429a:	f000 f85b 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 800429e:	2014      	movs	r0, #20
 80042a0:	f000 f858 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 80042a4:	2003      	movs	r0, #3
 80042a6:	f000 f855 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 80042aa:	2011      	movs	r0, #17
 80042ac:	f000 f852 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 80042b0:	2007      	movs	r0, #7
 80042b2:	f000 f84f 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 80042b6:	2031      	movs	r0, #49	; 0x31
 80042b8:	f000 f84c 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 80042bc:	20c1      	movs	r0, #193	; 0xc1
 80042be:	f000 f849 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 80042c2:	2048      	movs	r0, #72	; 0x48
 80042c4:	f000 f846 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 80042c8:	2008      	movs	r0, #8
 80042ca:	f000 f843 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 80042ce:	200f      	movs	r0, #15
 80042d0:	f000 f840 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 80042d4:	200c      	movs	r0, #12
 80042d6:	f000 f83d 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 80042da:	2031      	movs	r0, #49	; 0x31
 80042dc:	f000 f83a 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 80042e0:	2036      	movs	r0, #54	; 0x36
 80042e2:	f000 f837 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 80042e6:	200f      	movs	r0, #15
 80042e8:	f000 f834 	bl	8004354 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 80042ec:	2011      	movs	r0, #17
 80042ee:	f000 f80d 	bl	800430c <ILI9341_SendCommand>

	HAL_Delay(10);
 80042f2:	200a      	movs	r0, #10
 80042f4:	f000 faba 	bl	800486c <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 80042f8:	2029      	movs	r0, #41	; 0x29
 80042fa:	f000 f807 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 80042fe:	202c      	movs	r0, #44	; 0x2c
 8004300:	f000 f804 	bl	800430c <ILI9341_SendCommand>
}
 8004304:	bf00      	nop
 8004306:	bd80      	pop	{r7, pc}
 8004308:	40010c00 	.word	0x40010c00

0800430c <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 800430c:	b580      	push	{r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
 8004312:	4603      	mov	r3, r0
 8004314:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 8004316:	2200      	movs	r2, #0
 8004318:	2102      	movs	r1, #2
 800431a:	480c      	ldr	r0, [pc, #48]	; (800434c <ILI9341_SendCommand+0x40>)
 800431c:	f001 fba9 	bl	8005a72 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8004320:	2200      	movs	r2, #0
 8004322:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004326:	4809      	ldr	r0, [pc, #36]	; (800434c <ILI9341_SendCommand+0x40>)
 8004328:	f001 fba3 	bl	8005a72 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 800432c:	79fb      	ldrb	r3, [r7, #7]
 800432e:	4619      	mov	r1, r3
 8004330:	4807      	ldr	r0, [pc, #28]	; (8004350 <ILI9341_SendCommand+0x44>)
 8004332:	f7fe fa35 	bl	80027a0 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8004336:	2201      	movs	r2, #1
 8004338:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800433c:	4803      	ldr	r0, [pc, #12]	; (800434c <ILI9341_SendCommand+0x40>)
 800433e:	f001 fb98 	bl	8005a72 <HAL_GPIO_WritePin>
}
 8004342:	bf00      	nop
 8004344:	3708      	adds	r7, #8
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop
 800434c:	40010c00 	.word	0x40010c00
 8004350:	40013000 	.word	0x40013000

08004354 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8004354:	b580      	push	{r7, lr}
 8004356:	b082      	sub	sp, #8
 8004358:	af00      	add	r7, sp, #0
 800435a:	4603      	mov	r3, r0
 800435c:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 800435e:	2201      	movs	r2, #1
 8004360:	2102      	movs	r1, #2
 8004362:	480c      	ldr	r0, [pc, #48]	; (8004394 <ILI9341_SendData+0x40>)
 8004364:	f001 fb85 	bl	8005a72 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8004368:	2200      	movs	r2, #0
 800436a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800436e:	4809      	ldr	r0, [pc, #36]	; (8004394 <ILI9341_SendData+0x40>)
 8004370:	f001 fb7f 	bl	8005a72 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8004374:	79fb      	ldrb	r3, [r7, #7]
 8004376:	4619      	mov	r1, r3
 8004378:	4807      	ldr	r0, [pc, #28]	; (8004398 <ILI9341_SendData+0x44>)
 800437a:	f7fe fa11 	bl	80027a0 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 800437e:	2201      	movs	r2, #1
 8004380:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004384:	4803      	ldr	r0, [pc, #12]	; (8004394 <ILI9341_SendData+0x40>)
 8004386:	f001 fb74 	bl	8005a72 <HAL_GPIO_WritePin>
}
 800438a:	bf00      	nop
 800438c:	3708      	adds	r7, #8
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop
 8004394:	40010c00 	.word	0x40010c00
 8004398:	40013000 	.word	0x40013000

0800439c <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 800439c:	b590      	push	{r4, r7, lr}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	4604      	mov	r4, r0
 80043a4:	4608      	mov	r0, r1
 80043a6:	4611      	mov	r1, r2
 80043a8:	461a      	mov	r2, r3
 80043aa:	4623      	mov	r3, r4
 80043ac:	80fb      	strh	r3, [r7, #6]
 80043ae:	4603      	mov	r3, r0
 80043b0:	80bb      	strh	r3, [r7, #4]
 80043b2:	460b      	mov	r3, r1
 80043b4:	807b      	strh	r3, [r7, #2]
 80043b6:	4613      	mov	r3, r2
 80043b8:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 80043ba:	202a      	movs	r0, #42	; 0x2a
 80043bc:	f7ff ffa6 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 80043c0:	88fb      	ldrh	r3, [r7, #6]
 80043c2:	0a1b      	lsrs	r3, r3, #8
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	4618      	mov	r0, r3
 80043ca:	f7ff ffc3 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 80043ce:	88fb      	ldrh	r3, [r7, #6]
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	4618      	mov	r0, r3
 80043d4:	f7ff ffbe 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 80043d8:	887b      	ldrh	r3, [r7, #2]
 80043da:	0a1b      	lsrs	r3, r3, #8
 80043dc:	b29b      	uxth	r3, r3
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	4618      	mov	r0, r3
 80043e2:	f7ff ffb7 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 80043e6:	887b      	ldrh	r3, [r7, #2]
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	4618      	mov	r0, r3
 80043ec:	f7ff ffb2 	bl	8004354 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 80043f0:	202b      	movs	r0, #43	; 0x2b
 80043f2:	f7ff ff8b 	bl	800430c <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 80043f6:	88bb      	ldrh	r3, [r7, #4]
 80043f8:	0a1b      	lsrs	r3, r3, #8
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	4618      	mov	r0, r3
 8004400:	f7ff ffa8 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8004404:	88bb      	ldrh	r3, [r7, #4]
 8004406:	b2db      	uxtb	r3, r3
 8004408:	4618      	mov	r0, r3
 800440a:	f7ff ffa3 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 800440e:	883b      	ldrh	r3, [r7, #0]
 8004410:	0a1b      	lsrs	r3, r3, #8
 8004412:	b29b      	uxth	r3, r3
 8004414:	b2db      	uxtb	r3, r3
 8004416:	4618      	mov	r0, r3
 8004418:	f7ff ff9c 	bl	8004354 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 800441c:	883b      	ldrh	r3, [r7, #0]
 800441e:	b2db      	uxtb	r3, r3
 8004420:	4618      	mov	r0, r3
 8004422:	f7ff ff97 	bl	8004354 <ILI9341_SendData>
}
 8004426:	bf00      	nop
 8004428:	370c      	adds	r7, #12
 800442a:	46bd      	mov	sp, r7
 800442c:	bd90      	pop	{r4, r7, pc}
	...

08004430 <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af02      	add	r7, sp, #8
 8004436:	4603      	mov	r3, r0
 8004438:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 800443a:	4b08      	ldr	r3, [pc, #32]	; (800445c <ILI9341_Fill+0x2c>)
 800443c:	881b      	ldrh	r3, [r3, #0]
 800443e:	3b01      	subs	r3, #1
 8004440:	b29a      	uxth	r2, r3
 8004442:	4b06      	ldr	r3, [pc, #24]	; (800445c <ILI9341_Fill+0x2c>)
 8004444:	8859      	ldrh	r1, [r3, #2]
 8004446:	88fb      	ldrh	r3, [r7, #6]
 8004448:	9300      	str	r3, [sp, #0]
 800444a:	460b      	mov	r3, r1
 800444c:	2100      	movs	r1, #0
 800444e:	2000      	movs	r0, #0
 8004450:	f000 f806 	bl	8004460 <ILI9341_INT_Fill>
}
 8004454:	bf00      	nop
 8004456:	3708      	adds	r7, #8
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}
 800445c:	20001a54 	.word	0x20001a54

08004460 <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8004460:	b590      	push	{r4, r7, lr}
 8004462:	b087      	sub	sp, #28
 8004464:	af00      	add	r7, sp, #0
 8004466:	4604      	mov	r4, r0
 8004468:	4608      	mov	r0, r1
 800446a:	4611      	mov	r1, r2
 800446c:	461a      	mov	r2, r3
 800446e:	4623      	mov	r3, r4
 8004470:	80fb      	strh	r3, [r7, #6]
 8004472:	4603      	mov	r3, r0
 8004474:	80bb      	strh	r3, [r7, #4]
 8004476:	460b      	mov	r3, r1
 8004478:	807b      	strh	r3, [r7, #2]
 800447a:	4613      	mov	r3, r2
 800447c:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 800447e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004480:	0a1b      	lsrs	r3, r3, #8
 8004482:	b29b      	uxth	r3, r3
 8004484:	b2db      	uxtb	r3, r3
 8004486:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 8004488:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800448a:	b2db      	uxtb	r3, r3
 800448c:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 800448e:	883b      	ldrh	r3, [r7, #0]
 8004490:	887a      	ldrh	r2, [r7, #2]
 8004492:	88b9      	ldrh	r1, [r7, #4]
 8004494:	88f8      	ldrh	r0, [r7, #6]
 8004496:	f7ff ff81 	bl	800439c <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 800449a:	202c      	movs	r0, #44	; 0x2c
 800449c:	f7ff ff36 	bl	800430c <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 80044a0:	887a      	ldrh	r2, [r7, #2]
 80044a2:	88fb      	ldrh	r3, [r7, #6]
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	3301      	adds	r3, #1
 80044a8:	8839      	ldrh	r1, [r7, #0]
 80044aa:	88ba      	ldrh	r2, [r7, #4]
 80044ac:	1a8a      	subs	r2, r1, r2
 80044ae:	3201      	adds	r2, #1
 80044b0:	fb02 f303 	mul.w	r3, r2, r3
 80044b4:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 80044b6:	2200      	movs	r2, #0
 80044b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80044bc:	4815      	ldr	r0, [pc, #84]	; (8004514 <ILI9341_INT_Fill+0xb4>)
 80044be:	f001 fad8 	bl	8005a72 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 80044c2:	2201      	movs	r2, #1
 80044c4:	2102      	movs	r1, #2
 80044c6:	4813      	ldr	r0, [pc, #76]	; (8004514 <ILI9341_INT_Fill+0xb4>)
 80044c8:	f001 fad3 	bl	8005a72 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 80044cc:	2101      	movs	r1, #1
 80044ce:	4812      	ldr	r0, [pc, #72]	; (8004518 <ILI9341_INT_Fill+0xb8>)
 80044d0:	f7fe f9d4 	bl	800287c <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 80044d4:	2300      	movs	r3, #0
 80044d6:	617b      	str	r3, [r7, #20]
 80044d8:	e009      	b.n	80044ee <ILI9341_INT_Fill+0x8e>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 80044da:	f107 030c 	add.w	r3, r7, #12
 80044de:	2201      	movs	r2, #1
 80044e0:	4619      	mov	r1, r3
 80044e2:	480d      	ldr	r0, [pc, #52]	; (8004518 <ILI9341_INT_Fill+0xb8>)
 80044e4:	f7fe f992 	bl	800280c <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	3301      	adds	r3, #1
 80044ec:	617b      	str	r3, [r7, #20]
 80044ee:	697a      	ldr	r2, [r7, #20]
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d3f1      	bcc.n	80044da <ILI9341_INT_Fill+0x7a>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 80044f6:	2201      	movs	r2, #1
 80044f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80044fc:	4805      	ldr	r0, [pc, #20]	; (8004514 <ILI9341_INT_Fill+0xb4>)
 80044fe:	f001 fab8 	bl	8005a72 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8004502:	2100      	movs	r1, #0
 8004504:	4804      	ldr	r0, [pc, #16]	; (8004518 <ILI9341_INT_Fill+0xb8>)
 8004506:	f7fe f9b9 	bl	800287c <TM_SPI_SetDataSize>
}
 800450a:	bf00      	nop
 800450c:	371c      	adds	r7, #28
 800450e:	46bd      	mov	sp, r7
 8004510:	bd90      	pop	{r4, r7, pc}
 8004512:	bf00      	nop
 8004514:	40010c00 	.word	0x40010c00
 8004518:	40013000 	.word	0x40013000

0800451c <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
 8004522:	4603      	mov	r3, r0
 8004524:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 8004526:	2036      	movs	r0, #54	; 0x36
 8004528:	f7ff fef0 	bl	800430c <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 800452c:	79fb      	ldrb	r3, [r7, #7]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d103      	bne.n	800453a <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 8004532:	2058      	movs	r0, #88	; 0x58
 8004534:	f7ff ff0e 	bl	8004354 <ILI9341_SendData>
 8004538:	e013      	b.n	8004562 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 800453a:	79fb      	ldrb	r3, [r7, #7]
 800453c:	2b01      	cmp	r3, #1
 800453e:	d103      	bne.n	8004548 <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 8004540:	2088      	movs	r0, #136	; 0x88
 8004542:	f7ff ff07 	bl	8004354 <ILI9341_SendData>
 8004546:	e00c      	b.n	8004562 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 8004548:	79fb      	ldrb	r3, [r7, #7]
 800454a:	2b02      	cmp	r3, #2
 800454c:	d103      	bne.n	8004556 <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 800454e:	2028      	movs	r0, #40	; 0x28
 8004550:	f7ff ff00 	bl	8004354 <ILI9341_SendData>
 8004554:	e005      	b.n	8004562 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 8004556:	79fb      	ldrb	r3, [r7, #7]
 8004558:	2b03      	cmp	r3, #3
 800455a:	d102      	bne.n	8004562 <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 800455c:	20e8      	movs	r0, #232	; 0xe8
 800455e:	f7ff fef9 	bl	8004354 <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 8004562:	4a0e      	ldr	r2, [pc, #56]	; (800459c <ILI9341_Rotate+0x80>)
 8004564:	79fb      	ldrb	r3, [r7, #7]
 8004566:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8004568:	79fb      	ldrb	r3, [r7, #7]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d002      	beq.n	8004574 <ILI9341_Rotate+0x58>
 800456e:	79fb      	ldrb	r3, [r7, #7]
 8004570:	2b01      	cmp	r3, #1
 8004572:	d107      	bne.n	8004584 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8004574:	4b09      	ldr	r3, [pc, #36]	; (800459c <ILI9341_Rotate+0x80>)
 8004576:	22f0      	movs	r2, #240	; 0xf0
 8004578:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 800457a:	4b08      	ldr	r3, [pc, #32]	; (800459c <ILI9341_Rotate+0x80>)
 800457c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004580:	805a      	strh	r2, [r3, #2]
 8004582:	e007      	b.n	8004594 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8004584:	4b05      	ldr	r3, [pc, #20]	; (800459c <ILI9341_Rotate+0x80>)
 8004586:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800458a:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 800458c:	4b03      	ldr	r3, [pc, #12]	; (800459c <ILI9341_Rotate+0x80>)
 800458e:	22f0      	movs	r2, #240	; 0xf0
 8004590:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 8004592:	bf00      	nop
 8004594:	bf00      	nop
 8004596:	3708      	adds	r7, #8
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}
 800459c:	20001a54 	.word	0x20001a54

080045a0 <ILI9341_DrawFilledRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawFilledRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 80045a0:	b590      	push	{r4, r7, lr}
 80045a2:	b087      	sub	sp, #28
 80045a4:	af02      	add	r7, sp, #8
 80045a6:	4604      	mov	r4, r0
 80045a8:	4608      	mov	r0, r1
 80045aa:	4611      	mov	r1, r2
 80045ac:	461a      	mov	r2, r3
 80045ae:	4623      	mov	r3, r4
 80045b0:	80fb      	strh	r3, [r7, #6]
 80045b2:	4603      	mov	r3, r0
 80045b4:	80bb      	strh	r3, [r7, #4]
 80045b6:	460b      	mov	r3, r1
 80045b8:	807b      	strh	r3, [r7, #2]
 80045ba:	4613      	mov	r3, r2
 80045bc:	803b      	strh	r3, [r7, #0]
	uint16_t tmp;
	
	/* Check correction */
	if (x0 > x1) {
 80045be:	88fa      	ldrh	r2, [r7, #6]
 80045c0:	887b      	ldrh	r3, [r7, #2]
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d905      	bls.n	80045d2 <ILI9341_DrawFilledRectangle+0x32>
		tmp = x0;
 80045c6:	88fb      	ldrh	r3, [r7, #6]
 80045c8:	81fb      	strh	r3, [r7, #14]
		x0 = x1;
 80045ca:	887b      	ldrh	r3, [r7, #2]
 80045cc:	80fb      	strh	r3, [r7, #6]
		x1 = tmp;
 80045ce:	89fb      	ldrh	r3, [r7, #14]
 80045d0:	807b      	strh	r3, [r7, #2]
	}
	if (y0 > y1) {
 80045d2:	88ba      	ldrh	r2, [r7, #4]
 80045d4:	883b      	ldrh	r3, [r7, #0]
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d905      	bls.n	80045e6 <ILI9341_DrawFilledRectangle+0x46>
		tmp = y0;
 80045da:	88bb      	ldrh	r3, [r7, #4]
 80045dc:	81fb      	strh	r3, [r7, #14]
		y0 = y1;
 80045de:	883b      	ldrh	r3, [r7, #0]
 80045e0:	80bb      	strh	r3, [r7, #4]
		y1 = tmp;
 80045e2:	89fb      	ldrh	r3, [r7, #14]
 80045e4:	803b      	strh	r3, [r7, #0]
	}
	
	/* Fill rectangle */
	ILI9341_INT_Fill(x0, y0, x1, y1, color);
 80045e6:	883c      	ldrh	r4, [r7, #0]
 80045e8:	887a      	ldrh	r2, [r7, #2]
 80045ea:	88b9      	ldrh	r1, [r7, #4]
 80045ec:	88f8      	ldrh	r0, [r7, #6]
 80045ee:	8c3b      	ldrh	r3, [r7, #32]
 80045f0:	9300      	str	r3, [sp, #0]
 80045f2:	4623      	mov	r3, r4
 80045f4:	f7ff ff34 	bl	8004460 <ILI9341_INT_Fill>
	
	/* CS HIGH back */
	ILI9341_CS_SET();
 80045f8:	2201      	movs	r2, #1
 80045fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80045fe:	4803      	ldr	r0, [pc, #12]	; (800460c <ILI9341_DrawFilledRectangle+0x6c>)
 8004600:	f001 fa37 	bl	8005a72 <HAL_GPIO_WritePin>
}
 8004604:	bf00      	nop
 8004606:	3714      	adds	r7, #20
 8004608:	46bd      	mov	sp, r7
 800460a:	bd90      	pop	{r4, r7, pc}
 800460c:	40010c00 	.word	0x40010c00

08004610 <ILI9341_putImage>:
			Code output format : Plan bytes
			Draw mode : 2 bytes per pixel 565

			attention  la taille des images (la mmoire du microcontrleur est vite remplie !!)
 */
void ILI9341_putImage(int16_t x0, int16_t y0, int16_t width, int16_t height, const int16_t *img, int32_t size){
 8004610:	b590      	push	{r4, r7, lr}
 8004612:	b085      	sub	sp, #20
 8004614:	af00      	add	r7, sp, #0
 8004616:	4604      	mov	r4, r0
 8004618:	4608      	mov	r0, r1
 800461a:	4611      	mov	r1, r2
 800461c:	461a      	mov	r2, r3
 800461e:	4623      	mov	r3, r4
 8004620:	80fb      	strh	r3, [r7, #6]
 8004622:	4603      	mov	r3, r0
 8004624:	80bb      	strh	r3, [r7, #4]
 8004626:	460b      	mov	r3, r1
 8004628:	807b      	strh	r3, [r7, #2]
 800462a:	4613      	mov	r3, r2
 800462c:	803b      	strh	r3, [r7, #0]
	ILI9341_SetCursorPosition(x0, y0, x0 + width-1, y0 + height-1);
 800462e:	88f8      	ldrh	r0, [r7, #6]
 8004630:	88b9      	ldrh	r1, [r7, #4]
 8004632:	88fa      	ldrh	r2, [r7, #6]
 8004634:	887b      	ldrh	r3, [r7, #2]
 8004636:	4413      	add	r3, r2
 8004638:	b29b      	uxth	r3, r3
 800463a:	3b01      	subs	r3, #1
 800463c:	b29c      	uxth	r4, r3
 800463e:	88ba      	ldrh	r2, [r7, #4]
 8004640:	883b      	ldrh	r3, [r7, #0]
 8004642:	4413      	add	r3, r2
 8004644:	b29b      	uxth	r3, r3
 8004646:	3b01      	subs	r3, #1
 8004648:	b29b      	uxth	r3, r3
 800464a:	4622      	mov	r2, r4
 800464c:	f7ff fea6 	bl	800439c <ILI9341_SetCursorPosition>

	uint8_t datas[2];

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 8004650:	202c      	movs	r0, #44	; 0x2c
 8004652:	f7ff fe5b 	bl	800430c <ILI9341_SendCommand>

	/* Send everything */
	ILI9341_CS_RESET();
 8004656:	2200      	movs	r2, #0
 8004658:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800465c:	481e      	ldr	r0, [pc, #120]	; (80046d8 <ILI9341_putImage+0xc8>)
 800465e:	f001 fa08 	bl	8005a72 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 8004662:	2201      	movs	r2, #1
 8004664:	2102      	movs	r1, #2
 8004666:	481c      	ldr	r0, [pc, #112]	; (80046d8 <ILI9341_putImage+0xc8>)
 8004668:	f001 fa03 	bl	8005a72 <HAL_GPIO_WritePin>

	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 800466c:	2101      	movs	r1, #1
 800466e:	481b      	ldr	r0, [pc, #108]	; (80046dc <ILI9341_putImage+0xcc>)
 8004670:	f7fe f904 	bl	800287c <TM_SPI_SetDataSize>

#ifndef LCD_DMA
	int32_t i;
	for(i=0; i < size; i++){
 8004674:	2300      	movs	r3, #0
 8004676:	60fb      	str	r3, [r7, #12]
 8004678:	e01b      	b.n	80046b2 <ILI9341_putImage+0xa2>
		datas[1] = HIGHINT(img[i]);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	005b      	lsls	r3, r3, #1
 800467e:	6a3a      	ldr	r2, [r7, #32]
 8004680:	4413      	add	r3, r2
 8004682:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004686:	121b      	asrs	r3, r3, #8
 8004688:	b21b      	sxth	r3, r3
 800468a:	b2db      	uxtb	r3, r3
 800468c:	727b      	strb	r3, [r7, #9]
		datas[0] = LOWINT(img[i]);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	005b      	lsls	r3, r3, #1
 8004692:	6a3a      	ldr	r2, [r7, #32]
 8004694:	4413      	add	r3, r2
 8004696:	f9b3 3000 	ldrsh.w	r3, [r3]
 800469a:	b2db      	uxtb	r3, r3
 800469c:	723b      	strb	r3, [r7, #8]
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 800469e:	f107 0308 	add.w	r3, r7, #8
 80046a2:	2201      	movs	r2, #1
 80046a4:	4619      	mov	r1, r3
 80046a6:	480d      	ldr	r0, [pc, #52]	; (80046dc <ILI9341_putImage+0xcc>)
 80046a8:	f7fe f8b0 	bl	800280c <SPI_WriteMultiNoRegister>
	for(i=0; i < size; i++){
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	3301      	adds	r3, #1
 80046b0:	60fb      	str	r3, [r7, #12]
 80046b2:	68fa      	ldr	r2, [r7, #12]
 80046b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b6:	429a      	cmp	r2, r3
 80046b8:	dbdf      	blt.n	800467a <ILI9341_putImage+0x6a>
#else
	SPI2_DMA_send16BitArray((Uint16 *)img, size);
#endif


	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 80046ba:	2100      	movs	r1, #0
 80046bc:	4807      	ldr	r0, [pc, #28]	; (80046dc <ILI9341_putImage+0xcc>)
 80046be:	f7fe f8dd 	bl	800287c <TM_SPI_SetDataSize>
	ILI9341_CS_SET();
 80046c2:	2201      	movs	r2, #1
 80046c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80046c8:	4803      	ldr	r0, [pc, #12]	; (80046d8 <ILI9341_putImage+0xc8>)
 80046ca:	f001 f9d2 	bl	8005a72 <HAL_GPIO_WritePin>
}
 80046ce:	bf00      	nop
 80046d0:	3714      	adds	r7, #20
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd90      	pop	{r4, r7, pc}
 80046d6:	bf00      	nop
 80046d8:	40010c00 	.word	0x40010c00
 80046dc:	40013000 	.word	0x40013000

080046e0 <XPT2046_init>:


/**
 * @brief init function for XPT2046 lib
 */
void XPT2046_init(void){
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af02      	add	r7, sp, #8

	// Initialise SPI
	SPI_Init(XPT2046_SPI);
 80046e6:	4816      	ldr	r0, [pc, #88]	; (8004740 <XPT2046_init+0x60>)
 80046e8:	f7fd ff0c 	bl	8002504 <SPI_Init>
	uint32_t previousBaudrate;
	previousBaudrate = SPI_getBaudrate(XPT2046_SPI);
 80046ec:	4814      	ldr	r0, [pc, #80]	; (8004740 <XPT2046_init+0x60>)
 80046ee:	f7fe f963 	bl	80029b8 <SPI_getBaudrate>
 80046f2:	6078      	str	r0, [r7, #4]
	SPI_setBaudRate(XPT2046_SPI, SPI_BAUDRATEPRESCALER_256);	//slow for XPT2046
 80046f4:	2138      	movs	r1, #56	; 0x38
 80046f6:	4812      	ldr	r0, [pc, #72]	; (8004740 <XPT2046_init+0x60>)
 80046f8:	f7fe f92e 	bl	8002958 <SPI_setBaudRate>
	BSP_GPIO_PinCfg(PIN_CS_TOUCH,GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 80046fc:	2303      	movs	r3, #3
 80046fe:	9300      	str	r3, [sp, #0]
 8004700:	2300      	movs	r3, #0
 8004702:	2201      	movs	r2, #1
 8004704:	2101      	movs	r1, #1
 8004706:	480f      	ldr	r0, [pc, #60]	; (8004744 <XPT2046_init+0x64>)
 8004708:	f7fd fecc 	bl	80024a4 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(PIN_IRQ_TOUCH,GPIO_MODE_INPUT,GPIO_PULLDOWN,GPIO_SPEED_FREQ_HIGH);
 800470c:	2303      	movs	r3, #3
 800470e:	9300      	str	r3, [sp, #0]
 8004710:	2302      	movs	r3, #2
 8004712:	2200      	movs	r2, #0
 8004714:	2110      	movs	r1, #16
 8004716:	480c      	ldr	r0, [pc, #48]	; (8004748 <XPT2046_init+0x68>)
 8004718:	f7fd fec4 	bl	80024a4 <BSP_GPIO_PinCfg>
	XPT2046_CS_SET();
 800471c:	2201      	movs	r2, #1
 800471e:	2101      	movs	r1, #1
 8004720:	4808      	ldr	r0, [pc, #32]	; (8004744 <XPT2046_init+0x64>)
 8004722:	f001 f9a6 	bl	8005a72 <HAL_GPIO_WritePin>

	XPT2046_getReading(CONTROL_BYTE_START
 8004726:	20d0      	movs	r0, #208	; 0xd0
 8004728:	f000 f810 	bl	800474c <XPT2046_getReading>
					   | CONTROL_BYTE_CHANNEL_SELECT_X
					   | CONTROL_BYTE_MODE_12_BIT
					   | CONTROL_BYTE_SD_DIFFERENTIAL
					   | CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);

	SPI_setBaudRate(XPT2046_SPI, previousBaudrate);	//"fast" for everyone else...
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	b29b      	uxth	r3, r3
 8004730:	4619      	mov	r1, r3
 8004732:	4803      	ldr	r0, [pc, #12]	; (8004740 <XPT2046_init+0x60>)
 8004734:	f7fe f910 	bl	8002958 <SPI_setBaudRate>
}
 8004738:	bf00      	nop
 800473a:	3708      	adds	r7, #8
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}
 8004740:	40013000 	.word	0x40013000
 8004744:	40010c00 	.word	0x40010c00
 8004748:	40010800 	.word	0x40010800

0800474c <XPT2046_getReading>:
/*
 * @brief private function used to read the SPI
 * @param controlByte controlByte used to read
 * @return data read from screen touch
 */
static Uint16 XPT2046_getReading(controlByte_t controlByte){
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	4603      	mov	r3, r0
 8004754:	71fb      	strb	r3, [r7, #7]

	Uint16 ret;

	XPT2046_CS_RESET();
 8004756:	2200      	movs	r2, #0
 8004758:	2101      	movs	r1, #1
 800475a:	4811      	ldr	r0, [pc, #68]	; (80047a0 <XPT2046_getReading+0x54>)
 800475c:	f001 f989 	bl	8005a72 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(XPT2046_SPI,controlByte);
 8004760:	79fb      	ldrb	r3, [r7, #7]
 8004762:	4619      	mov	r1, r3
 8004764:	480f      	ldr	r0, [pc, #60]	; (80047a4 <XPT2046_getReading+0x58>)
 8004766:	f7fe f81b 	bl	80027a0 <SPI_WriteNoRegister>

	ret = (Uint16)((Uint16)(SPI_ReadNoRegister(XPT2046_SPI)) << 5);
 800476a:	480e      	ldr	r0, [pc, #56]	; (80047a4 <XPT2046_getReading+0x58>)
 800476c:	f7fd ffe0 	bl	8002730 <SPI_ReadNoRegister>
 8004770:	4603      	mov	r3, r0
 8004772:	b29b      	uxth	r3, r3
 8004774:	015b      	lsls	r3, r3, #5
 8004776:	81fb      	strh	r3, [r7, #14]
	ret |= (Uint16)(SPI_ReadNoRegister(XPT2046_SPI) >> (Uint16)(3));
 8004778:	480a      	ldr	r0, [pc, #40]	; (80047a4 <XPT2046_getReading+0x58>)
 800477a:	f7fd ffd9 	bl	8002730 <SPI_ReadNoRegister>
 800477e:	4603      	mov	r3, r0
 8004780:	08db      	lsrs	r3, r3, #3
 8004782:	b2db      	uxtb	r3, r3
 8004784:	b29a      	uxth	r2, r3
 8004786:	89fb      	ldrh	r3, [r7, #14]
 8004788:	4313      	orrs	r3, r2
 800478a:	81fb      	strh	r3, [r7, #14]

	XPT2046_CS_SET();
 800478c:	2201      	movs	r2, #1
 800478e:	2101      	movs	r1, #1
 8004790:	4803      	ldr	r0, [pc, #12]	; (80047a0 <XPT2046_getReading+0x54>)
 8004792:	f001 f96e 	bl	8005a72 <HAL_GPIO_WritePin>

	return ret;
 8004796:	89fb      	ldrh	r3, [r7, #14]
}
 8004798:	4618      	mov	r0, r3
 800479a:	3710      	adds	r7, #16
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	40010c00 	.word	0x40010c00
 80047a4:	40013000 	.word	0x40013000

080047a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80047ac:	4b08      	ldr	r3, [pc, #32]	; (80047d0 <HAL_Init+0x28>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a07      	ldr	r2, [pc, #28]	; (80047d0 <HAL_Init+0x28>)
 80047b2:	f043 0310 	orr.w	r3, r3, #16
 80047b6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80047b8:	2003      	movs	r0, #3
 80047ba:	f000 fd0d 	bl	80051d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80047be:	200f      	movs	r0, #15
 80047c0:	f000 f808 	bl	80047d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80047c4:	f7fe f92c 	bl	8002a20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80047c8:	2300      	movs	r3, #0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	bf00      	nop
 80047d0:	40022000 	.word	0x40022000

080047d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b082      	sub	sp, #8
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80047dc:	4b12      	ldr	r3, [pc, #72]	; (8004828 <HAL_InitTick+0x54>)
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	4b12      	ldr	r3, [pc, #72]	; (800482c <HAL_InitTick+0x58>)
 80047e2:	781b      	ldrb	r3, [r3, #0]
 80047e4:	4619      	mov	r1, r3
 80047e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80047ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80047ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80047f2:	4618      	mov	r0, r3
 80047f4:	f000 fd25 	bl	8005242 <HAL_SYSTICK_Config>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d001      	beq.n	8004802 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e00e      	b.n	8004820 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2b0f      	cmp	r3, #15
 8004806:	d80a      	bhi.n	800481e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004808:	2200      	movs	r2, #0
 800480a:	6879      	ldr	r1, [r7, #4]
 800480c:	f04f 30ff 	mov.w	r0, #4294967295
 8004810:	f000 fced 	bl	80051ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004814:	4a06      	ldr	r2, [pc, #24]	; (8004830 <HAL_InitTick+0x5c>)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800481a:	2300      	movs	r3, #0
 800481c:	e000      	b.n	8004820 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
}
 8004820:	4618      	mov	r0, r3
 8004822:	3708      	adds	r7, #8
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	20000028 	.word	0x20000028
 800482c:	20000030 	.word	0x20000030
 8004830:	2000002c 	.word	0x2000002c

08004834 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004834:	b480      	push	{r7}
 8004836:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004838:	4b05      	ldr	r3, [pc, #20]	; (8004850 <HAL_IncTick+0x1c>)
 800483a:	781b      	ldrb	r3, [r3, #0]
 800483c:	461a      	mov	r2, r3
 800483e:	4b05      	ldr	r3, [pc, #20]	; (8004854 <HAL_IncTick+0x20>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4413      	add	r3, r2
 8004844:	4a03      	ldr	r2, [pc, #12]	; (8004854 <HAL_IncTick+0x20>)
 8004846:	6013      	str	r3, [r2, #0]
}
 8004848:	bf00      	nop
 800484a:	46bd      	mov	sp, r7
 800484c:	bc80      	pop	{r7}
 800484e:	4770      	bx	lr
 8004850:	20000030 	.word	0x20000030
 8004854:	20001a5c 	.word	0x20001a5c

08004858 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004858:	b480      	push	{r7}
 800485a:	af00      	add	r7, sp, #0
  return uwTick;
 800485c:	4b02      	ldr	r3, [pc, #8]	; (8004868 <HAL_GetTick+0x10>)
 800485e:	681b      	ldr	r3, [r3, #0]
}
 8004860:	4618      	mov	r0, r3
 8004862:	46bd      	mov	sp, r7
 8004864:	bc80      	pop	{r7}
 8004866:	4770      	bx	lr
 8004868:	20001a5c 	.word	0x20001a5c

0800486c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b084      	sub	sp, #16
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004874:	f7ff fff0 	bl	8004858 <HAL_GetTick>
 8004878:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004884:	d005      	beq.n	8004892 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004886:	4b0a      	ldr	r3, [pc, #40]	; (80048b0 <HAL_Delay+0x44>)
 8004888:	781b      	ldrb	r3, [r3, #0]
 800488a:	461a      	mov	r2, r3
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	4413      	add	r3, r2
 8004890:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004892:	bf00      	nop
 8004894:	f7ff ffe0 	bl	8004858 <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	68fa      	ldr	r2, [r7, #12]
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d8f7      	bhi.n	8004894 <HAL_Delay+0x28>
  {
  }
}
 80048a4:	bf00      	nop
 80048a6:	bf00      	nop
 80048a8:	3710      	adds	r7, #16
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	20000030 	.word	0x20000030

080048b4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b086      	sub	sp, #24
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048bc:	2300      	movs	r3, #0
 80048be:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80048c0:	2300      	movs	r3, #0
 80048c2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80048c4:	2300      	movs	r3, #0
 80048c6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80048c8:	2300      	movs	r3, #0
 80048ca:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d101      	bne.n	80048d6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e0be      	b.n	8004a54 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d109      	bne.n	80048f8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f000 f8b6 	bl	8004a64 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80048f8:	6878      	ldr	r0, [r7, #4]
 80048fa:	f000 fb01 	bl	8004f00 <ADC_ConversionStop_Disable>
 80048fe:	4603      	mov	r3, r0
 8004900:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004906:	f003 0310 	and.w	r3, r3, #16
 800490a:	2b00      	cmp	r3, #0
 800490c:	f040 8099 	bne.w	8004a42 <HAL_ADC_Init+0x18e>
 8004910:	7dfb      	ldrb	r3, [r7, #23]
 8004912:	2b00      	cmp	r3, #0
 8004914:	f040 8095 	bne.w	8004a42 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800491c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004920:	f023 0302 	bic.w	r3, r3, #2
 8004924:	f043 0202 	orr.w	r2, r3, #2
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8004934:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	68db      	ldr	r3, [r3, #12]
 800493a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800493c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800493e:	68ba      	ldr	r2, [r7, #8]
 8004940:	4313      	orrs	r3, r2
 8004942:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800494c:	d003      	beq.n	8004956 <HAL_ADC_Init+0xa2>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	2b01      	cmp	r3, #1
 8004954:	d102      	bne.n	800495c <HAL_ADC_Init+0xa8>
 8004956:	f44f 7380 	mov.w	r3, #256	; 0x100
 800495a:	e000      	b.n	800495e <HAL_ADC_Init+0xaa>
 800495c:	2300      	movs	r3, #0
 800495e:	693a      	ldr	r2, [r7, #16]
 8004960:	4313      	orrs	r3, r2
 8004962:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	695b      	ldr	r3, [r3, #20]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d119      	bne.n	80049a0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d109      	bne.n	8004988 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	3b01      	subs	r3, #1
 800497a:	035a      	lsls	r2, r3, #13
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	4313      	orrs	r3, r2
 8004980:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004984:	613b      	str	r3, [r7, #16]
 8004986:	e00b      	b.n	80049a0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800498c:	f043 0220 	orr.w	r2, r3, #32
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004998:	f043 0201 	orr.w	r2, r3, #1
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	693a      	ldr	r2, [r7, #16]
 80049b0:	430a      	orrs	r2, r1
 80049b2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	689a      	ldr	r2, [r3, #8]
 80049ba:	4b28      	ldr	r3, [pc, #160]	; (8004a5c <HAL_ADC_Init+0x1a8>)
 80049bc:	4013      	ands	r3, r2
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	6812      	ldr	r2, [r2, #0]
 80049c2:	68b9      	ldr	r1, [r7, #8]
 80049c4:	430b      	orrs	r3, r1
 80049c6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049d0:	d003      	beq.n	80049da <HAL_ADC_Init+0x126>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	2b01      	cmp	r3, #1
 80049d8:	d104      	bne.n	80049e4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	691b      	ldr	r3, [r3, #16]
 80049de:	3b01      	subs	r3, #1
 80049e0:	051b      	lsls	r3, r3, #20
 80049e2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ea:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	68fa      	ldr	r2, [r7, #12]
 80049f4:	430a      	orrs	r2, r1
 80049f6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	689a      	ldr	r2, [r3, #8]
 80049fe:	4b18      	ldr	r3, [pc, #96]	; (8004a60 <HAL_ADC_Init+0x1ac>)
 8004a00:	4013      	ands	r3, r2
 8004a02:	68ba      	ldr	r2, [r7, #8]
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d10b      	bne.n	8004a20 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a12:	f023 0303 	bic.w	r3, r3, #3
 8004a16:	f043 0201 	orr.w	r2, r3, #1
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004a1e:	e018      	b.n	8004a52 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a24:	f023 0312 	bic.w	r3, r3, #18
 8004a28:	f043 0210 	orr.w	r2, r3, #16
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a34:	f043 0201 	orr.w	r2, r3, #1
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004a40:	e007      	b.n	8004a52 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a46:	f043 0210 	orr.w	r2, r3, #16
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004a52:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3718      	adds	r7, #24
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}
 8004a5c:	ffe1f7fd 	.word	0xffe1f7fd
 8004a60:	ff1f0efe 	.word	0xff1f0efe

08004a64 <HAL_ADC_MspInit>:
  * @brief  Initializes the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 8004a6c:	bf00      	nop
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bc80      	pop	{r7}
 8004a74:	4770      	bx	lr
	...

08004a78 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b086      	sub	sp, #24
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a84:	2300      	movs	r3, #0
 8004a86:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a64      	ldr	r2, [pc, #400]	; (8004c20 <HAL_ADC_Start_DMA+0x1a8>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d004      	beq.n	8004a9c <HAL_ADC_Start_DMA+0x24>
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a63      	ldr	r2, [pc, #396]	; (8004c24 <HAL_ADC_Start_DMA+0x1ac>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d106      	bne.n	8004aaa <HAL_ADC_Start_DMA+0x32>
 8004a9c:	4b60      	ldr	r3, [pc, #384]	; (8004c20 <HAL_ADC_Start_DMA+0x1a8>)
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	f040 80b3 	bne.w	8004c10 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d101      	bne.n	8004ab8 <HAL_ADC_Start_DMA+0x40>
 8004ab4:	2302      	movs	r3, #2
 8004ab6:	e0ae      	b.n	8004c16 <HAL_ADC_Start_DMA+0x19e>
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004ac0:	68f8      	ldr	r0, [r7, #12]
 8004ac2:	f000 f9cb 	bl	8004e5c <ADC_Enable>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004aca:	7dfb      	ldrb	r3, [r7, #23]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	f040 809a 	bne.w	8004c06 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ad6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004ada:	f023 0301 	bic.w	r3, r3, #1
 8004ade:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a4e      	ldr	r2, [pc, #312]	; (8004c24 <HAL_ADC_Start_DMA+0x1ac>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d105      	bne.n	8004afc <HAL_ADC_Start_DMA+0x84>
 8004af0:	4b4b      	ldr	r3, [pc, #300]	; (8004c20 <HAL_ADC_Start_DMA+0x1a8>)
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d115      	bne.n	8004b28 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b00:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d026      	beq.n	8004b64 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b1a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004b1e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004b26:	e01d      	b.n	8004b64 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b2c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a39      	ldr	r2, [pc, #228]	; (8004c20 <HAL_ADC_Start_DMA+0x1a8>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d004      	beq.n	8004b48 <HAL_ADC_Start_DMA+0xd0>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a38      	ldr	r2, [pc, #224]	; (8004c24 <HAL_ADC_Start_DMA+0x1ac>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d10d      	bne.n	8004b64 <HAL_ADC_Start_DMA+0xec>
 8004b48:	4b35      	ldr	r3, [pc, #212]	; (8004c20 <HAL_ADC_Start_DMA+0x1a8>)
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d007      	beq.n	8004b64 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b58:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004b5c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d006      	beq.n	8004b7e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b74:	f023 0206 	bic.w	r2, r3, #6
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	62da      	str	r2, [r3, #44]	; 0x2c
 8004b7c:	e002      	b.n	8004b84 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6a1b      	ldr	r3, [r3, #32]
 8004b90:	4a25      	ldr	r2, [pc, #148]	; (8004c28 <HAL_ADC_Start_DMA+0x1b0>)
 8004b92:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6a1b      	ldr	r3, [r3, #32]
 8004b98:	4a24      	ldr	r2, [pc, #144]	; (8004c2c <HAL_ADC_Start_DMA+0x1b4>)
 8004b9a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6a1b      	ldr	r3, [r3, #32]
 8004ba0:	4a23      	ldr	r2, [pc, #140]	; (8004c30 <HAL_ADC_Start_DMA+0x1b8>)
 8004ba2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f06f 0202 	mvn.w	r2, #2
 8004bac:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	689a      	ldr	r2, [r3, #8]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bbc:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6a18      	ldr	r0, [r3, #32]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	334c      	adds	r3, #76	; 0x4c
 8004bc8:	4619      	mov	r1, r3
 8004bca:	68ba      	ldr	r2, [r7, #8]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f000 fbab 	bl	8005328 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8004bdc:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004be0:	d108      	bne.n	8004bf4 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	689a      	ldr	r2, [r3, #8]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8004bf0:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8004bf2:	e00f      	b.n	8004c14 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	689a      	ldr	r2, [r3, #8]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004c02:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8004c04:	e006      	b.n	8004c14 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8004c0e:	e001      	b.n	8004c14 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004c14:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3718      	adds	r7, #24
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	40012400 	.word	0x40012400
 8004c24:	40012800 	.word	0x40012800
 8004c28:	08004f75 	.word	0x08004f75
 8004c2c:	08004ff1 	.word	0x08004ff1
 8004c30:	0800500d 	.word	0x0800500d

08004c34 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004c3c:	bf00      	nop
 8004c3e:	370c      	adds	r7, #12
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bc80      	pop	{r7}
 8004c44:	4770      	bx	lr

08004c46 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004c46:	b480      	push	{r7}
 8004c48:	b083      	sub	sp, #12
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004c4e:	bf00      	nop
 8004c50:	370c      	adds	r7, #12
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bc80      	pop	{r7}
 8004c56:	4770      	bx	lr

08004c58 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004c60:	bf00      	nop
 8004c62:	370c      	adds	r7, #12
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bc80      	pop	{r7}
 8004c68:	4770      	bx	lr
	...

08004c6c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8004c6c:	b480      	push	{r7}
 8004c6e:	b085      	sub	sp, #20
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
 8004c74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c76:	2300      	movs	r3, #0
 8004c78:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d101      	bne.n	8004c8c <HAL_ADC_ConfigChannel+0x20>
 8004c88:	2302      	movs	r3, #2
 8004c8a:	e0dc      	b.n	8004e46 <HAL_ADC_ConfigChannel+0x1da>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	2b06      	cmp	r3, #6
 8004c9a:	d81c      	bhi.n	8004cd6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	685a      	ldr	r2, [r3, #4]
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	4413      	add	r3, r2
 8004cac:	3b05      	subs	r3, #5
 8004cae:	221f      	movs	r2, #31
 8004cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb4:	43db      	mvns	r3, r3
 8004cb6:	4019      	ands	r1, r3
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	6818      	ldr	r0, [r3, #0]
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	685a      	ldr	r2, [r3, #4]
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	4413      	add	r3, r2
 8004cc6:	3b05      	subs	r3, #5
 8004cc8:	fa00 f203 	lsl.w	r2, r0, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	430a      	orrs	r2, r1
 8004cd2:	635a      	str	r2, [r3, #52]	; 0x34
 8004cd4:	e03c      	b.n	8004d50 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	2b0c      	cmp	r3, #12
 8004cdc:	d81c      	bhi.n	8004d18 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	685a      	ldr	r2, [r3, #4]
 8004ce8:	4613      	mov	r3, r2
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	4413      	add	r3, r2
 8004cee:	3b23      	subs	r3, #35	; 0x23
 8004cf0:	221f      	movs	r2, #31
 8004cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf6:	43db      	mvns	r3, r3
 8004cf8:	4019      	ands	r1, r3
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	6818      	ldr	r0, [r3, #0]
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	685a      	ldr	r2, [r3, #4]
 8004d02:	4613      	mov	r3, r2
 8004d04:	009b      	lsls	r3, r3, #2
 8004d06:	4413      	add	r3, r2
 8004d08:	3b23      	subs	r3, #35	; 0x23
 8004d0a:	fa00 f203 	lsl.w	r2, r0, r3
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	430a      	orrs	r2, r1
 8004d14:	631a      	str	r2, [r3, #48]	; 0x30
 8004d16:	e01b      	b.n	8004d50 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	685a      	ldr	r2, [r3, #4]
 8004d22:	4613      	mov	r3, r2
 8004d24:	009b      	lsls	r3, r3, #2
 8004d26:	4413      	add	r3, r2
 8004d28:	3b41      	subs	r3, #65	; 0x41
 8004d2a:	221f      	movs	r2, #31
 8004d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d30:	43db      	mvns	r3, r3
 8004d32:	4019      	ands	r1, r3
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	6818      	ldr	r0, [r3, #0]
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	685a      	ldr	r2, [r3, #4]
 8004d3c:	4613      	mov	r3, r2
 8004d3e:	009b      	lsls	r3, r3, #2
 8004d40:	4413      	add	r3, r2
 8004d42:	3b41      	subs	r3, #65	; 0x41
 8004d44:	fa00 f203 	lsl.w	r2, r0, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	430a      	orrs	r2, r1
 8004d4e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2b09      	cmp	r3, #9
 8004d56:	d91c      	bls.n	8004d92 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	68d9      	ldr	r1, [r3, #12]
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	4613      	mov	r3, r2
 8004d64:	005b      	lsls	r3, r3, #1
 8004d66:	4413      	add	r3, r2
 8004d68:	3b1e      	subs	r3, #30
 8004d6a:	2207      	movs	r2, #7
 8004d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d70:	43db      	mvns	r3, r3
 8004d72:	4019      	ands	r1, r3
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	6898      	ldr	r0, [r3, #8]
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	005b      	lsls	r3, r3, #1
 8004d80:	4413      	add	r3, r2
 8004d82:	3b1e      	subs	r3, #30
 8004d84:	fa00 f203 	lsl.w	r2, r0, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	430a      	orrs	r2, r1
 8004d8e:	60da      	str	r2, [r3, #12]
 8004d90:	e019      	b.n	8004dc6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	6919      	ldr	r1, [r3, #16]
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	005b      	lsls	r3, r3, #1
 8004da0:	4413      	add	r3, r2
 8004da2:	2207      	movs	r2, #7
 8004da4:	fa02 f303 	lsl.w	r3, r2, r3
 8004da8:	43db      	mvns	r3, r3
 8004daa:	4019      	ands	r1, r3
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	6898      	ldr	r0, [r3, #8]
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	4613      	mov	r3, r2
 8004db6:	005b      	lsls	r3, r3, #1
 8004db8:	4413      	add	r3, r2
 8004dba:	fa00 f203 	lsl.w	r2, r0, r3
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	2b10      	cmp	r3, #16
 8004dcc:	d003      	beq.n	8004dd6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8004dd2:	2b11      	cmp	r3, #17
 8004dd4:	d132      	bne.n	8004e3c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a1d      	ldr	r2, [pc, #116]	; (8004e50 <HAL_ADC_ConfigChannel+0x1e4>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d125      	bne.n	8004e2c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d126      	bne.n	8004e3c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	689a      	ldr	r2, [r3, #8]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004dfc:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	2b10      	cmp	r3, #16
 8004e04:	d11a      	bne.n	8004e3c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004e06:	4b13      	ldr	r3, [pc, #76]	; (8004e54 <HAL_ADC_ConfigChannel+0x1e8>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a13      	ldr	r2, [pc, #76]	; (8004e58 <HAL_ADC_ConfigChannel+0x1ec>)
 8004e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e10:	0c9a      	lsrs	r2, r3, #18
 8004e12:	4613      	mov	r3, r2
 8004e14:	009b      	lsls	r3, r3, #2
 8004e16:	4413      	add	r3, r2
 8004e18:	005b      	lsls	r3, r3, #1
 8004e1a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004e1c:	e002      	b.n	8004e24 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	3b01      	subs	r3, #1
 8004e22:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d1f9      	bne.n	8004e1e <HAL_ADC_ConfigChannel+0x1b2>
 8004e2a:	e007      	b.n	8004e3c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e30:	f043 0220 	orr.w	r2, r3, #32
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3714      	adds	r7, #20
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bc80      	pop	{r7}
 8004e4e:	4770      	bx	lr
 8004e50:	40012400 	.word	0x40012400
 8004e54:	20000028 	.word	0x20000028
 8004e58:	431bde83 	.word	0x431bde83

08004e5c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e64:	2300      	movs	r3, #0
 8004e66:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	f003 0301 	and.w	r3, r3, #1
 8004e76:	2b01      	cmp	r3, #1
 8004e78:	d039      	beq.n	8004eee <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	689a      	ldr	r2, [r3, #8]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f042 0201 	orr.w	r2, r2, #1
 8004e88:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004e8a:	4b1b      	ldr	r3, [pc, #108]	; (8004ef8 <ADC_Enable+0x9c>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a1b      	ldr	r2, [pc, #108]	; (8004efc <ADC_Enable+0xa0>)
 8004e90:	fba2 2303 	umull	r2, r3, r2, r3
 8004e94:	0c9b      	lsrs	r3, r3, #18
 8004e96:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004e98:	e002      	b.n	8004ea0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	3b01      	subs	r3, #1
 8004e9e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d1f9      	bne.n	8004e9a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004ea6:	f7ff fcd7 	bl	8004858 <HAL_GetTick>
 8004eaa:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004eac:	e018      	b.n	8004ee0 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004eae:	f7ff fcd3 	bl	8004858 <HAL_GetTick>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	d911      	bls.n	8004ee0 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec0:	f043 0210 	orr.w	r2, r3, #16
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ecc:	f043 0201 	orr.w	r2, r3, #1
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	e007      	b.n	8004ef0 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	f003 0301 	and.w	r3, r3, #1
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d1df      	bne.n	8004eae <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004eee:	2300      	movs	r3, #0
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3710      	adds	r7, #16
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	20000028 	.word	0x20000028
 8004efc:	431bde83 	.word	0x431bde83

08004f00 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	f003 0301 	and.w	r3, r3, #1
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d127      	bne.n	8004f6a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	689a      	ldr	r2, [r3, #8]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f022 0201 	bic.w	r2, r2, #1
 8004f28:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004f2a:	f7ff fc95 	bl	8004858 <HAL_GetTick>
 8004f2e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004f30:	e014      	b.n	8004f5c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004f32:	f7ff fc91 	bl	8004858 <HAL_GetTick>
 8004f36:	4602      	mov	r2, r0
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	2b02      	cmp	r3, #2
 8004f3e:	d90d      	bls.n	8004f5c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f44:	f043 0210 	orr.w	r2, r3, #16
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f50:	f043 0201 	orr.w	r2, r3, #1
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e007      	b.n	8004f6c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	f003 0301 	and.w	r3, r3, #1
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d0e3      	beq.n	8004f32 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004f6a:	2300      	movs	r3, #0
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3710      	adds	r7, #16
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}

08004f74 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b084      	sub	sp, #16
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f80:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f86:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d127      	bne.n	8004fde <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f92:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8004fa4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004fa8:	d115      	bne.n	8004fd6 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d111      	bne.n	8004fd6 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fb6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fc2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d105      	bne.n	8004fd6 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fce:	f043 0201 	orr.w	r2, r3, #1
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8004fd6:	68f8      	ldr	r0, [r7, #12]
 8004fd8:	f7ff fe2c 	bl	8004c34 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8004fdc:	e004      	b.n	8004fe8 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	6a1b      	ldr	r3, [r3, #32]
 8004fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	4798      	blx	r3
}
 8004fe8:	bf00      	nop
 8004fea:	3710      	adds	r7, #16
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b084      	sub	sp, #16
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffc:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8004ffe:	68f8      	ldr	r0, [r7, #12]
 8005000:	f7ff fe21 	bl	8004c46 <HAL_ADC_ConvHalfCpltCallback>
}
 8005004:	bf00      	nop
 8005006:	3710      	adds	r7, #16
 8005008:	46bd      	mov	sp, r7
 800500a:	bd80      	pop	{r7, pc}

0800500c <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b084      	sub	sp, #16
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005018:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800501e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800502a:	f043 0204 	orr.w	r2, r3, #4
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8005032:	68f8      	ldr	r0, [r7, #12]
 8005034:	f7ff fe10 	bl	8004c58 <HAL_ADC_ErrorCallback>
}
 8005038:	bf00      	nop
 800503a:	3710      	adds	r7, #16
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}

08005040 <__NVIC_SetPriorityGrouping>:
{
 8005040:	b480      	push	{r7}
 8005042:	b085      	sub	sp, #20
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f003 0307 	and.w	r3, r3, #7
 800504e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005050:	4b0c      	ldr	r3, [pc, #48]	; (8005084 <__NVIC_SetPriorityGrouping+0x44>)
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005056:	68ba      	ldr	r2, [r7, #8]
 8005058:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800505c:	4013      	ands	r3, r2
 800505e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005068:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800506c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005070:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005072:	4a04      	ldr	r2, [pc, #16]	; (8005084 <__NVIC_SetPriorityGrouping+0x44>)
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	60d3      	str	r3, [r2, #12]
}
 8005078:	bf00      	nop
 800507a:	3714      	adds	r7, #20
 800507c:	46bd      	mov	sp, r7
 800507e:	bc80      	pop	{r7}
 8005080:	4770      	bx	lr
 8005082:	bf00      	nop
 8005084:	e000ed00 	.word	0xe000ed00

08005088 <__NVIC_GetPriorityGrouping>:
{
 8005088:	b480      	push	{r7}
 800508a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800508c:	4b04      	ldr	r3, [pc, #16]	; (80050a0 <__NVIC_GetPriorityGrouping+0x18>)
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	0a1b      	lsrs	r3, r3, #8
 8005092:	f003 0307 	and.w	r3, r3, #7
}
 8005096:	4618      	mov	r0, r3
 8005098:	46bd      	mov	sp, r7
 800509a:	bc80      	pop	{r7}
 800509c:	4770      	bx	lr
 800509e:	bf00      	nop
 80050a0:	e000ed00 	.word	0xe000ed00

080050a4 <__NVIC_EnableIRQ>:
{
 80050a4:	b480      	push	{r7}
 80050a6:	b083      	sub	sp, #12
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	4603      	mov	r3, r0
 80050ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	db0b      	blt.n	80050ce <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80050b6:	79fb      	ldrb	r3, [r7, #7]
 80050b8:	f003 021f 	and.w	r2, r3, #31
 80050bc:	4906      	ldr	r1, [pc, #24]	; (80050d8 <__NVIC_EnableIRQ+0x34>)
 80050be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050c2:	095b      	lsrs	r3, r3, #5
 80050c4:	2001      	movs	r0, #1
 80050c6:	fa00 f202 	lsl.w	r2, r0, r2
 80050ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80050ce:	bf00      	nop
 80050d0:	370c      	adds	r7, #12
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bc80      	pop	{r7}
 80050d6:	4770      	bx	lr
 80050d8:	e000e100 	.word	0xe000e100

080050dc <__NVIC_SetPriority>:
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	4603      	mov	r3, r0
 80050e4:	6039      	str	r1, [r7, #0]
 80050e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	db0a      	blt.n	8005106 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	b2da      	uxtb	r2, r3
 80050f4:	490c      	ldr	r1, [pc, #48]	; (8005128 <__NVIC_SetPriority+0x4c>)
 80050f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050fa:	0112      	lsls	r2, r2, #4
 80050fc:	b2d2      	uxtb	r2, r2
 80050fe:	440b      	add	r3, r1
 8005100:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005104:	e00a      	b.n	800511c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	b2da      	uxtb	r2, r3
 800510a:	4908      	ldr	r1, [pc, #32]	; (800512c <__NVIC_SetPriority+0x50>)
 800510c:	79fb      	ldrb	r3, [r7, #7]
 800510e:	f003 030f 	and.w	r3, r3, #15
 8005112:	3b04      	subs	r3, #4
 8005114:	0112      	lsls	r2, r2, #4
 8005116:	b2d2      	uxtb	r2, r2
 8005118:	440b      	add	r3, r1
 800511a:	761a      	strb	r2, [r3, #24]
}
 800511c:	bf00      	nop
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	bc80      	pop	{r7}
 8005124:	4770      	bx	lr
 8005126:	bf00      	nop
 8005128:	e000e100 	.word	0xe000e100
 800512c:	e000ed00 	.word	0xe000ed00

08005130 <NVIC_EncodePriority>:
{
 8005130:	b480      	push	{r7}
 8005132:	b089      	sub	sp, #36	; 0x24
 8005134:	af00      	add	r7, sp, #0
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f003 0307 	and.w	r3, r3, #7
 8005142:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005144:	69fb      	ldr	r3, [r7, #28]
 8005146:	f1c3 0307 	rsb	r3, r3, #7
 800514a:	2b04      	cmp	r3, #4
 800514c:	bf28      	it	cs
 800514e:	2304      	movcs	r3, #4
 8005150:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	3304      	adds	r3, #4
 8005156:	2b06      	cmp	r3, #6
 8005158:	d902      	bls.n	8005160 <NVIC_EncodePriority+0x30>
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	3b03      	subs	r3, #3
 800515e:	e000      	b.n	8005162 <NVIC_EncodePriority+0x32>
 8005160:	2300      	movs	r3, #0
 8005162:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005164:	f04f 32ff 	mov.w	r2, #4294967295
 8005168:	69bb      	ldr	r3, [r7, #24]
 800516a:	fa02 f303 	lsl.w	r3, r2, r3
 800516e:	43da      	mvns	r2, r3
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	401a      	ands	r2, r3
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005178:	f04f 31ff 	mov.w	r1, #4294967295
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	fa01 f303 	lsl.w	r3, r1, r3
 8005182:	43d9      	mvns	r1, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005188:	4313      	orrs	r3, r2
}
 800518a:	4618      	mov	r0, r3
 800518c:	3724      	adds	r7, #36	; 0x24
 800518e:	46bd      	mov	sp, r7
 8005190:	bc80      	pop	{r7}
 8005192:	4770      	bx	lr

08005194 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	3b01      	subs	r3, #1
 80051a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80051a4:	d301      	bcc.n	80051aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80051a6:	2301      	movs	r3, #1
 80051a8:	e00f      	b.n	80051ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80051aa:	4a0a      	ldr	r2, [pc, #40]	; (80051d4 <SysTick_Config+0x40>)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	3b01      	subs	r3, #1
 80051b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80051b2:	210f      	movs	r1, #15
 80051b4:	f04f 30ff 	mov.w	r0, #4294967295
 80051b8:	f7ff ff90 	bl	80050dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80051bc:	4b05      	ldr	r3, [pc, #20]	; (80051d4 <SysTick_Config+0x40>)
 80051be:	2200      	movs	r2, #0
 80051c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80051c2:	4b04      	ldr	r3, [pc, #16]	; (80051d4 <SysTick_Config+0x40>)
 80051c4:	2207      	movs	r2, #7
 80051c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80051c8:	2300      	movs	r3, #0
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3708      	adds	r7, #8
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}
 80051d2:	bf00      	nop
 80051d4:	e000e010 	.word	0xe000e010

080051d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b082      	sub	sp, #8
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f7ff ff2d 	bl	8005040 <__NVIC_SetPriorityGrouping>
}
 80051e6:	bf00      	nop
 80051e8:	3708      	adds	r7, #8
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}

080051ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80051ee:	b580      	push	{r7, lr}
 80051f0:	b086      	sub	sp, #24
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	4603      	mov	r3, r0
 80051f6:	60b9      	str	r1, [r7, #8]
 80051f8:	607a      	str	r2, [r7, #4]
 80051fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80051fc:	2300      	movs	r3, #0
 80051fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005200:	f7ff ff42 	bl	8005088 <__NVIC_GetPriorityGrouping>
 8005204:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005206:	687a      	ldr	r2, [r7, #4]
 8005208:	68b9      	ldr	r1, [r7, #8]
 800520a:	6978      	ldr	r0, [r7, #20]
 800520c:	f7ff ff90 	bl	8005130 <NVIC_EncodePriority>
 8005210:	4602      	mov	r2, r0
 8005212:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005216:	4611      	mov	r1, r2
 8005218:	4618      	mov	r0, r3
 800521a:	f7ff ff5f 	bl	80050dc <__NVIC_SetPriority>
}
 800521e:	bf00      	nop
 8005220:	3718      	adds	r7, #24
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}

08005226 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005226:	b580      	push	{r7, lr}
 8005228:	b082      	sub	sp, #8
 800522a:	af00      	add	r7, sp, #0
 800522c:	4603      	mov	r3, r0
 800522e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005230:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005234:	4618      	mov	r0, r3
 8005236:	f7ff ff35 	bl	80050a4 <__NVIC_EnableIRQ>
}
 800523a:	bf00      	nop
 800523c:	3708      	adds	r7, #8
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}

08005242 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005242:	b580      	push	{r7, lr}
 8005244:	b082      	sub	sp, #8
 8005246:	af00      	add	r7, sp, #0
 8005248:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f7ff ffa2 	bl	8005194 <SysTick_Config>
 8005250:	4603      	mov	r3, r0
}
 8005252:	4618      	mov	r0, r3
 8005254:	3708      	adds	r7, #8
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}

0800525a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800525a:	b580      	push	{r7, lr}
 800525c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800525e:	f000 f802 	bl	8005266 <HAL_SYSTICK_Callback>
}
 8005262:	bf00      	nop
 8005264:	bd80      	pop	{r7, pc}

08005266 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8005266:	b480      	push	{r7}
 8005268:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800526a:	bf00      	nop
 800526c:	46bd      	mov	sp, r7
 800526e:	bc80      	pop	{r7}
 8005270:	4770      	bx	lr
	...

08005274 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005274:	b480      	push	{r7}
 8005276:	b085      	sub	sp, #20
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800527c:	2300      	movs	r3, #0
 800527e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d101      	bne.n	800528a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e043      	b.n	8005312 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	461a      	mov	r2, r3
 8005290:	4b22      	ldr	r3, [pc, #136]	; (800531c <HAL_DMA_Init+0xa8>)
 8005292:	4413      	add	r3, r2
 8005294:	4a22      	ldr	r2, [pc, #136]	; (8005320 <HAL_DMA_Init+0xac>)
 8005296:	fba2 2303 	umull	r2, r3, r2, r3
 800529a:	091b      	lsrs	r3, r3, #4
 800529c:	009a      	lsls	r2, r3, #2
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	4a1f      	ldr	r2, [pc, #124]	; (8005324 <HAL_DMA_Init+0xb0>)
 80052a6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2202      	movs	r2, #2
 80052ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80052be:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80052c2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80052cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	695b      	ldr	r3, [r3, #20]
 80052de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	69db      	ldr	r3, [r3, #28]
 80052ea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80052ec:	68fa      	ldr	r2, [r7, #12]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2200      	movs	r2, #0
 800530c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8005310:	2300      	movs	r3, #0
}
 8005312:	4618      	mov	r0, r3
 8005314:	3714      	adds	r7, #20
 8005316:	46bd      	mov	sp, r7
 8005318:	bc80      	pop	{r7}
 800531a:	4770      	bx	lr
 800531c:	bffdfff8 	.word	0xbffdfff8
 8005320:	cccccccd 	.word	0xcccccccd
 8005324:	40020000 	.word	0x40020000

08005328 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b086      	sub	sp, #24
 800532c:	af00      	add	r7, sp, #0
 800532e:	60f8      	str	r0, [r7, #12]
 8005330:	60b9      	str	r1, [r7, #8]
 8005332:	607a      	str	r2, [r7, #4]
 8005334:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005336:	2300      	movs	r3, #0
 8005338:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005340:	2b01      	cmp	r3, #1
 8005342:	d101      	bne.n	8005348 <HAL_DMA_Start_IT+0x20>
 8005344:	2302      	movs	r3, #2
 8005346:	e04a      	b.n	80053de <HAL_DMA_Start_IT+0xb6>
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005356:	2b01      	cmp	r3, #1
 8005358:	d13a      	bne.n	80053d0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2202      	movs	r2, #2
 800535e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2200      	movs	r2, #0
 8005366:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f022 0201 	bic.w	r2, r2, #1
 8005376:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	687a      	ldr	r2, [r7, #4]
 800537c:	68b9      	ldr	r1, [r7, #8]
 800537e:	68f8      	ldr	r0, [r7, #12]
 8005380:	f000 f9ae 	bl	80056e0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005388:	2b00      	cmp	r3, #0
 800538a:	d008      	beq.n	800539e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	681a      	ldr	r2, [r3, #0]
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f042 020e 	orr.w	r2, r2, #14
 800539a:	601a      	str	r2, [r3, #0]
 800539c:	e00f      	b.n	80053be <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f022 0204 	bic.w	r2, r2, #4
 80053ac:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f042 020a 	orr.w	r2, r2, #10
 80053bc:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f042 0201 	orr.w	r2, r2, #1
 80053cc:	601a      	str	r2, [r3, #0]
 80053ce:	e005      	b.n	80053dc <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2200      	movs	r2, #0
 80053d4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80053d8:	2302      	movs	r3, #2
 80053da:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80053dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3718      	adds	r7, #24
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
	...

080053e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b084      	sub	sp, #16
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053f0:	2300      	movs	r3, #0
 80053f2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	d005      	beq.n	800540a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2204      	movs	r2, #4
 8005402:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	73fb      	strb	r3, [r7, #15]
 8005408:	e051      	b.n	80054ae <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f022 020e 	bic.w	r2, r2, #14
 8005418:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f022 0201 	bic.w	r2, r2, #1
 8005428:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a22      	ldr	r2, [pc, #136]	; (80054b8 <HAL_DMA_Abort_IT+0xd0>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d029      	beq.n	8005488 <HAL_DMA_Abort_IT+0xa0>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a20      	ldr	r2, [pc, #128]	; (80054bc <HAL_DMA_Abort_IT+0xd4>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d022      	beq.n	8005484 <HAL_DMA_Abort_IT+0x9c>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a1f      	ldr	r2, [pc, #124]	; (80054c0 <HAL_DMA_Abort_IT+0xd8>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d01a      	beq.n	800547e <HAL_DMA_Abort_IT+0x96>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a1d      	ldr	r2, [pc, #116]	; (80054c4 <HAL_DMA_Abort_IT+0xdc>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d012      	beq.n	8005478 <HAL_DMA_Abort_IT+0x90>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a1c      	ldr	r2, [pc, #112]	; (80054c8 <HAL_DMA_Abort_IT+0xe0>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d00a      	beq.n	8005472 <HAL_DMA_Abort_IT+0x8a>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a1a      	ldr	r2, [pc, #104]	; (80054cc <HAL_DMA_Abort_IT+0xe4>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d102      	bne.n	800546c <HAL_DMA_Abort_IT+0x84>
 8005466:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800546a:	e00e      	b.n	800548a <HAL_DMA_Abort_IT+0xa2>
 800546c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005470:	e00b      	b.n	800548a <HAL_DMA_Abort_IT+0xa2>
 8005472:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005476:	e008      	b.n	800548a <HAL_DMA_Abort_IT+0xa2>
 8005478:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800547c:	e005      	b.n	800548a <HAL_DMA_Abort_IT+0xa2>
 800547e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005482:	e002      	b.n	800548a <HAL_DMA_Abort_IT+0xa2>
 8005484:	2310      	movs	r3, #16
 8005486:	e000      	b.n	800548a <HAL_DMA_Abort_IT+0xa2>
 8005488:	2301      	movs	r3, #1
 800548a:	4a11      	ldr	r2, [pc, #68]	; (80054d0 <HAL_DMA_Abort_IT+0xe8>)
 800548c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2201      	movs	r2, #1
 8005492:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2200      	movs	r2, #0
 800549a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d003      	beq.n	80054ae <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	4798      	blx	r3
    } 
  }
  return status;
 80054ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3710      	adds	r7, #16
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	40020008 	.word	0x40020008
 80054bc:	4002001c 	.word	0x4002001c
 80054c0:	40020030 	.word	0x40020030
 80054c4:	40020044 	.word	0x40020044
 80054c8:	40020058 	.word	0x40020058
 80054cc:	4002006c 	.word	0x4002006c
 80054d0:	40020000 	.word	0x40020000

080054d4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b084      	sub	sp, #16
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f0:	2204      	movs	r2, #4
 80054f2:	409a      	lsls	r2, r3
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	4013      	ands	r3, r2
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d04f      	beq.n	800559c <HAL_DMA_IRQHandler+0xc8>
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	f003 0304 	and.w	r3, r3, #4
 8005502:	2b00      	cmp	r3, #0
 8005504:	d04a      	beq.n	800559c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f003 0320 	and.w	r3, r3, #32
 8005510:	2b00      	cmp	r3, #0
 8005512:	d107      	bne.n	8005524 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f022 0204 	bic.w	r2, r2, #4
 8005522:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a66      	ldr	r2, [pc, #408]	; (80056c4 <HAL_DMA_IRQHandler+0x1f0>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d029      	beq.n	8005582 <HAL_DMA_IRQHandler+0xae>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a65      	ldr	r2, [pc, #404]	; (80056c8 <HAL_DMA_IRQHandler+0x1f4>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d022      	beq.n	800557e <HAL_DMA_IRQHandler+0xaa>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a63      	ldr	r2, [pc, #396]	; (80056cc <HAL_DMA_IRQHandler+0x1f8>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d01a      	beq.n	8005578 <HAL_DMA_IRQHandler+0xa4>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a62      	ldr	r2, [pc, #392]	; (80056d0 <HAL_DMA_IRQHandler+0x1fc>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d012      	beq.n	8005572 <HAL_DMA_IRQHandler+0x9e>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a60      	ldr	r2, [pc, #384]	; (80056d4 <HAL_DMA_IRQHandler+0x200>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d00a      	beq.n	800556c <HAL_DMA_IRQHandler+0x98>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4a5f      	ldr	r2, [pc, #380]	; (80056d8 <HAL_DMA_IRQHandler+0x204>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d102      	bne.n	8005566 <HAL_DMA_IRQHandler+0x92>
 8005560:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005564:	e00e      	b.n	8005584 <HAL_DMA_IRQHandler+0xb0>
 8005566:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800556a:	e00b      	b.n	8005584 <HAL_DMA_IRQHandler+0xb0>
 800556c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005570:	e008      	b.n	8005584 <HAL_DMA_IRQHandler+0xb0>
 8005572:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005576:	e005      	b.n	8005584 <HAL_DMA_IRQHandler+0xb0>
 8005578:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800557c:	e002      	b.n	8005584 <HAL_DMA_IRQHandler+0xb0>
 800557e:	2340      	movs	r3, #64	; 0x40
 8005580:	e000      	b.n	8005584 <HAL_DMA_IRQHandler+0xb0>
 8005582:	2304      	movs	r3, #4
 8005584:	4a55      	ldr	r2, [pc, #340]	; (80056dc <HAL_DMA_IRQHandler+0x208>)
 8005586:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800558c:	2b00      	cmp	r3, #0
 800558e:	f000 8094 	beq.w	80056ba <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800559a:	e08e      	b.n	80056ba <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a0:	2202      	movs	r2, #2
 80055a2:	409a      	lsls	r2, r3
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	4013      	ands	r3, r2
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d056      	beq.n	800565a <HAL_DMA_IRQHandler+0x186>
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	f003 0302 	and.w	r3, r3, #2
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d051      	beq.n	800565a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 0320 	and.w	r3, r3, #32
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d10b      	bne.n	80055dc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	681a      	ldr	r2, [r3, #0]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f022 020a 	bic.w	r2, r2, #10
 80055d2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a38      	ldr	r2, [pc, #224]	; (80056c4 <HAL_DMA_IRQHandler+0x1f0>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d029      	beq.n	800563a <HAL_DMA_IRQHandler+0x166>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a37      	ldr	r2, [pc, #220]	; (80056c8 <HAL_DMA_IRQHandler+0x1f4>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d022      	beq.n	8005636 <HAL_DMA_IRQHandler+0x162>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a35      	ldr	r2, [pc, #212]	; (80056cc <HAL_DMA_IRQHandler+0x1f8>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d01a      	beq.n	8005630 <HAL_DMA_IRQHandler+0x15c>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a34      	ldr	r2, [pc, #208]	; (80056d0 <HAL_DMA_IRQHandler+0x1fc>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d012      	beq.n	800562a <HAL_DMA_IRQHandler+0x156>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a32      	ldr	r2, [pc, #200]	; (80056d4 <HAL_DMA_IRQHandler+0x200>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d00a      	beq.n	8005624 <HAL_DMA_IRQHandler+0x150>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a31      	ldr	r2, [pc, #196]	; (80056d8 <HAL_DMA_IRQHandler+0x204>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d102      	bne.n	800561e <HAL_DMA_IRQHandler+0x14a>
 8005618:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800561c:	e00e      	b.n	800563c <HAL_DMA_IRQHandler+0x168>
 800561e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005622:	e00b      	b.n	800563c <HAL_DMA_IRQHandler+0x168>
 8005624:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005628:	e008      	b.n	800563c <HAL_DMA_IRQHandler+0x168>
 800562a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800562e:	e005      	b.n	800563c <HAL_DMA_IRQHandler+0x168>
 8005630:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005634:	e002      	b.n	800563c <HAL_DMA_IRQHandler+0x168>
 8005636:	2320      	movs	r3, #32
 8005638:	e000      	b.n	800563c <HAL_DMA_IRQHandler+0x168>
 800563a:	2302      	movs	r3, #2
 800563c:	4a27      	ldr	r2, [pc, #156]	; (80056dc <HAL_DMA_IRQHandler+0x208>)
 800563e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800564c:	2b00      	cmp	r3, #0
 800564e:	d034      	beq.n	80056ba <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005658:	e02f      	b.n	80056ba <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800565e:	2208      	movs	r2, #8
 8005660:	409a      	lsls	r2, r3
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	4013      	ands	r3, r2
 8005666:	2b00      	cmp	r3, #0
 8005668:	d028      	beq.n	80056bc <HAL_DMA_IRQHandler+0x1e8>
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	f003 0308 	and.w	r3, r3, #8
 8005670:	2b00      	cmp	r3, #0
 8005672:	d023      	beq.n	80056bc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f022 020e 	bic.w	r2, r2, #14
 8005682:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800568c:	2101      	movs	r1, #1
 800568e:	fa01 f202 	lsl.w	r2, r1, r2
 8005692:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2201      	movs	r2, #1
 800569e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d004      	beq.n	80056bc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	4798      	blx	r3
    }
  }
  return;
 80056ba:	bf00      	nop
 80056bc:	bf00      	nop
}
 80056be:	3710      	adds	r7, #16
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}
 80056c4:	40020008 	.word	0x40020008
 80056c8:	4002001c 	.word	0x4002001c
 80056cc:	40020030 	.word	0x40020030
 80056d0:	40020044 	.word	0x40020044
 80056d4:	40020058 	.word	0x40020058
 80056d8:	4002006c 	.word	0x4002006c
 80056dc:	40020000 	.word	0x40020000

080056e0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b085      	sub	sp, #20
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
 80056ec:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056f6:	2101      	movs	r1, #1
 80056f8:	fa01 f202 	lsl.w	r2, r1, r2
 80056fc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	683a      	ldr	r2, [r7, #0]
 8005704:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	2b10      	cmp	r3, #16
 800570c:	d108      	bne.n	8005720 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68ba      	ldr	r2, [r7, #8]
 800571c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800571e:	e007      	b.n	8005730 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68ba      	ldr	r2, [r7, #8]
 8005726:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	687a      	ldr	r2, [r7, #4]
 800572e:	60da      	str	r2, [r3, #12]
}
 8005730:	bf00      	nop
 8005732:	3714      	adds	r7, #20
 8005734:	46bd      	mov	sp, r7
 8005736:	bc80      	pop	{r7}
 8005738:	4770      	bx	lr
	...

0800573c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800573c:	b480      	push	{r7}
 800573e:	b08b      	sub	sp, #44	; 0x2c
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
 8005744:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005746:	2300      	movs	r3, #0
 8005748:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800574a:	2300      	movs	r3, #0
 800574c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800574e:	e169      	b.n	8005a24 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005750:	2201      	movs	r2, #1
 8005752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005754:	fa02 f303 	lsl.w	r3, r2, r3
 8005758:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	69fa      	ldr	r2, [r7, #28]
 8005760:	4013      	ands	r3, r2
 8005762:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005764:	69ba      	ldr	r2, [r7, #24]
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	429a      	cmp	r2, r3
 800576a:	f040 8158 	bne.w	8005a1e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	4a9a      	ldr	r2, [pc, #616]	; (80059dc <HAL_GPIO_Init+0x2a0>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d05e      	beq.n	8005836 <HAL_GPIO_Init+0xfa>
 8005778:	4a98      	ldr	r2, [pc, #608]	; (80059dc <HAL_GPIO_Init+0x2a0>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d875      	bhi.n	800586a <HAL_GPIO_Init+0x12e>
 800577e:	4a98      	ldr	r2, [pc, #608]	; (80059e0 <HAL_GPIO_Init+0x2a4>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d058      	beq.n	8005836 <HAL_GPIO_Init+0xfa>
 8005784:	4a96      	ldr	r2, [pc, #600]	; (80059e0 <HAL_GPIO_Init+0x2a4>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d86f      	bhi.n	800586a <HAL_GPIO_Init+0x12e>
 800578a:	4a96      	ldr	r2, [pc, #600]	; (80059e4 <HAL_GPIO_Init+0x2a8>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d052      	beq.n	8005836 <HAL_GPIO_Init+0xfa>
 8005790:	4a94      	ldr	r2, [pc, #592]	; (80059e4 <HAL_GPIO_Init+0x2a8>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d869      	bhi.n	800586a <HAL_GPIO_Init+0x12e>
 8005796:	4a94      	ldr	r2, [pc, #592]	; (80059e8 <HAL_GPIO_Init+0x2ac>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d04c      	beq.n	8005836 <HAL_GPIO_Init+0xfa>
 800579c:	4a92      	ldr	r2, [pc, #584]	; (80059e8 <HAL_GPIO_Init+0x2ac>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d863      	bhi.n	800586a <HAL_GPIO_Init+0x12e>
 80057a2:	4a92      	ldr	r2, [pc, #584]	; (80059ec <HAL_GPIO_Init+0x2b0>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d046      	beq.n	8005836 <HAL_GPIO_Init+0xfa>
 80057a8:	4a90      	ldr	r2, [pc, #576]	; (80059ec <HAL_GPIO_Init+0x2b0>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d85d      	bhi.n	800586a <HAL_GPIO_Init+0x12e>
 80057ae:	2b12      	cmp	r3, #18
 80057b0:	d82a      	bhi.n	8005808 <HAL_GPIO_Init+0xcc>
 80057b2:	2b12      	cmp	r3, #18
 80057b4:	d859      	bhi.n	800586a <HAL_GPIO_Init+0x12e>
 80057b6:	a201      	add	r2, pc, #4	; (adr r2, 80057bc <HAL_GPIO_Init+0x80>)
 80057b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057bc:	08005837 	.word	0x08005837
 80057c0:	08005811 	.word	0x08005811
 80057c4:	08005823 	.word	0x08005823
 80057c8:	08005865 	.word	0x08005865
 80057cc:	0800586b 	.word	0x0800586b
 80057d0:	0800586b 	.word	0x0800586b
 80057d4:	0800586b 	.word	0x0800586b
 80057d8:	0800586b 	.word	0x0800586b
 80057dc:	0800586b 	.word	0x0800586b
 80057e0:	0800586b 	.word	0x0800586b
 80057e4:	0800586b 	.word	0x0800586b
 80057e8:	0800586b 	.word	0x0800586b
 80057ec:	0800586b 	.word	0x0800586b
 80057f0:	0800586b 	.word	0x0800586b
 80057f4:	0800586b 	.word	0x0800586b
 80057f8:	0800586b 	.word	0x0800586b
 80057fc:	0800586b 	.word	0x0800586b
 8005800:	08005819 	.word	0x08005819
 8005804:	0800582d 	.word	0x0800582d
 8005808:	4a79      	ldr	r2, [pc, #484]	; (80059f0 <HAL_GPIO_Init+0x2b4>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d013      	beq.n	8005836 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800580e:	e02c      	b.n	800586a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	623b      	str	r3, [r7, #32]
          break;
 8005816:	e029      	b.n	800586c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	3304      	adds	r3, #4
 800581e:	623b      	str	r3, [r7, #32]
          break;
 8005820:	e024      	b.n	800586c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	3308      	adds	r3, #8
 8005828:	623b      	str	r3, [r7, #32]
          break;
 800582a:	e01f      	b.n	800586c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	330c      	adds	r3, #12
 8005832:	623b      	str	r3, [r7, #32]
          break;
 8005834:	e01a      	b.n	800586c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d102      	bne.n	8005844 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800583e:	2304      	movs	r3, #4
 8005840:	623b      	str	r3, [r7, #32]
          break;
 8005842:	e013      	b.n	800586c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	2b01      	cmp	r3, #1
 800584a:	d105      	bne.n	8005858 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800584c:	2308      	movs	r3, #8
 800584e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	69fa      	ldr	r2, [r7, #28]
 8005854:	611a      	str	r2, [r3, #16]
          break;
 8005856:	e009      	b.n	800586c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005858:	2308      	movs	r3, #8
 800585a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	69fa      	ldr	r2, [r7, #28]
 8005860:	615a      	str	r2, [r3, #20]
          break;
 8005862:	e003      	b.n	800586c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005864:	2300      	movs	r3, #0
 8005866:	623b      	str	r3, [r7, #32]
          break;
 8005868:	e000      	b.n	800586c <HAL_GPIO_Init+0x130>
          break;
 800586a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800586c:	69bb      	ldr	r3, [r7, #24]
 800586e:	2bff      	cmp	r3, #255	; 0xff
 8005870:	d801      	bhi.n	8005876 <HAL_GPIO_Init+0x13a>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	e001      	b.n	800587a <HAL_GPIO_Init+0x13e>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	3304      	adds	r3, #4
 800587a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800587c:	69bb      	ldr	r3, [r7, #24]
 800587e:	2bff      	cmp	r3, #255	; 0xff
 8005880:	d802      	bhi.n	8005888 <HAL_GPIO_Init+0x14c>
 8005882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005884:	009b      	lsls	r3, r3, #2
 8005886:	e002      	b.n	800588e <HAL_GPIO_Init+0x152>
 8005888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800588a:	3b08      	subs	r3, #8
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	210f      	movs	r1, #15
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	fa01 f303 	lsl.w	r3, r1, r3
 800589c:	43db      	mvns	r3, r3
 800589e:	401a      	ands	r2, r3
 80058a0:	6a39      	ldr	r1, [r7, #32]
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	fa01 f303 	lsl.w	r3, r1, r3
 80058a8:	431a      	orrs	r2, r3
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	f000 80b1 	beq.w	8005a1e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80058bc:	4b4d      	ldr	r3, [pc, #308]	; (80059f4 <HAL_GPIO_Init+0x2b8>)
 80058be:	699b      	ldr	r3, [r3, #24]
 80058c0:	4a4c      	ldr	r2, [pc, #304]	; (80059f4 <HAL_GPIO_Init+0x2b8>)
 80058c2:	f043 0301 	orr.w	r3, r3, #1
 80058c6:	6193      	str	r3, [r2, #24]
 80058c8:	4b4a      	ldr	r3, [pc, #296]	; (80059f4 <HAL_GPIO_Init+0x2b8>)
 80058ca:	699b      	ldr	r3, [r3, #24]
 80058cc:	f003 0301 	and.w	r3, r3, #1
 80058d0:	60bb      	str	r3, [r7, #8]
 80058d2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80058d4:	4a48      	ldr	r2, [pc, #288]	; (80059f8 <HAL_GPIO_Init+0x2bc>)
 80058d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d8:	089b      	lsrs	r3, r3, #2
 80058da:	3302      	adds	r3, #2
 80058dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058e0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80058e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e4:	f003 0303 	and.w	r3, r3, #3
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	220f      	movs	r2, #15
 80058ec:	fa02 f303 	lsl.w	r3, r2, r3
 80058f0:	43db      	mvns	r3, r3
 80058f2:	68fa      	ldr	r2, [r7, #12]
 80058f4:	4013      	ands	r3, r2
 80058f6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	4a40      	ldr	r2, [pc, #256]	; (80059fc <HAL_GPIO_Init+0x2c0>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d013      	beq.n	8005928 <HAL_GPIO_Init+0x1ec>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a3f      	ldr	r2, [pc, #252]	; (8005a00 <HAL_GPIO_Init+0x2c4>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d00d      	beq.n	8005924 <HAL_GPIO_Init+0x1e8>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a3e      	ldr	r2, [pc, #248]	; (8005a04 <HAL_GPIO_Init+0x2c8>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d007      	beq.n	8005920 <HAL_GPIO_Init+0x1e4>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	4a3d      	ldr	r2, [pc, #244]	; (8005a08 <HAL_GPIO_Init+0x2cc>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d101      	bne.n	800591c <HAL_GPIO_Init+0x1e0>
 8005918:	2303      	movs	r3, #3
 800591a:	e006      	b.n	800592a <HAL_GPIO_Init+0x1ee>
 800591c:	2304      	movs	r3, #4
 800591e:	e004      	b.n	800592a <HAL_GPIO_Init+0x1ee>
 8005920:	2302      	movs	r3, #2
 8005922:	e002      	b.n	800592a <HAL_GPIO_Init+0x1ee>
 8005924:	2301      	movs	r3, #1
 8005926:	e000      	b.n	800592a <HAL_GPIO_Init+0x1ee>
 8005928:	2300      	movs	r3, #0
 800592a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800592c:	f002 0203 	and.w	r2, r2, #3
 8005930:	0092      	lsls	r2, r2, #2
 8005932:	4093      	lsls	r3, r2
 8005934:	68fa      	ldr	r2, [r7, #12]
 8005936:	4313      	orrs	r3, r2
 8005938:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800593a:	492f      	ldr	r1, [pc, #188]	; (80059f8 <HAL_GPIO_Init+0x2bc>)
 800593c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593e:	089b      	lsrs	r3, r3, #2
 8005940:	3302      	adds	r3, #2
 8005942:	68fa      	ldr	r2, [r7, #12]
 8005944:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005950:	2b00      	cmp	r3, #0
 8005952:	d006      	beq.n	8005962 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005954:	4b2d      	ldr	r3, [pc, #180]	; (8005a0c <HAL_GPIO_Init+0x2d0>)
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	492c      	ldr	r1, [pc, #176]	; (8005a0c <HAL_GPIO_Init+0x2d0>)
 800595a:	69bb      	ldr	r3, [r7, #24]
 800595c:	4313      	orrs	r3, r2
 800595e:	600b      	str	r3, [r1, #0]
 8005960:	e006      	b.n	8005970 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005962:	4b2a      	ldr	r3, [pc, #168]	; (8005a0c <HAL_GPIO_Init+0x2d0>)
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	69bb      	ldr	r3, [r7, #24]
 8005968:	43db      	mvns	r3, r3
 800596a:	4928      	ldr	r1, [pc, #160]	; (8005a0c <HAL_GPIO_Init+0x2d0>)
 800596c:	4013      	ands	r3, r2
 800596e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005978:	2b00      	cmp	r3, #0
 800597a:	d006      	beq.n	800598a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800597c:	4b23      	ldr	r3, [pc, #140]	; (8005a0c <HAL_GPIO_Init+0x2d0>)
 800597e:	685a      	ldr	r2, [r3, #4]
 8005980:	4922      	ldr	r1, [pc, #136]	; (8005a0c <HAL_GPIO_Init+0x2d0>)
 8005982:	69bb      	ldr	r3, [r7, #24]
 8005984:	4313      	orrs	r3, r2
 8005986:	604b      	str	r3, [r1, #4]
 8005988:	e006      	b.n	8005998 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800598a:	4b20      	ldr	r3, [pc, #128]	; (8005a0c <HAL_GPIO_Init+0x2d0>)
 800598c:	685a      	ldr	r2, [r3, #4]
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	43db      	mvns	r3, r3
 8005992:	491e      	ldr	r1, [pc, #120]	; (8005a0c <HAL_GPIO_Init+0x2d0>)
 8005994:	4013      	ands	r3, r2
 8005996:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d006      	beq.n	80059b2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80059a4:	4b19      	ldr	r3, [pc, #100]	; (8005a0c <HAL_GPIO_Init+0x2d0>)
 80059a6:	689a      	ldr	r2, [r3, #8]
 80059a8:	4918      	ldr	r1, [pc, #96]	; (8005a0c <HAL_GPIO_Init+0x2d0>)
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	4313      	orrs	r3, r2
 80059ae:	608b      	str	r3, [r1, #8]
 80059b0:	e006      	b.n	80059c0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80059b2:	4b16      	ldr	r3, [pc, #88]	; (8005a0c <HAL_GPIO_Init+0x2d0>)
 80059b4:	689a      	ldr	r2, [r3, #8]
 80059b6:	69bb      	ldr	r3, [r7, #24]
 80059b8:	43db      	mvns	r3, r3
 80059ba:	4914      	ldr	r1, [pc, #80]	; (8005a0c <HAL_GPIO_Init+0x2d0>)
 80059bc:	4013      	ands	r3, r2
 80059be:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d021      	beq.n	8005a10 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80059cc:	4b0f      	ldr	r3, [pc, #60]	; (8005a0c <HAL_GPIO_Init+0x2d0>)
 80059ce:	68da      	ldr	r2, [r3, #12]
 80059d0:	490e      	ldr	r1, [pc, #56]	; (8005a0c <HAL_GPIO_Init+0x2d0>)
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	4313      	orrs	r3, r2
 80059d6:	60cb      	str	r3, [r1, #12]
 80059d8:	e021      	b.n	8005a1e <HAL_GPIO_Init+0x2e2>
 80059da:	bf00      	nop
 80059dc:	10320000 	.word	0x10320000
 80059e0:	10310000 	.word	0x10310000
 80059e4:	10220000 	.word	0x10220000
 80059e8:	10210000 	.word	0x10210000
 80059ec:	10120000 	.word	0x10120000
 80059f0:	10110000 	.word	0x10110000
 80059f4:	40021000 	.word	0x40021000
 80059f8:	40010000 	.word	0x40010000
 80059fc:	40010800 	.word	0x40010800
 8005a00:	40010c00 	.word	0x40010c00
 8005a04:	40011000 	.word	0x40011000
 8005a08:	40011400 	.word	0x40011400
 8005a0c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005a10:	4b0b      	ldr	r3, [pc, #44]	; (8005a40 <HAL_GPIO_Init+0x304>)
 8005a12:	68da      	ldr	r2, [r3, #12]
 8005a14:	69bb      	ldr	r3, [r7, #24]
 8005a16:	43db      	mvns	r3, r3
 8005a18:	4909      	ldr	r1, [pc, #36]	; (8005a40 <HAL_GPIO_Init+0x304>)
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8005a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a20:	3301      	adds	r3, #1
 8005a22:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a2a:	fa22 f303 	lsr.w	r3, r2, r3
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	f47f ae8e 	bne.w	8005750 <HAL_GPIO_Init+0x14>
  }
}
 8005a34:	bf00      	nop
 8005a36:	bf00      	nop
 8005a38:	372c      	adds	r7, #44	; 0x2c
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bc80      	pop	{r7}
 8005a3e:	4770      	bx	lr
 8005a40:	40010400 	.word	0x40010400

08005a44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b085      	sub	sp, #20
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	460b      	mov	r3, r1
 8005a4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	689a      	ldr	r2, [r3, #8]
 8005a54:	887b      	ldrh	r3, [r7, #2]
 8005a56:	4013      	ands	r3, r2
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d002      	beq.n	8005a62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	73fb      	strb	r3, [r7, #15]
 8005a60:	e001      	b.n	8005a66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005a62:	2300      	movs	r3, #0
 8005a64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005a66:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3714      	adds	r7, #20
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bc80      	pop	{r7}
 8005a70:	4770      	bx	lr

08005a72 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a72:	b480      	push	{r7}
 8005a74:	b083      	sub	sp, #12
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	6078      	str	r0, [r7, #4]
 8005a7a:	460b      	mov	r3, r1
 8005a7c:	807b      	strh	r3, [r7, #2]
 8005a7e:	4613      	mov	r3, r2
 8005a80:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005a82:	787b      	ldrb	r3, [r7, #1]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d003      	beq.n	8005a90 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005a88:	887a      	ldrh	r2, [r7, #2]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005a8e:	e003      	b.n	8005a98 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005a90:	887b      	ldrh	r3, [r7, #2]
 8005a92:	041a      	lsls	r2, r3, #16
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	611a      	str	r2, [r3, #16]
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bc80      	pop	{r7}
 8005aa0:	4770      	bx	lr
	...

08005aa4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b086      	sub	sp, #24
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d101      	bne.n	8005ab6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	e26c      	b.n	8005f90 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f003 0301 	and.w	r3, r3, #1
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	f000 8087 	beq.w	8005bd2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005ac4:	4b92      	ldr	r3, [pc, #584]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	f003 030c 	and.w	r3, r3, #12
 8005acc:	2b04      	cmp	r3, #4
 8005ace:	d00c      	beq.n	8005aea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005ad0:	4b8f      	ldr	r3, [pc, #572]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	f003 030c 	and.w	r3, r3, #12
 8005ad8:	2b08      	cmp	r3, #8
 8005ada:	d112      	bne.n	8005b02 <HAL_RCC_OscConfig+0x5e>
 8005adc:	4b8c      	ldr	r3, [pc, #560]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ae4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ae8:	d10b      	bne.n	8005b02 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005aea:	4b89      	ldr	r3, [pc, #548]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d06c      	beq.n	8005bd0 <HAL_RCC_OscConfig+0x12c>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d168      	bne.n	8005bd0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e246      	b.n	8005f90 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b0a:	d106      	bne.n	8005b1a <HAL_RCC_OscConfig+0x76>
 8005b0c:	4b80      	ldr	r3, [pc, #512]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a7f      	ldr	r2, [pc, #508]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005b12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b16:	6013      	str	r3, [r2, #0]
 8005b18:	e02e      	b.n	8005b78 <HAL_RCC_OscConfig+0xd4>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d10c      	bne.n	8005b3c <HAL_RCC_OscConfig+0x98>
 8005b22:	4b7b      	ldr	r3, [pc, #492]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a7a      	ldr	r2, [pc, #488]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005b28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b2c:	6013      	str	r3, [r2, #0]
 8005b2e:	4b78      	ldr	r3, [pc, #480]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a77      	ldr	r2, [pc, #476]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005b34:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b38:	6013      	str	r3, [r2, #0]
 8005b3a:	e01d      	b.n	8005b78 <HAL_RCC_OscConfig+0xd4>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005b44:	d10c      	bne.n	8005b60 <HAL_RCC_OscConfig+0xbc>
 8005b46:	4b72      	ldr	r3, [pc, #456]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a71      	ldr	r2, [pc, #452]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005b4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005b50:	6013      	str	r3, [r2, #0]
 8005b52:	4b6f      	ldr	r3, [pc, #444]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a6e      	ldr	r2, [pc, #440]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005b58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b5c:	6013      	str	r3, [r2, #0]
 8005b5e:	e00b      	b.n	8005b78 <HAL_RCC_OscConfig+0xd4>
 8005b60:	4b6b      	ldr	r3, [pc, #428]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a6a      	ldr	r2, [pc, #424]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005b66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b6a:	6013      	str	r3, [r2, #0]
 8005b6c:	4b68      	ldr	r3, [pc, #416]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a67      	ldr	r2, [pc, #412]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005b72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b76:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d013      	beq.n	8005ba8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b80:	f7fe fe6a 	bl	8004858 <HAL_GetTick>
 8005b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b86:	e008      	b.n	8005b9a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b88:	f7fe fe66 	bl	8004858 <HAL_GetTick>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	1ad3      	subs	r3, r2, r3
 8005b92:	2b64      	cmp	r3, #100	; 0x64
 8005b94:	d901      	bls.n	8005b9a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005b96:	2303      	movs	r3, #3
 8005b98:	e1fa      	b.n	8005f90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b9a:	4b5d      	ldr	r3, [pc, #372]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d0f0      	beq.n	8005b88 <HAL_RCC_OscConfig+0xe4>
 8005ba6:	e014      	b.n	8005bd2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ba8:	f7fe fe56 	bl	8004858 <HAL_GetTick>
 8005bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bae:	e008      	b.n	8005bc2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bb0:	f7fe fe52 	bl	8004858 <HAL_GetTick>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	2b64      	cmp	r3, #100	; 0x64
 8005bbc:	d901      	bls.n	8005bc2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e1e6      	b.n	8005f90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bc2:	4b53      	ldr	r3, [pc, #332]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d1f0      	bne.n	8005bb0 <HAL_RCC_OscConfig+0x10c>
 8005bce:	e000      	b.n	8005bd2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 0302 	and.w	r3, r3, #2
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d063      	beq.n	8005ca6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005bde:	4b4c      	ldr	r3, [pc, #304]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	f003 030c 	and.w	r3, r3, #12
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d00b      	beq.n	8005c02 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005bea:	4b49      	ldr	r3, [pc, #292]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	f003 030c 	and.w	r3, r3, #12
 8005bf2:	2b08      	cmp	r3, #8
 8005bf4:	d11c      	bne.n	8005c30 <HAL_RCC_OscConfig+0x18c>
 8005bf6:	4b46      	ldr	r3, [pc, #280]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d116      	bne.n	8005c30 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c02:	4b43      	ldr	r3, [pc, #268]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f003 0302 	and.w	r3, r3, #2
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d005      	beq.n	8005c1a <HAL_RCC_OscConfig+0x176>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	691b      	ldr	r3, [r3, #16]
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d001      	beq.n	8005c1a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	e1ba      	b.n	8005f90 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c1a:	4b3d      	ldr	r3, [pc, #244]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	695b      	ldr	r3, [r3, #20]
 8005c26:	00db      	lsls	r3, r3, #3
 8005c28:	4939      	ldr	r1, [pc, #228]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c2e:	e03a      	b.n	8005ca6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	691b      	ldr	r3, [r3, #16]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d020      	beq.n	8005c7a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c38:	4b36      	ldr	r3, [pc, #216]	; (8005d14 <HAL_RCC_OscConfig+0x270>)
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c3e:	f7fe fe0b 	bl	8004858 <HAL_GetTick>
 8005c42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c44:	e008      	b.n	8005c58 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c46:	f7fe fe07 	bl	8004858 <HAL_GetTick>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	1ad3      	subs	r3, r2, r3
 8005c50:	2b02      	cmp	r3, #2
 8005c52:	d901      	bls.n	8005c58 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005c54:	2303      	movs	r3, #3
 8005c56:	e19b      	b.n	8005f90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c58:	4b2d      	ldr	r3, [pc, #180]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 0302 	and.w	r3, r3, #2
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d0f0      	beq.n	8005c46 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c64:	4b2a      	ldr	r3, [pc, #168]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	695b      	ldr	r3, [r3, #20]
 8005c70:	00db      	lsls	r3, r3, #3
 8005c72:	4927      	ldr	r1, [pc, #156]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005c74:	4313      	orrs	r3, r2
 8005c76:	600b      	str	r3, [r1, #0]
 8005c78:	e015      	b.n	8005ca6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c7a:	4b26      	ldr	r3, [pc, #152]	; (8005d14 <HAL_RCC_OscConfig+0x270>)
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c80:	f7fe fdea 	bl	8004858 <HAL_GetTick>
 8005c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c86:	e008      	b.n	8005c9a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c88:	f7fe fde6 	bl	8004858 <HAL_GetTick>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	1ad3      	subs	r3, r2, r3
 8005c92:	2b02      	cmp	r3, #2
 8005c94:	d901      	bls.n	8005c9a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005c96:	2303      	movs	r3, #3
 8005c98:	e17a      	b.n	8005f90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c9a:	4b1d      	ldr	r3, [pc, #116]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f003 0302 	and.w	r3, r3, #2
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d1f0      	bne.n	8005c88 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f003 0308 	and.w	r3, r3, #8
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d03a      	beq.n	8005d28 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	699b      	ldr	r3, [r3, #24]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d019      	beq.n	8005cee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005cba:	4b17      	ldr	r3, [pc, #92]	; (8005d18 <HAL_RCC_OscConfig+0x274>)
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cc0:	f7fe fdca 	bl	8004858 <HAL_GetTick>
 8005cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cc6:	e008      	b.n	8005cda <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005cc8:	f7fe fdc6 	bl	8004858 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	d901      	bls.n	8005cda <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e15a      	b.n	8005f90 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cda:	4b0d      	ldr	r3, [pc, #52]	; (8005d10 <HAL_RCC_OscConfig+0x26c>)
 8005cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cde:	f003 0302 	and.w	r3, r3, #2
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d0f0      	beq.n	8005cc8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005ce6:	2001      	movs	r0, #1
 8005ce8:	f000 fad8 	bl	800629c <RCC_Delay>
 8005cec:	e01c      	b.n	8005d28 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cee:	4b0a      	ldr	r3, [pc, #40]	; (8005d18 <HAL_RCC_OscConfig+0x274>)
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cf4:	f7fe fdb0 	bl	8004858 <HAL_GetTick>
 8005cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cfa:	e00f      	b.n	8005d1c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005cfc:	f7fe fdac 	bl	8004858 <HAL_GetTick>
 8005d00:	4602      	mov	r2, r0
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	1ad3      	subs	r3, r2, r3
 8005d06:	2b02      	cmp	r3, #2
 8005d08:	d908      	bls.n	8005d1c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	e140      	b.n	8005f90 <HAL_RCC_OscConfig+0x4ec>
 8005d0e:	bf00      	nop
 8005d10:	40021000 	.word	0x40021000
 8005d14:	42420000 	.word	0x42420000
 8005d18:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d1c:	4b9e      	ldr	r3, [pc, #632]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d20:	f003 0302 	and.w	r3, r3, #2
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d1e9      	bne.n	8005cfc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0304 	and.w	r3, r3, #4
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	f000 80a6 	beq.w	8005e82 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d36:	2300      	movs	r3, #0
 8005d38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d3a:	4b97      	ldr	r3, [pc, #604]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005d3c:	69db      	ldr	r3, [r3, #28]
 8005d3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d10d      	bne.n	8005d62 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d46:	4b94      	ldr	r3, [pc, #592]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005d48:	69db      	ldr	r3, [r3, #28]
 8005d4a:	4a93      	ldr	r2, [pc, #588]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005d4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d50:	61d3      	str	r3, [r2, #28]
 8005d52:	4b91      	ldr	r3, [pc, #580]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005d54:	69db      	ldr	r3, [r3, #28]
 8005d56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d5a:	60bb      	str	r3, [r7, #8]
 8005d5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d62:	4b8e      	ldr	r3, [pc, #568]	; (8005f9c <HAL_RCC_OscConfig+0x4f8>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d118      	bne.n	8005da0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d6e:	4b8b      	ldr	r3, [pc, #556]	; (8005f9c <HAL_RCC_OscConfig+0x4f8>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a8a      	ldr	r2, [pc, #552]	; (8005f9c <HAL_RCC_OscConfig+0x4f8>)
 8005d74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d7a:	f7fe fd6d 	bl	8004858 <HAL_GetTick>
 8005d7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d80:	e008      	b.n	8005d94 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d82:	f7fe fd69 	bl	8004858 <HAL_GetTick>
 8005d86:	4602      	mov	r2, r0
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	1ad3      	subs	r3, r2, r3
 8005d8c:	2b64      	cmp	r3, #100	; 0x64
 8005d8e:	d901      	bls.n	8005d94 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005d90:	2303      	movs	r3, #3
 8005d92:	e0fd      	b.n	8005f90 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d94:	4b81      	ldr	r3, [pc, #516]	; (8005f9c <HAL_RCC_OscConfig+0x4f8>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d0f0      	beq.n	8005d82 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	2b01      	cmp	r3, #1
 8005da6:	d106      	bne.n	8005db6 <HAL_RCC_OscConfig+0x312>
 8005da8:	4b7b      	ldr	r3, [pc, #492]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005daa:	6a1b      	ldr	r3, [r3, #32]
 8005dac:	4a7a      	ldr	r2, [pc, #488]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005dae:	f043 0301 	orr.w	r3, r3, #1
 8005db2:	6213      	str	r3, [r2, #32]
 8005db4:	e02d      	b.n	8005e12 <HAL_RCC_OscConfig+0x36e>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	68db      	ldr	r3, [r3, #12]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d10c      	bne.n	8005dd8 <HAL_RCC_OscConfig+0x334>
 8005dbe:	4b76      	ldr	r3, [pc, #472]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005dc0:	6a1b      	ldr	r3, [r3, #32]
 8005dc2:	4a75      	ldr	r2, [pc, #468]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005dc4:	f023 0301 	bic.w	r3, r3, #1
 8005dc8:	6213      	str	r3, [r2, #32]
 8005dca:	4b73      	ldr	r3, [pc, #460]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005dcc:	6a1b      	ldr	r3, [r3, #32]
 8005dce:	4a72      	ldr	r2, [pc, #456]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005dd0:	f023 0304 	bic.w	r3, r3, #4
 8005dd4:	6213      	str	r3, [r2, #32]
 8005dd6:	e01c      	b.n	8005e12 <HAL_RCC_OscConfig+0x36e>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	2b05      	cmp	r3, #5
 8005dde:	d10c      	bne.n	8005dfa <HAL_RCC_OscConfig+0x356>
 8005de0:	4b6d      	ldr	r3, [pc, #436]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005de2:	6a1b      	ldr	r3, [r3, #32]
 8005de4:	4a6c      	ldr	r2, [pc, #432]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005de6:	f043 0304 	orr.w	r3, r3, #4
 8005dea:	6213      	str	r3, [r2, #32]
 8005dec:	4b6a      	ldr	r3, [pc, #424]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005dee:	6a1b      	ldr	r3, [r3, #32]
 8005df0:	4a69      	ldr	r2, [pc, #420]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005df2:	f043 0301 	orr.w	r3, r3, #1
 8005df6:	6213      	str	r3, [r2, #32]
 8005df8:	e00b      	b.n	8005e12 <HAL_RCC_OscConfig+0x36e>
 8005dfa:	4b67      	ldr	r3, [pc, #412]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005dfc:	6a1b      	ldr	r3, [r3, #32]
 8005dfe:	4a66      	ldr	r2, [pc, #408]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005e00:	f023 0301 	bic.w	r3, r3, #1
 8005e04:	6213      	str	r3, [r2, #32]
 8005e06:	4b64      	ldr	r3, [pc, #400]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005e08:	6a1b      	ldr	r3, [r3, #32]
 8005e0a:	4a63      	ldr	r2, [pc, #396]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005e0c:	f023 0304 	bic.w	r3, r3, #4
 8005e10:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d015      	beq.n	8005e46 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e1a:	f7fe fd1d 	bl	8004858 <HAL_GetTick>
 8005e1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e20:	e00a      	b.n	8005e38 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e22:	f7fe fd19 	bl	8004858 <HAL_GetTick>
 8005e26:	4602      	mov	r2, r0
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	1ad3      	subs	r3, r2, r3
 8005e2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d901      	bls.n	8005e38 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005e34:	2303      	movs	r3, #3
 8005e36:	e0ab      	b.n	8005f90 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e38:	4b57      	ldr	r3, [pc, #348]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005e3a:	6a1b      	ldr	r3, [r3, #32]
 8005e3c:	f003 0302 	and.w	r3, r3, #2
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d0ee      	beq.n	8005e22 <HAL_RCC_OscConfig+0x37e>
 8005e44:	e014      	b.n	8005e70 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e46:	f7fe fd07 	bl	8004858 <HAL_GetTick>
 8005e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e4c:	e00a      	b.n	8005e64 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e4e:	f7fe fd03 	bl	8004858 <HAL_GetTick>
 8005e52:	4602      	mov	r2, r0
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	1ad3      	subs	r3, r2, r3
 8005e58:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d901      	bls.n	8005e64 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005e60:	2303      	movs	r3, #3
 8005e62:	e095      	b.n	8005f90 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e64:	4b4c      	ldr	r3, [pc, #304]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005e66:	6a1b      	ldr	r3, [r3, #32]
 8005e68:	f003 0302 	and.w	r3, r3, #2
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1ee      	bne.n	8005e4e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005e70:	7dfb      	ldrb	r3, [r7, #23]
 8005e72:	2b01      	cmp	r3, #1
 8005e74:	d105      	bne.n	8005e82 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e76:	4b48      	ldr	r3, [pc, #288]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005e78:	69db      	ldr	r3, [r3, #28]
 8005e7a:	4a47      	ldr	r2, [pc, #284]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005e7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e80:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	69db      	ldr	r3, [r3, #28]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	f000 8081 	beq.w	8005f8e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e8c:	4b42      	ldr	r3, [pc, #264]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	f003 030c 	and.w	r3, r3, #12
 8005e94:	2b08      	cmp	r3, #8
 8005e96:	d061      	beq.n	8005f5c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	69db      	ldr	r3, [r3, #28]
 8005e9c:	2b02      	cmp	r3, #2
 8005e9e:	d146      	bne.n	8005f2e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ea0:	4b3f      	ldr	r3, [pc, #252]	; (8005fa0 <HAL_RCC_OscConfig+0x4fc>)
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ea6:	f7fe fcd7 	bl	8004858 <HAL_GetTick>
 8005eaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005eac:	e008      	b.n	8005ec0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005eae:	f7fe fcd3 	bl	8004858 <HAL_GetTick>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	1ad3      	subs	r3, r2, r3
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d901      	bls.n	8005ec0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005ebc:	2303      	movs	r3, #3
 8005ebe:	e067      	b.n	8005f90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ec0:	4b35      	ldr	r3, [pc, #212]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d1f0      	bne.n	8005eae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6a1b      	ldr	r3, [r3, #32]
 8005ed0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ed4:	d108      	bne.n	8005ee8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005ed6:	4b30      	ldr	r3, [pc, #192]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	492d      	ldr	r1, [pc, #180]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ee8:	4b2b      	ldr	r3, [pc, #172]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6a19      	ldr	r1, [r3, #32]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef8:	430b      	orrs	r3, r1
 8005efa:	4927      	ldr	r1, [pc, #156]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005efc:	4313      	orrs	r3, r2
 8005efe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f00:	4b27      	ldr	r3, [pc, #156]	; (8005fa0 <HAL_RCC_OscConfig+0x4fc>)
 8005f02:	2201      	movs	r2, #1
 8005f04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f06:	f7fe fca7 	bl	8004858 <HAL_GetTick>
 8005f0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005f0c:	e008      	b.n	8005f20 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f0e:	f7fe fca3 	bl	8004858 <HAL_GetTick>
 8005f12:	4602      	mov	r2, r0
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	1ad3      	subs	r3, r2, r3
 8005f18:	2b02      	cmp	r3, #2
 8005f1a:	d901      	bls.n	8005f20 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005f1c:	2303      	movs	r3, #3
 8005f1e:	e037      	b.n	8005f90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005f20:	4b1d      	ldr	r3, [pc, #116]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d0f0      	beq.n	8005f0e <HAL_RCC_OscConfig+0x46a>
 8005f2c:	e02f      	b.n	8005f8e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f2e:	4b1c      	ldr	r3, [pc, #112]	; (8005fa0 <HAL_RCC_OscConfig+0x4fc>)
 8005f30:	2200      	movs	r2, #0
 8005f32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f34:	f7fe fc90 	bl	8004858 <HAL_GetTick>
 8005f38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f3a:	e008      	b.n	8005f4e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f3c:	f7fe fc8c 	bl	8004858 <HAL_GetTick>
 8005f40:	4602      	mov	r2, r0
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	1ad3      	subs	r3, r2, r3
 8005f46:	2b02      	cmp	r3, #2
 8005f48:	d901      	bls.n	8005f4e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005f4a:	2303      	movs	r3, #3
 8005f4c:	e020      	b.n	8005f90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f4e:	4b12      	ldr	r3, [pc, #72]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d1f0      	bne.n	8005f3c <HAL_RCC_OscConfig+0x498>
 8005f5a:	e018      	b.n	8005f8e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	69db      	ldr	r3, [r3, #28]
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d101      	bne.n	8005f68 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	e013      	b.n	8005f90 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005f68:	4b0b      	ldr	r3, [pc, #44]	; (8005f98 <HAL_RCC_OscConfig+0x4f4>)
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6a1b      	ldr	r3, [r3, #32]
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d106      	bne.n	8005f8a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f86:	429a      	cmp	r2, r3
 8005f88:	d001      	beq.n	8005f8e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e000      	b.n	8005f90 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8005f8e:	2300      	movs	r3, #0
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3718      	adds	r7, #24
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	40021000 	.word	0x40021000
 8005f9c:	40007000 	.word	0x40007000
 8005fa0:	42420060 	.word	0x42420060

08005fa4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
 8005fac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d101      	bne.n	8005fb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e0d0      	b.n	800615a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005fb8:	4b6a      	ldr	r3, [pc, #424]	; (8006164 <HAL_RCC_ClockConfig+0x1c0>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f003 0307 	and.w	r3, r3, #7
 8005fc0:	683a      	ldr	r2, [r7, #0]
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d910      	bls.n	8005fe8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fc6:	4b67      	ldr	r3, [pc, #412]	; (8006164 <HAL_RCC_ClockConfig+0x1c0>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f023 0207 	bic.w	r2, r3, #7
 8005fce:	4965      	ldr	r1, [pc, #404]	; (8006164 <HAL_RCC_ClockConfig+0x1c0>)
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fd6:	4b63      	ldr	r3, [pc, #396]	; (8006164 <HAL_RCC_ClockConfig+0x1c0>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f003 0307 	and.w	r3, r3, #7
 8005fde:	683a      	ldr	r2, [r7, #0]
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d001      	beq.n	8005fe8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e0b8      	b.n	800615a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f003 0302 	and.w	r3, r3, #2
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d020      	beq.n	8006036 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f003 0304 	and.w	r3, r3, #4
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d005      	beq.n	800600c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006000:	4b59      	ldr	r3, [pc, #356]	; (8006168 <HAL_RCC_ClockConfig+0x1c4>)
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	4a58      	ldr	r2, [pc, #352]	; (8006168 <HAL_RCC_ClockConfig+0x1c4>)
 8006006:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800600a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f003 0308 	and.w	r3, r3, #8
 8006014:	2b00      	cmp	r3, #0
 8006016:	d005      	beq.n	8006024 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006018:	4b53      	ldr	r3, [pc, #332]	; (8006168 <HAL_RCC_ClockConfig+0x1c4>)
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	4a52      	ldr	r2, [pc, #328]	; (8006168 <HAL_RCC_ClockConfig+0x1c4>)
 800601e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006022:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006024:	4b50      	ldr	r3, [pc, #320]	; (8006168 <HAL_RCC_ClockConfig+0x1c4>)
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	494d      	ldr	r1, [pc, #308]	; (8006168 <HAL_RCC_ClockConfig+0x1c4>)
 8006032:	4313      	orrs	r3, r2
 8006034:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f003 0301 	and.w	r3, r3, #1
 800603e:	2b00      	cmp	r3, #0
 8006040:	d040      	beq.n	80060c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	2b01      	cmp	r3, #1
 8006048:	d107      	bne.n	800605a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800604a:	4b47      	ldr	r3, [pc, #284]	; (8006168 <HAL_RCC_ClockConfig+0x1c4>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006052:	2b00      	cmp	r3, #0
 8006054:	d115      	bne.n	8006082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	e07f      	b.n	800615a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	2b02      	cmp	r3, #2
 8006060:	d107      	bne.n	8006072 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006062:	4b41      	ldr	r3, [pc, #260]	; (8006168 <HAL_RCC_ClockConfig+0x1c4>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800606a:	2b00      	cmp	r3, #0
 800606c:	d109      	bne.n	8006082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e073      	b.n	800615a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006072:	4b3d      	ldr	r3, [pc, #244]	; (8006168 <HAL_RCC_ClockConfig+0x1c4>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f003 0302 	and.w	r3, r3, #2
 800607a:	2b00      	cmp	r3, #0
 800607c:	d101      	bne.n	8006082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e06b      	b.n	800615a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006082:	4b39      	ldr	r3, [pc, #228]	; (8006168 <HAL_RCC_ClockConfig+0x1c4>)
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	f023 0203 	bic.w	r2, r3, #3
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	4936      	ldr	r1, [pc, #216]	; (8006168 <HAL_RCC_ClockConfig+0x1c4>)
 8006090:	4313      	orrs	r3, r2
 8006092:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006094:	f7fe fbe0 	bl	8004858 <HAL_GetTick>
 8006098:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800609a:	e00a      	b.n	80060b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800609c:	f7fe fbdc 	bl	8004858 <HAL_GetTick>
 80060a0:	4602      	mov	r2, r0
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	1ad3      	subs	r3, r2, r3
 80060a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d901      	bls.n	80060b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80060ae:	2303      	movs	r3, #3
 80060b0:	e053      	b.n	800615a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060b2:	4b2d      	ldr	r3, [pc, #180]	; (8006168 <HAL_RCC_ClockConfig+0x1c4>)
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	f003 020c 	and.w	r2, r3, #12
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	009b      	lsls	r3, r3, #2
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d1eb      	bne.n	800609c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80060c4:	4b27      	ldr	r3, [pc, #156]	; (8006164 <HAL_RCC_ClockConfig+0x1c0>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 0307 	and.w	r3, r3, #7
 80060cc:	683a      	ldr	r2, [r7, #0]
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d210      	bcs.n	80060f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060d2:	4b24      	ldr	r3, [pc, #144]	; (8006164 <HAL_RCC_ClockConfig+0x1c0>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f023 0207 	bic.w	r2, r3, #7
 80060da:	4922      	ldr	r1, [pc, #136]	; (8006164 <HAL_RCC_ClockConfig+0x1c0>)
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	4313      	orrs	r3, r2
 80060e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060e2:	4b20      	ldr	r3, [pc, #128]	; (8006164 <HAL_RCC_ClockConfig+0x1c0>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 0307 	and.w	r3, r3, #7
 80060ea:	683a      	ldr	r2, [r7, #0]
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d001      	beq.n	80060f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	e032      	b.n	800615a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f003 0304 	and.w	r3, r3, #4
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d008      	beq.n	8006112 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006100:	4b19      	ldr	r3, [pc, #100]	; (8006168 <HAL_RCC_ClockConfig+0x1c4>)
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	68db      	ldr	r3, [r3, #12]
 800610c:	4916      	ldr	r1, [pc, #88]	; (8006168 <HAL_RCC_ClockConfig+0x1c4>)
 800610e:	4313      	orrs	r3, r2
 8006110:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f003 0308 	and.w	r3, r3, #8
 800611a:	2b00      	cmp	r3, #0
 800611c:	d009      	beq.n	8006132 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800611e:	4b12      	ldr	r3, [pc, #72]	; (8006168 <HAL_RCC_ClockConfig+0x1c4>)
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	691b      	ldr	r3, [r3, #16]
 800612a:	00db      	lsls	r3, r3, #3
 800612c:	490e      	ldr	r1, [pc, #56]	; (8006168 <HAL_RCC_ClockConfig+0x1c4>)
 800612e:	4313      	orrs	r3, r2
 8006130:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006132:	f000 f821 	bl	8006178 <HAL_RCC_GetSysClockFreq>
 8006136:	4602      	mov	r2, r0
 8006138:	4b0b      	ldr	r3, [pc, #44]	; (8006168 <HAL_RCC_ClockConfig+0x1c4>)
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	091b      	lsrs	r3, r3, #4
 800613e:	f003 030f 	and.w	r3, r3, #15
 8006142:	490a      	ldr	r1, [pc, #40]	; (800616c <HAL_RCC_ClockConfig+0x1c8>)
 8006144:	5ccb      	ldrb	r3, [r1, r3]
 8006146:	fa22 f303 	lsr.w	r3, r2, r3
 800614a:	4a09      	ldr	r2, [pc, #36]	; (8006170 <HAL_RCC_ClockConfig+0x1cc>)
 800614c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800614e:	4b09      	ldr	r3, [pc, #36]	; (8006174 <HAL_RCC_ClockConfig+0x1d0>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4618      	mov	r0, r3
 8006154:	f7fe fb3e 	bl	80047d4 <HAL_InitTick>

  return HAL_OK;
 8006158:	2300      	movs	r3, #0
}
 800615a:	4618      	mov	r0, r3
 800615c:	3710      	adds	r7, #16
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}
 8006162:	bf00      	nop
 8006164:	40022000 	.word	0x40022000
 8006168:	40021000 	.word	0x40021000
 800616c:	080168b8 	.word	0x080168b8
 8006170:	20000028 	.word	0x20000028
 8006174:	2000002c 	.word	0x2000002c

08006178 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006178:	b490      	push	{r4, r7}
 800617a:	b08a      	sub	sp, #40	; 0x28
 800617c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800617e:	4b2a      	ldr	r3, [pc, #168]	; (8006228 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006180:	1d3c      	adds	r4, r7, #4
 8006182:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006184:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006188:	f240 2301 	movw	r3, #513	; 0x201
 800618c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800618e:	2300      	movs	r3, #0
 8006190:	61fb      	str	r3, [r7, #28]
 8006192:	2300      	movs	r3, #0
 8006194:	61bb      	str	r3, [r7, #24]
 8006196:	2300      	movs	r3, #0
 8006198:	627b      	str	r3, [r7, #36]	; 0x24
 800619a:	2300      	movs	r3, #0
 800619c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800619e:	2300      	movs	r3, #0
 80061a0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80061a2:	4b22      	ldr	r3, [pc, #136]	; (800622c <HAL_RCC_GetSysClockFreq+0xb4>)
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80061a8:	69fb      	ldr	r3, [r7, #28]
 80061aa:	f003 030c 	and.w	r3, r3, #12
 80061ae:	2b04      	cmp	r3, #4
 80061b0:	d002      	beq.n	80061b8 <HAL_RCC_GetSysClockFreq+0x40>
 80061b2:	2b08      	cmp	r3, #8
 80061b4:	d003      	beq.n	80061be <HAL_RCC_GetSysClockFreq+0x46>
 80061b6:	e02d      	b.n	8006214 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80061b8:	4b1d      	ldr	r3, [pc, #116]	; (8006230 <HAL_RCC_GetSysClockFreq+0xb8>)
 80061ba:	623b      	str	r3, [r7, #32]
      break;
 80061bc:	e02d      	b.n	800621a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80061be:	69fb      	ldr	r3, [r7, #28]
 80061c0:	0c9b      	lsrs	r3, r3, #18
 80061c2:	f003 030f 	and.w	r3, r3, #15
 80061c6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80061ca:	4413      	add	r3, r2
 80061cc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80061d0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80061d2:	69fb      	ldr	r3, [r7, #28]
 80061d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d013      	beq.n	8006204 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80061dc:	4b13      	ldr	r3, [pc, #76]	; (800622c <HAL_RCC_GetSysClockFreq+0xb4>)
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	0c5b      	lsrs	r3, r3, #17
 80061e2:	f003 0301 	and.w	r3, r3, #1
 80061e6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80061ea:	4413      	add	r3, r2
 80061ec:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80061f0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	4a0e      	ldr	r2, [pc, #56]	; (8006230 <HAL_RCC_GetSysClockFreq+0xb8>)
 80061f6:	fb02 f203 	mul.w	r2, r2, r3
 80061fa:	69bb      	ldr	r3, [r7, #24]
 80061fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006200:	627b      	str	r3, [r7, #36]	; 0x24
 8006202:	e004      	b.n	800620e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	4a0b      	ldr	r2, [pc, #44]	; (8006234 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006208:	fb02 f303 	mul.w	r3, r2, r3
 800620c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800620e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006210:	623b      	str	r3, [r7, #32]
      break;
 8006212:	e002      	b.n	800621a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006214:	4b06      	ldr	r3, [pc, #24]	; (8006230 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006216:	623b      	str	r3, [r7, #32]
      break;
 8006218:	bf00      	nop
    }
  }
  return sysclockfreq;
 800621a:	6a3b      	ldr	r3, [r7, #32]
}
 800621c:	4618      	mov	r0, r3
 800621e:	3728      	adds	r7, #40	; 0x28
 8006220:	46bd      	mov	sp, r7
 8006222:	bc90      	pop	{r4, r7}
 8006224:	4770      	bx	lr
 8006226:	bf00      	nop
 8006228:	0800e1b8 	.word	0x0800e1b8
 800622c:	40021000 	.word	0x40021000
 8006230:	007a1200 	.word	0x007a1200
 8006234:	003d0900 	.word	0x003d0900

08006238 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006238:	b480      	push	{r7}
 800623a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800623c:	4b02      	ldr	r3, [pc, #8]	; (8006248 <HAL_RCC_GetHCLKFreq+0x10>)
 800623e:	681b      	ldr	r3, [r3, #0]
}
 8006240:	4618      	mov	r0, r3
 8006242:	46bd      	mov	sp, r7
 8006244:	bc80      	pop	{r7}
 8006246:	4770      	bx	lr
 8006248:	20000028 	.word	0x20000028

0800624c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006250:	f7ff fff2 	bl	8006238 <HAL_RCC_GetHCLKFreq>
 8006254:	4602      	mov	r2, r0
 8006256:	4b05      	ldr	r3, [pc, #20]	; (800626c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	0a1b      	lsrs	r3, r3, #8
 800625c:	f003 0307 	and.w	r3, r3, #7
 8006260:	4903      	ldr	r1, [pc, #12]	; (8006270 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006262:	5ccb      	ldrb	r3, [r1, r3]
 8006264:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006268:	4618      	mov	r0, r3
 800626a:	bd80      	pop	{r7, pc}
 800626c:	40021000 	.word	0x40021000
 8006270:	080168c8 	.word	0x080168c8

08006274 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006278:	f7ff ffde 	bl	8006238 <HAL_RCC_GetHCLKFreq>
 800627c:	4602      	mov	r2, r0
 800627e:	4b05      	ldr	r3, [pc, #20]	; (8006294 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	0adb      	lsrs	r3, r3, #11
 8006284:	f003 0307 	and.w	r3, r3, #7
 8006288:	4903      	ldr	r1, [pc, #12]	; (8006298 <HAL_RCC_GetPCLK2Freq+0x24>)
 800628a:	5ccb      	ldrb	r3, [r1, r3]
 800628c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006290:	4618      	mov	r0, r3
 8006292:	bd80      	pop	{r7, pc}
 8006294:	40021000 	.word	0x40021000
 8006298:	080168c8 	.word	0x080168c8

0800629c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800629c:	b480      	push	{r7}
 800629e:	b085      	sub	sp, #20
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80062a4:	4b0a      	ldr	r3, [pc, #40]	; (80062d0 <RCC_Delay+0x34>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a0a      	ldr	r2, [pc, #40]	; (80062d4 <RCC_Delay+0x38>)
 80062aa:	fba2 2303 	umull	r2, r3, r2, r3
 80062ae:	0a5b      	lsrs	r3, r3, #9
 80062b0:	687a      	ldr	r2, [r7, #4]
 80062b2:	fb02 f303 	mul.w	r3, r2, r3
 80062b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80062b8:	bf00      	nop
  }
  while (Delay --);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	1e5a      	subs	r2, r3, #1
 80062be:	60fa      	str	r2, [r7, #12]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d1f9      	bne.n	80062b8 <RCC_Delay+0x1c>
}
 80062c4:	bf00      	nop
 80062c6:	bf00      	nop
 80062c8:	3714      	adds	r7, #20
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bc80      	pop	{r7}
 80062ce:	4770      	bx	lr
 80062d0:	20000028 	.word	0x20000028
 80062d4:	10624dd3 	.word	0x10624dd3

080062d8 <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80062d8:	b480      	push	{r7}
 80062da:	b083      	sub	sp, #12
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 80062e0:	bf00      	nop
 80062e2:	370c      	adds	r7, #12
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bc80      	pop	{r7}
 80062e8:	4770      	bx	lr

080062ea <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062ea:	b580      	push	{r7, lr}
 80062ec:	b08a      	sub	sp, #40	; 0x28
 80062ee:	af02      	add	r7, sp, #8
 80062f0:	60f8      	str	r0, [r7, #12]
 80062f2:	60b9      	str	r1, [r7, #8]
 80062f4:	603b      	str	r3, [r7, #0]
 80062f6:	4613      	mov	r3, r2
 80062f8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80062fa:	2300      	movs	r3, #0
 80062fc:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80062fe:	2300      	movs	r3, #0
 8006300:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006308:	2b01      	cmp	r3, #1
 800630a:	d101      	bne.n	8006310 <HAL_SPI_Transmit+0x26>
 800630c:	2302      	movs	r3, #2
 800630e:	e148      	b.n	80065a2 <HAL_SPI_Transmit+0x2b8>
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006318:	f7fe fa9e 	bl	8004858 <HAL_GetTick>
 800631c:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006324:	b2db      	uxtb	r3, r3
 8006326:	2b01      	cmp	r3, #1
 8006328:	d002      	beq.n	8006330 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800632a:	2302      	movs	r3, #2
 800632c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800632e:	e12f      	b.n	8006590 <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d002      	beq.n	800633c <HAL_SPI_Transmit+0x52>
 8006336:	88fb      	ldrh	r3, [r7, #6]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d102      	bne.n	8006342 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006340:	e126      	b.n	8006590 <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2203      	movs	r2, #3
 8006346:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	68ba      	ldr	r2, [r7, #8]
 8006354:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	88fa      	ldrh	r2, [r7, #6]
 800635a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	88fa      	ldrh	r2, [r7, #6]
 8006360:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2200      	movs	r2, #0
 8006366:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2200      	movs	r2, #0
 800636c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2200      	movs	r2, #0
 8006372:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2200      	movs	r2, #0
 8006378:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2200      	movs	r2, #0
 800637e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006388:	d107      	bne.n	800639a <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006398:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800639e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063a2:	d110      	bne.n	80063c6 <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	6819      	ldr	r1, [r3, #0]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80063b2:	400b      	ands	r3, r1
 80063b4:	6013      	str	r3, [r2, #0]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063c4:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063d0:	2b40      	cmp	r3, #64	; 0x40
 80063d2:	d007      	beq.n	80063e4 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80063e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80063ec:	d147      	bne.n	800647e <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d004      	beq.n	8006400 <HAL_SPI_Transmit+0x116>
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063fa:	b29b      	uxth	r3, r3
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	d138      	bne.n	8006472 <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	881a      	ldrh	r2, [r3, #0]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	3302      	adds	r3, #2
 800640e:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006414:	b29b      	uxth	r3, r3
 8006416:	3b01      	subs	r3, #1
 8006418:	b29a      	uxth	r2, r3
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800641e:	e028      	b.n	8006472 <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	f003 0302 	and.w	r3, r3, #2
 800642a:	2b02      	cmp	r3, #2
 800642c:	d10f      	bne.n	800644e <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	881a      	ldrh	r2, [r3, #0]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	3302      	adds	r3, #2
 800643c:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006442:	b29b      	uxth	r3, r3
 8006444:	3b01      	subs	r3, #1
 8006446:	b29a      	uxth	r2, r3
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	86da      	strh	r2, [r3, #54]	; 0x36
 800644c:	e011      	b.n	8006472 <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d00b      	beq.n	800646c <HAL_SPI_Transmit+0x182>
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800645a:	d00a      	beq.n	8006472 <HAL_SPI_Transmit+0x188>
 800645c:	f7fe f9fc 	bl	8004858 <HAL_GetTick>
 8006460:	4602      	mov	r2, r0
 8006462:	69bb      	ldr	r3, [r7, #24]
 8006464:	1ad3      	subs	r3, r2, r3
 8006466:	683a      	ldr	r2, [r7, #0]
 8006468:	429a      	cmp	r2, r3
 800646a:	d802      	bhi.n	8006472 <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 800646c:	2303      	movs	r3, #3
 800646e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006470:	e08e      	b.n	8006590 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006476:	b29b      	uxth	r3, r3
 8006478:	2b00      	cmp	r3, #0
 800647a:	d1d1      	bne.n	8006420 <HAL_SPI_Transmit+0x136>
 800647c:	e048      	b.n	8006510 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d004      	beq.n	8006490 <HAL_SPI_Transmit+0x1a6>
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800648a:	b29b      	uxth	r3, r3
 800648c:	2b01      	cmp	r3, #1
 800648e:	d13a      	bne.n	8006506 <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	330c      	adds	r3, #12
 8006496:	68ba      	ldr	r2, [r7, #8]
 8006498:	7812      	ldrb	r2, [r2, #0]
 800649a:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	3301      	adds	r3, #1
 80064a0:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	3b01      	subs	r3, #1
 80064aa:	b29a      	uxth	r2, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80064b0:	e029      	b.n	8006506 <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	f003 0302 	and.w	r3, r3, #2
 80064bc:	2b02      	cmp	r3, #2
 80064be:	d110      	bne.n	80064e2 <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	330c      	adds	r3, #12
 80064c6:	68ba      	ldr	r2, [r7, #8]
 80064c8:	7812      	ldrb	r2, [r2, #0]
 80064ca:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	3301      	adds	r3, #1
 80064d0:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064d6:	b29b      	uxth	r3, r3
 80064d8:	3b01      	subs	r3, #1
 80064da:	b29a      	uxth	r2, r3
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	86da      	strh	r2, [r3, #54]	; 0x36
 80064e0:	e011      	b.n	8006506 <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d00b      	beq.n	8006500 <HAL_SPI_Transmit+0x216>
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ee:	d00a      	beq.n	8006506 <HAL_SPI_Transmit+0x21c>
 80064f0:	f7fe f9b2 	bl	8004858 <HAL_GetTick>
 80064f4:	4602      	mov	r2, r0
 80064f6:	69bb      	ldr	r3, [r7, #24]
 80064f8:	1ad3      	subs	r3, r2, r3
 80064fa:	683a      	ldr	r2, [r7, #0]
 80064fc:	429a      	cmp	r2, r3
 80064fe:	d802      	bhi.n	8006506 <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 8006500:	2303      	movs	r3, #3
 8006502:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006504:	e044      	b.n	8006590 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800650a:	b29b      	uxth	r3, r3
 800650c:	2b00      	cmp	r3, #0
 800650e:	d1d0      	bne.n	80064b2 <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8006510:	69bb      	ldr	r3, [r7, #24]
 8006512:	9300      	str	r3, [sp, #0]
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	2201      	movs	r2, #1
 8006518:	2102      	movs	r1, #2
 800651a:	68f8      	ldr	r0, [r7, #12]
 800651c:	f000 fc10 	bl	8006d40 <SPI_WaitFlagStateUntilTimeout>
 8006520:	4603      	mov	r3, r0
 8006522:	2b00      	cmp	r3, #0
 8006524:	d002      	beq.n	800652c <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 8006526:	2303      	movs	r3, #3
 8006528:	77fb      	strb	r3, [r7, #31]
    goto error;
 800652a:	e031      	b.n	8006590 <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 800652c:	69ba      	ldr	r2, [r7, #24]
 800652e:	6839      	ldr	r1, [r7, #0]
 8006530:	68f8      	ldr	r0, [r7, #12]
 8006532:	f000 fc6e 	bl	8006e12 <SPI_CheckFlag_BSY>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d005      	beq.n	8006548 <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 800653c:	2301      	movs	r3, #1
 800653e:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2220      	movs	r2, #32
 8006544:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006546:	e023      	b.n	8006590 <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d10a      	bne.n	8006566 <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006550:	2300      	movs	r3, #0
 8006552:	617b      	str	r3, [r7, #20]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	68db      	ldr	r3, [r3, #12]
 800655a:	617b      	str	r3, [r7, #20]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	689b      	ldr	r3, [r3, #8]
 8006562:	617b      	str	r3, [r7, #20]
 8006564:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800656a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800656e:	d107      	bne.n	8006580 <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	681a      	ldr	r2, [r3, #0]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800657e:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006584:	2b00      	cmp	r3, #0
 8006586:	d002      	beq.n	800658e <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	77fb      	strb	r3, [r7, #31]
 800658c:	e000      	b.n	8006590 <HAL_SPI_Transmit+0x2a6>
  }

error:
 800658e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2200      	movs	r2, #0
 800659c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80065a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3720      	adds	r7, #32
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}

080065aa <HAL_SPI_Receive>:
  * @param  Size: amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065aa:	b580      	push	{r7, lr}
 80065ac:	b08a      	sub	sp, #40	; 0x28
 80065ae:	af02      	add	r7, sp, #8
 80065b0:	60f8      	str	r0, [r7, #12]
 80065b2:	60b9      	str	r1, [r7, #8]
 80065b4:	603b      	str	r3, [r7, #0]
 80065b6:	4613      	mov	r3, r2
 80065b8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
 80065ba:	2300      	movs	r3, #0
 80065bc:	82fb      	strh	r3, [r7, #22]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 80065be:	2300      	movs	r3, #0
 80065c0:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80065c2:	2300      	movs	r3, #0
 80065c4:	77fb      	strb	r3, [r7, #31]

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065ce:	d112      	bne.n	80065f6 <HAL_SPI_Receive+0x4c>
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d10e      	bne.n	80065f6 <HAL_SPI_Receive+0x4c>
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	2204      	movs	r2, #4
 80065dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 80065e0:	88fa      	ldrh	r2, [r7, #6]
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	9300      	str	r3, [sp, #0]
 80065e6:	4613      	mov	r3, r2
 80065e8:	68ba      	ldr	r2, [r7, #8]
 80065ea:	68b9      	ldr	r1, [r7, #8]
 80065ec:	68f8      	ldr	r0, [r7, #12]
 80065ee:	f000 f97d 	bl	80068ec <HAL_SPI_TransmitReceive>
 80065f2:	4603      	mov	r3, r0
 80065f4:	e176      	b.n	80068e4 <HAL_SPI_Receive+0x33a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	d101      	bne.n	8006604 <HAL_SPI_Receive+0x5a>
 8006600:	2302      	movs	r3, #2
 8006602:	e16f      	b.n	80068e4 <HAL_SPI_Receive+0x33a>
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800660c:	f7fe f924 	bl	8004858 <HAL_GetTick>
 8006610:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006618:	b2db      	uxtb	r3, r3
 800661a:	2b01      	cmp	r3, #1
 800661c:	d002      	beq.n	8006624 <HAL_SPI_Receive+0x7a>
  {
    errorcode = HAL_BUSY;
 800661e:	2302      	movs	r3, #2
 8006620:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006622:	e156      	b.n	80068d2 <HAL_SPI_Receive+0x328>
  }

  if((pData == NULL ) || (Size == 0U))
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d002      	beq.n	8006630 <HAL_SPI_Receive+0x86>
 800662a:	88fb      	ldrh	r3, [r7, #6]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d102      	bne.n	8006636 <HAL_SPI_Receive+0x8c>
  {
    errorcode = HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006634:	e14d      	b.n	80068d2 <HAL_SPI_Receive+0x328>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2204      	movs	r2, #4
 800663a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2200      	movs	r2, #0
 8006642:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	68ba      	ldr	r2, [r7, #8]
 8006648:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	88fa      	ldrh	r2, [r7, #6]
 800664e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	88fa      	ldrh	r2, [r7, #6]
 8006654:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2200      	movs	r2, #0
 800665a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2200      	movs	r2, #0
 8006660:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2200      	movs	r2, #0
 8006666:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2200      	movs	r2, #0
 800666c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2200      	movs	r2, #0
 8006672:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006678:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800667c:	d117      	bne.n	80066ae <HAL_SPI_Receive+0x104>
  {
    SPI_RESET_CRC(hspi);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	6819      	ldr	r1, [r3, #0]
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681a      	ldr	r2, [r3, #0]
 8006688:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800668c:	400b      	ands	r3, r1
 800668e:	6013      	str	r3, [r2, #0]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	681a      	ldr	r2, [r3, #0]
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800669e:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	3b01      	subs	r3, #1
 80066a8:	b29a      	uxth	r2, r3
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066b6:	d107      	bne.n	80066c8 <HAL_SPI_Receive+0x11e>
  {
    SPI_1LINE_RX(hspi);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80066c6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066d2:	2b40      	cmp	r3, #64	; 0x40
 80066d4:	d007      	beq.n	80066e6 <HAL_SPI_Receive+0x13c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066e4:	601a      	str	r2, [r3, #0]
  }

    /* Receive data in 8 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	68db      	ldr	r3, [r3, #12]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d15b      	bne.n	80067a6 <HAL_SPI_Receive+0x1fc>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 80066ee:	e02a      	b.n	8006746 <HAL_SPI_Receive+0x19c>
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	f003 0301 	and.w	r3, r3, #1
 80066fa:	2b01      	cmp	r3, #1
 80066fc:	d111      	bne.n	8006722 <HAL_SPI_Receive+0x178>
      {
        /* read the received data */
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	330c      	adds	r3, #12
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	b2da      	uxtb	r2, r3
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	3301      	adds	r3, #1
 8006710:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006716:	b29b      	uxth	r3, r3
 8006718:	3b01      	subs	r3, #1
 800671a:	b29a      	uxth	r2, r3
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006720:	e011      	b.n	8006746 <HAL_SPI_Receive+0x19c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d00b      	beq.n	8006740 <HAL_SPI_Receive+0x196>
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800672e:	d00a      	beq.n	8006746 <HAL_SPI_Receive+0x19c>
 8006730:	f7fe f892 	bl	8004858 <HAL_GetTick>
 8006734:	4602      	mov	r2, r0
 8006736:	69bb      	ldr	r3, [r7, #24]
 8006738:	1ad3      	subs	r3, r2, r3
 800673a:	683a      	ldr	r2, [r7, #0]
 800673c:	429a      	cmp	r2, r3
 800673e:	d802      	bhi.n	8006746 <HAL_SPI_Receive+0x19c>
        {
          errorcode = HAL_TIMEOUT;
 8006740:	2303      	movs	r3, #3
 8006742:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006744:	e0c5      	b.n	80068d2 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800674a:	b29b      	uxth	r3, r3
 800674c:	2b00      	cmp	r3, #0
 800674e:	d1cf      	bne.n	80066f0 <HAL_SPI_Receive+0x146>
 8006750:	e02e      	b.n	80067b0 <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	f003 0301 	and.w	r3, r3, #1
 800675c:	2b01      	cmp	r3, #1
 800675e:	d110      	bne.n	8006782 <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t*)pData) = hspi->Instance->DR;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	68db      	ldr	r3, [r3, #12]
 8006766:	b29a      	uxth	r2, r3
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	3302      	adds	r3, #2
 8006770:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006776:	b29b      	uxth	r3, r3
 8006778:	3b01      	subs	r3, #1
 800677a:	b29a      	uxth	r2, r3
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006780:	e011      	b.n	80067a6 <HAL_SPI_Receive+0x1fc>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d00b      	beq.n	80067a0 <HAL_SPI_Receive+0x1f6>
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678e:	d00a      	beq.n	80067a6 <HAL_SPI_Receive+0x1fc>
 8006790:	f7fe f862 	bl	8004858 <HAL_GetTick>
 8006794:	4602      	mov	r2, r0
 8006796:	69bb      	ldr	r3, [r7, #24]
 8006798:	1ad3      	subs	r3, r2, r3
 800679a:	683a      	ldr	r2, [r7, #0]
 800679c:	429a      	cmp	r2, r3
 800679e:	d802      	bhi.n	80067a6 <HAL_SPI_Receive+0x1fc>
        {
          errorcode = HAL_TIMEOUT;
 80067a0:	2303      	movs	r3, #3
 80067a2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80067a4:	e095      	b.n	80068d2 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d1d0      	bne.n	8006752 <HAL_SPI_Receive+0x1a8>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067b8:	d142      	bne.n	8006840 <HAL_SPI_Receive+0x296>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	681a      	ldr	r2, [r3, #0]
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80067c8:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80067ca:	69bb      	ldr	r3, [r7, #24]
 80067cc:	9300      	str	r3, [sp, #0]
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	2201      	movs	r2, #1
 80067d2:	2101      	movs	r1, #1
 80067d4:	68f8      	ldr	r0, [r7, #12]
 80067d6:	f000 fab3 	bl	8006d40 <SPI_WaitFlagStateUntilTimeout>
 80067da:	4603      	mov	r3, r0
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d002      	beq.n	80067e6 <HAL_SPI_Receive+0x23c>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 80067e0:	2303      	movs	r3, #3
 80067e2:	77fb      	strb	r3, [r7, #31]
      goto error;
 80067e4:	e075      	b.n	80068d2 <HAL_SPI_Receive+0x328>
    }

    /* Receive last data in 16 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	68db      	ldr	r3, [r3, #12]
 80067ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067ee:	d106      	bne.n	80067fe <HAL_SPI_Receive+0x254>
    {
      *((uint16_t*)pData) = hspi->Instance->DR;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	68db      	ldr	r3, [r3, #12]
 80067f6:	b29a      	uxth	r2, r3
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	801a      	strh	r2, [r3, #0]
 80067fc:	e006      	b.n	800680c <HAL_SPI_Receive+0x262>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	330c      	adds	r3, #12
 8006804:	781b      	ldrb	r3, [r3, #0]
 8006806:	b2da      	uxtb	r2, r3
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800680c:	69bb      	ldr	r3, [r7, #24]
 800680e:	9300      	str	r3, [sp, #0]
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	2201      	movs	r2, #1
 8006814:	2101      	movs	r1, #1
 8006816:	68f8      	ldr	r0, [r7, #12]
 8006818:	f000 fa92 	bl	8006d40 <SPI_WaitFlagStateUntilTimeout>
 800681c:	4603      	mov	r3, r0
 800681e:	2b00      	cmp	r3, #0
 8006820:	d008      	beq.n	8006834 <HAL_SPI_Receive+0x28a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006826:	f043 0202 	orr.w	r2, r3, #2
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 800682e:	2303      	movs	r3, #3
 8006830:	77fb      	strb	r3, [r7, #31]
      goto error;
 8006832:	e04e      	b.n	80068d2 <HAL_SPI_Receive+0x328>
    }

    /* Read CRC to Flush DR and RXNE flag */
    tmpreg = hspi->Instance->DR;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68db      	ldr	r3, [r3, #12]
 800683a:	b29b      	uxth	r3, r3
 800683c:	82fb      	strh	r3, [r7, #22]
    /* To avoid GCC warning */
    UNUSED(tmpreg);
 800683e:	8afb      	ldrh	r3, [r7, #22]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006848:	d111      	bne.n	800686e <HAL_SPI_Receive+0x2c4>
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	689b      	ldr	r3, [r3, #8]
 800684e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006852:	d004      	beq.n	800685e <HAL_SPI_Receive+0x2b4>
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800685c:	d107      	bne.n	800686e <HAL_SPI_Receive+0x2c4>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	681a      	ldr	r2, [r3, #0]
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800686c:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
    /* Check if CRC error occurred */
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	f003 0310 	and.w	r3, r3, #16
 8006878:	2b10      	cmp	r3, #16
 800687a:	d122      	bne.n	80068c2 <HAL_SPI_Receive+0x318>
    {
      /* Check if CRC error is valid or not (workaround to be applied or not) */
      if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 800687c:	68f8      	ldr	r0, [r7, #12]
 800687e:	f000 fb4f 	bl	8006f20 <SPI_ISCRCErrorValid>
 8006882:	4603      	mov	r3, r0
 8006884:	2b01      	cmp	r3, #1
 8006886:	d117      	bne.n	80068b8 <HAL_SPI_Receive+0x30e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800688c:	f043 0202 	orr.w	r2, r3, #2
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	655a      	str	r2, [r3, #84]	; 0x54

        /* Reset CRC Calculation */
        SPI_RESET_CRC(hspi);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	6819      	ldr	r1, [r3, #0]
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80068a2:	400b      	ands	r3, r1
 80068a4:	6013      	str	r3, [r2, #0]
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80068b4:	601a      	str	r2, [r3, #0]
 80068b6:	e004      	b.n	80068c2 <HAL_SPI_Receive+0x318>
      }
      else
      {
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80068c0:	609a      	str	r2, [r3, #8]
      }
    }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d002      	beq.n	80068d0 <HAL_SPI_Receive+0x326>
  {
    errorcode = HAL_ERROR;
 80068ca:	2301      	movs	r3, #1
 80068cc:	77fb      	strb	r3, [r7, #31]
 80068ce:	e000      	b.n	80068d2 <HAL_SPI_Receive+0x328>
  }

error :
 80068d0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2201      	movs	r2, #1
 80068d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80068e2:	7ffb      	ldrb	r3, [r7, #31]
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3720      	adds	r7, #32
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}

080068ec <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b08e      	sub	sp, #56	; 0x38
 80068f0:	af02      	add	r7, sp, #8
 80068f2:	60f8      	str	r0, [r7, #12]
 80068f4:	60b9      	str	r1, [r7, #8]
 80068f6:	607a      	str	r2, [r7, #4]
 80068f8:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 80068fa:	2300      	movs	r3, #0
 80068fc:	627b      	str	r3, [r7, #36]	; 0x24
 80068fe:	2300      	movs	r3, #0
 8006900:	623b      	str	r3, [r7, #32]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
 8006902:	2300      	movs	r3, #0
 8006904:	837b      	strh	r3, [r7, #26]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8006906:	2300      	movs	r3, #0
 8006908:	61fb      	str	r3, [r7, #28]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 800690a:	2301      	movs	r3, #1
 800690c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef errorcode = HAL_OK;
 800690e:	2300      	movs	r3, #0
 8006910:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800691a:	2b01      	cmp	r3, #1
 800691c:	d101      	bne.n	8006922 <HAL_SPI_TransmitReceive+0x36>
 800691e:	2302      	movs	r3, #2
 8006920:	e20a      	b.n	8006d38 <HAL_SPI_TransmitReceive+0x44c>
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	2201      	movs	r2, #1
 8006926:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800692a:	f7fd ff95 	bl	8004858 <HAL_GetTick>
 800692e:	61f8      	str	r0, [r7, #28]
  
  tmp  = hspi->State;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006936:	b2db      	uxtb	r3, r3
 8006938:	627b      	str	r3, [r7, #36]	; 0x24
  tmp1 = hspi->Init.Mode;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	623b      	str	r3, [r7, #32]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8006940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006942:	2b01      	cmp	r3, #1
 8006944:	d00e      	beq.n	8006964 <HAL_SPI_TransmitReceive+0x78>
 8006946:	6a3b      	ldr	r3, [r7, #32]
 8006948:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800694c:	d106      	bne.n	800695c <HAL_SPI_TransmitReceive+0x70>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	689b      	ldr	r3, [r3, #8]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d102      	bne.n	800695c <HAL_SPI_TransmitReceive+0x70>
 8006956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006958:	2b04      	cmp	r3, #4
 800695a:	d003      	beq.n	8006964 <HAL_SPI_TransmitReceive+0x78>
  {
    errorcode = HAL_BUSY;
 800695c:	2302      	movs	r3, #2
 800695e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006962:	e1df      	b.n	8006d24 <HAL_SPI_TransmitReceive+0x438>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d005      	beq.n	8006976 <HAL_SPI_TransmitReceive+0x8a>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d002      	beq.n	8006976 <HAL_SPI_TransmitReceive+0x8a>
 8006970:	887b      	ldrh	r3, [r7, #2]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d103      	bne.n	800697e <HAL_SPI_TransmitReceive+0x92>
  {
    errorcode = HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800697c:	e1d2      	b.n	8006d24 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006984:	b2db      	uxtb	r3, r3
 8006986:	2b01      	cmp	r3, #1
 8006988:	d103      	bne.n	8006992 <HAL_SPI_TransmitReceive+0xa6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2205      	movs	r2, #5
 800698e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	2200      	movs	r2, #0
 8006996:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	687a      	ldr	r2, [r7, #4]
 800699c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	887a      	ldrh	r2, [r7, #2]
 80069a2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	887a      	ldrh	r2, [r7, #2]
 80069a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	68ba      	ldr	r2, [r7, #8]
 80069ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	887a      	ldrh	r2, [r7, #2]
 80069b4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	887a      	ldrh	r2, [r7, #2]
 80069ba:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2200      	movs	r2, #0
 80069c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	2200      	movs	r2, #0
 80069c6:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069d0:	d110      	bne.n	80069f4 <HAL_SPI_TransmitReceive+0x108>
  {
    SPI_RESET_CRC(hspi);
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	6819      	ldr	r1, [r3, #0]
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681a      	ldr	r2, [r3, #0]
 80069dc:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80069e0:	400b      	ands	r3, r1
 80069e2:	6013      	str	r3, [r2, #0]
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80069f2:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069fe:	2b40      	cmp	r3, #64	; 0x40
 8006a00:	d007      	beq.n	8006a12 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	681a      	ldr	r2, [r3, #0]
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a10:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	68db      	ldr	r3, [r3, #12]
 8006a16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a1a:	f040 8084 	bne.w	8006b26 <HAL_SPI_TransmitReceive+0x23a>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d004      	beq.n	8006a30 <HAL_SPI_TransmitReceive+0x144>
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d16f      	bne.n	8006b10 <HAL_SPI_TransmitReceive+0x224>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	881a      	ldrh	r2, [r3, #0]
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	3302      	adds	r3, #2
 8006a3e:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a44:	b29b      	uxth	r3, r3
 8006a46:	3b01      	subs	r3, #1
 8006a48:	b29a      	uxth	r2, r3
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a4e:	e05f      	b.n	8006b10 <HAL_SPI_TransmitReceive+0x224>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8006a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d02e      	beq.n	8006ab4 <HAL_SPI_TransmitReceive+0x1c8>
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a5a:	b29b      	uxth	r3, r3
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d029      	beq.n	8006ab4 <HAL_SPI_TransmitReceive+0x1c8>
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	689b      	ldr	r3, [r3, #8]
 8006a66:	f003 0302 	and.w	r3, r3, #2
 8006a6a:	2b02      	cmp	r3, #2
 8006a6c:	d122      	bne.n	8006ab4 <HAL_SPI_TransmitReceive+0x1c8>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	881a      	ldrh	r2, [r3, #0]
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8006a78:	68bb      	ldr	r3, [r7, #8]
 8006a7a:	3302      	adds	r3, #2
 8006a7c:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a82:	b29b      	uxth	r3, r3
 8006a84:	3b01      	subs	r3, #1
 8006a86:	b29a      	uxth	r2, r3
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a94:	b29b      	uxth	r3, r3
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d10c      	bne.n	8006ab4 <HAL_SPI_TransmitReceive+0x1c8>
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006aa2:	d107      	bne.n	8006ab4 <HAL_SPI_TransmitReceive+0x1c8>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006ab2:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d018      	beq.n	8006af0 <HAL_SPI_TransmitReceive+0x204>
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	f003 0301 	and.w	r3, r3, #1
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d111      	bne.n	8006af0 <HAL_SPI_TransmitReceive+0x204>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	68db      	ldr	r3, [r3, #12]
 8006ad2:	b29a      	uxth	r2, r3
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	3302      	adds	r3, #2
 8006adc:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	3b01      	subs	r3, #1
 8006ae6:	b29a      	uxth	r2, r3
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8006aec:	2301      	movs	r3, #1
 8006aee:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8006af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af6:	d00b      	beq.n	8006b10 <HAL_SPI_TransmitReceive+0x224>
 8006af8:	f7fd feae 	bl	8004858 <HAL_GetTick>
 8006afc:	4602      	mov	r2, r0
 8006afe:	69fb      	ldr	r3, [r7, #28]
 8006b00:	1ad3      	subs	r3, r2, r3
 8006b02:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d803      	bhi.n	8006b10 <HAL_SPI_TransmitReceive+0x224>
      {
        errorcode = HAL_TIMEOUT;
 8006b08:	2303      	movs	r3, #3
 8006b0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006b0e:	e109      	b.n	8006d24 <HAL_SPI_TransmitReceive+0x438>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b14:	b29b      	uxth	r3, r3
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d19a      	bne.n	8006a50 <HAL_SPI_TransmitReceive+0x164>
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b1e:	b29b      	uxth	r3, r3
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d195      	bne.n	8006a50 <HAL_SPI_TransmitReceive+0x164>
 8006b24:	e082      	b.n	8006c2c <HAL_SPI_TransmitReceive+0x340>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d004      	beq.n	8006b38 <HAL_SPI_TransmitReceive+0x24c>
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	d16f      	bne.n	8006c18 <HAL_SPI_TransmitReceive+0x32c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	330c      	adds	r3, #12
 8006b3e:	68ba      	ldr	r2, [r7, #8]
 8006b40:	7812      	ldrb	r2, [r2, #0]
 8006b42:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	3301      	adds	r3, #1
 8006b48:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	3b01      	subs	r3, #1
 8006b52:	b29a      	uxth	r2, r3
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b58:	e05e      	b.n	8006c18 <HAL_SPI_TransmitReceive+0x32c>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8006b5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d02e      	beq.n	8006bbe <HAL_SPI_TransmitReceive+0x2d2>
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d029      	beq.n	8006bbe <HAL_SPI_TransmitReceive+0x2d2>
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	f003 0302 	and.w	r3, r3, #2
 8006b74:	2b02      	cmp	r3, #2
 8006b76:	d122      	bne.n	8006bbe <HAL_SPI_TransmitReceive+0x2d2>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	1c5a      	adds	r2, r3, #1
 8006b7c:	60ba      	str	r2, [r7, #8]
 8006b7e:	68fa      	ldr	r2, [r7, #12]
 8006b80:	6812      	ldr	r2, [r2, #0]
 8006b82:	320c      	adds	r2, #12
 8006b84:	781b      	ldrb	r3, [r3, #0]
 8006b86:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	b29a      	uxth	r2, r3
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8006b96:	2300      	movs	r3, #0
 8006b98:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d10c      	bne.n	8006bbe <HAL_SPI_TransmitReceive+0x2d2>
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ba8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006bac:	d107      	bne.n	8006bbe <HAL_SPI_TransmitReceive+0x2d2>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006bbc:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d017      	beq.n	8006bf8 <HAL_SPI_TransmitReceive+0x30c>
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	689b      	ldr	r3, [r3, #8]
 8006bce:	f003 0301 	and.w	r3, r3, #1
 8006bd2:	2b01      	cmp	r3, #1
 8006bd4:	d110      	bne.n	8006bf8 <HAL_SPI_TransmitReceive+0x30c>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	68d9      	ldr	r1, [r3, #12]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	1c5a      	adds	r2, r3, #1
 8006be0:	607a      	str	r2, [r7, #4]
 8006be2:	b2ca      	uxtb	r2, r1
 8006be4:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	3b01      	subs	r3, #1
 8006bee:	b29a      	uxth	r2, r3
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8006bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bfe:	d00b      	beq.n	8006c18 <HAL_SPI_TransmitReceive+0x32c>
 8006c00:	f7fd fe2a 	bl	8004858 <HAL_GetTick>
 8006c04:	4602      	mov	r2, r0
 8006c06:	69fb      	ldr	r3, [r7, #28]
 8006c08:	1ad3      	subs	r3, r2, r3
 8006c0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d803      	bhi.n	8006c18 <HAL_SPI_TransmitReceive+0x32c>
      {
        errorcode = HAL_TIMEOUT;
 8006c10:	2303      	movs	r3, #3
 8006c12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006c16:	e085      	b.n	8006d24 <HAL_SPI_TransmitReceive+0x438>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c1c:	b29b      	uxth	r3, r3
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d19b      	bne.n	8006b5a <HAL_SPI_TransmitReceive+0x26e>
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d196      	bne.n	8006b5a <HAL_SPI_TransmitReceive+0x26e>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c34:	d11a      	bne.n	8006c6c <HAL_SPI_TransmitReceive+0x380>
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8006c36:	69fb      	ldr	r3, [r7, #28]
 8006c38:	9300      	str	r3, [sp, #0]
 8006c3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	2101      	movs	r1, #1
 8006c40:	68f8      	ldr	r0, [r7, #12]
 8006c42:	f000 f87d 	bl	8006d40 <SPI_WaitFlagStateUntilTimeout>
 8006c46:	4603      	mov	r3, r0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d009      	beq.n	8006c60 <HAL_SPI_TransmitReceive+0x374>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c50:	f043 0202 	orr.w	r2, r3, #2
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8006c58:	2303      	movs	r3, #3
 8006c5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 8006c5e:	e061      	b.n	8006d24 <HAL_SPI_TransmitReceive+0x438>
    }
    /* Read CRC */
    tmpreg1 = hspi->Instance->DR;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	837b      	strh	r3, [r7, #26]
    /* To avoid GCC warning */
    UNUSED(tmpreg1);
 8006c6a:	8b7b      	ldrh	r3, [r7, #26]
  }

  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	f003 0310 	and.w	r3, r3, #16
 8006c76:	2b10      	cmp	r3, #16
 8006c78:	d125      	bne.n	8006cc6 <HAL_SPI_TransmitReceive+0x3da>
  {
    /* Check if CRC error is valid or not (workaround to be applied or not) */
    if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 8006c7a:	68f8      	ldr	r0, [r7, #12]
 8006c7c:	f000 f950 	bl	8006f20 <SPI_ISCRCErrorValid>
 8006c80:	4603      	mov	r3, r0
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d11a      	bne.n	8006cbc <HAL_SPI_TransmitReceive+0x3d0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c8a:	f043 0202 	orr.w	r2, r3, #2
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	655a      	str	r2, [r3, #84]	; 0x54

      /* Reset CRC Calculation */
      SPI_RESET_CRC(hspi);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	6819      	ldr	r1, [r3, #0]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681a      	ldr	r2, [r3, #0]
 8006c9c:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8006ca0:	400b      	ands	r3, r1
 8006ca2:	6013      	str	r3, [r2, #0]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006cb2:	601a      	str	r2, [r3, #0]

   	  errorcode = HAL_ERROR;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006cba:	e004      	b.n	8006cc6 <HAL_SPI_TransmitReceive+0x3da>
    }
    else
    {
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8006cc4:	609a      	str	r2, [r3, #8]
    }
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8006cc6:	69fb      	ldr	r3, [r7, #28]
 8006cc8:	9300      	str	r3, [sp, #0]
 8006cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ccc:	2201      	movs	r2, #1
 8006cce:	2102      	movs	r1, #2
 8006cd0:	68f8      	ldr	r0, [r7, #12]
 8006cd2:	f000 f835 	bl	8006d40 <SPI_WaitFlagStateUntilTimeout>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d003      	beq.n	8006ce4 <HAL_SPI_TransmitReceive+0x3f8>
  {
    errorcode = HAL_TIMEOUT;
 8006cdc:	2303      	movs	r3, #3
 8006cde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006ce2:	e01f      	b.n	8006d24 <HAL_SPI_TransmitReceive+0x438>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8006ce4:	69fa      	ldr	r2, [r7, #28]
 8006ce6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006ce8:	68f8      	ldr	r0, [r7, #12]
 8006cea:	f000 f892 	bl	8006e12 <SPI_CheckFlag_BSY>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d006      	beq.n	8006d02 <HAL_SPI_TransmitReceive+0x416>
  {
    errorcode = HAL_ERROR;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2220      	movs	r2, #32
 8006cfe:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006d00:	e010      	b.n	8006d24 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	689b      	ldr	r3, [r3, #8]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d10b      	bne.n	8006d22 <HAL_SPI_TransmitReceive+0x436>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	617b      	str	r3, [r7, #20]
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	68db      	ldr	r3, [r3, #12]
 8006d14:	617b      	str	r3, [r7, #20]
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	617b      	str	r3, [r7, #20]
 8006d1e:	697b      	ldr	r3, [r7, #20]
 8006d20:	e000      	b.n	8006d24 <HAL_SPI_TransmitReceive+0x438>
  }
  
error :
 8006d22:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2201      	movs	r2, #1
 8006d28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006d34:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	3730      	adds	r7, #48	; 0x30
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}

08006d40 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b084      	sub	sp, #16
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	60f8      	str	r0, [r7, #12]
 8006d48:	60b9      	str	r1, [r7, #8]
 8006d4a:	607a      	str	r2, [r7, #4]
 8006d4c:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8006d4e:	e04d      	b.n	8006dec <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d56:	d049      	beq.n	8006dec <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d007      	beq.n	8006d6e <SPI_WaitFlagStateUntilTimeout+0x2e>
 8006d5e:	f7fd fd7b 	bl	8004858 <HAL_GetTick>
 8006d62:	4602      	mov	r2, r0
 8006d64:	69bb      	ldr	r3, [r7, #24]
 8006d66:	1ad3      	subs	r3, r2, r3
 8006d68:	683a      	ldr	r2, [r7, #0]
 8006d6a:	429a      	cmp	r2, r3
 8006d6c:	d83e      	bhi.n	8006dec <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	685a      	ldr	r2, [r3, #4]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006d7c:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d86:	d111      	bne.n	8006dac <SPI_WaitFlagStateUntilTimeout+0x6c>
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d90:	d004      	beq.n	8006d9c <SPI_WaitFlagStateUntilTimeout+0x5c>
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d9a:	d107      	bne.n	8006dac <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	681a      	ldr	r2, [r3, #0]
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006daa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006db0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006db4:	d110      	bne.n	8006dd8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	6819      	ldr	r1, [r3, #0]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8006dc4:	400b      	ands	r3, r1
 8006dc6:	6013      	str	r3, [r2, #0]
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	681a      	ldr	r2, [r3, #0]
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006dd6:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2201      	movs	r2, #1
 8006ddc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2200      	movs	r2, #0
 8006de4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006de8:	2303      	movs	r3, #3
 8006dea:	e00e      	b.n	8006e0a <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	689a      	ldr	r2, [r3, #8]
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	4013      	ands	r3, r2
 8006df6:	68ba      	ldr	r2, [r7, #8]
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	d101      	bne.n	8006e00 <SPI_WaitFlagStateUntilTimeout+0xc0>
 8006dfc:	2201      	movs	r2, #1
 8006dfe:	e000      	b.n	8006e02 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8006e00:	2200      	movs	r2, #0
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d1a3      	bne.n	8006d50 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8006e08:	2300      	movs	r3, #0
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3710      	adds	r7, #16
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}

08006e12 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006e12:	b580      	push	{r7, lr}
 8006e14:	b086      	sub	sp, #24
 8006e16:	af02      	add	r7, sp, #8
 8006e18:	60f8      	str	r0, [r7, #12]
 8006e1a:	60b9      	str	r1, [r7, #8]
 8006e1c:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	9300      	str	r3, [sp, #0]
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	2200      	movs	r2, #0
 8006e26:	2180      	movs	r1, #128	; 0x80
 8006e28:	68f8      	ldr	r0, [r7, #12]
 8006e2a:	f7ff ff89 	bl	8006d40 <SPI_WaitFlagStateUntilTimeout>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d007      	beq.n	8006e44 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e38:	f043 0220 	orr.w	r2, r3, #32
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8006e40:	2303      	movs	r3, #3
 8006e42:	e000      	b.n	8006e46 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8006e44:	2300      	movs	r3, #0
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	3710      	adds	r7, #16
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	bd80      	pop	{r7, pc}
	...

08006e50 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b082      	sub	sp, #8
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d101      	bne.n	8006e62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	e057      	b.n	8006f12 <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d102      	bne.n	8006e74 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f7ff fa32 	bl	80062d8 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2202      	movs	r2, #2
 8006e78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	681a      	ldr	r2, [r3, #0]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e8a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	685a      	ldr	r2, [r3, #4]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	431a      	orrs	r2, r3
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	68db      	ldr	r3, [r3, #12]
 8006e9a:	431a      	orrs	r2, r3
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	691b      	ldr	r3, [r3, #16]
 8006ea0:	431a      	orrs	r2, r3
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	695b      	ldr	r3, [r3, #20]
 8006ea6:	431a      	orrs	r2, r3
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	699b      	ldr	r3, [r3, #24]
 8006eac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006eb0:	431a      	orrs	r2, r3
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	69db      	ldr	r3, [r3, #28]
 8006eb6:	431a      	orrs	r2, r3
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6a1b      	ldr	r3, [r3, #32]
 8006ebc:	ea42 0103 	orr.w	r1, r2, r3
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	430a      	orrs	r2, r1
 8006eca:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	699b      	ldr	r3, [r3, #24]
 8006ed0:	0c1b      	lsrs	r3, r3, #16
 8006ed2:	f003 0104 	and.w	r1, r3, #4
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	430a      	orrs	r2, r1
 8006ee0:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006eea:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	69da      	ldr	r2, [r3, #28]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006efa:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 8006efc:	4b07      	ldr	r3, [pc, #28]	; (8006f1c <HAL_SPI_Init+0xcc>)
 8006efe:	2200      	movs	r2, #0
 8006f00:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2200      	movs	r2, #0
 8006f06:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8006f10:	2300      	movs	r3, #0
}
 8006f12:	4618      	mov	r0, r3
 8006f14:	3708      	adds	r7, #8
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	bf00      	nop
 8006f1c:	20001974 	.word	0x20001974

08006f20 <SPI_ISCRCErrorValid>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval CRC error validity (SPI_INVALID_CRC_ERROR or SPI_VALID_CRC_ERROR).  
*/
uint8_t SPI_ISCRCErrorValid(SPI_HandleTypeDef *hspi)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b083      	sub	sp, #12
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  return (SPI_VALID_CRC_ERROR);
#else
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);

  return (SPI_VALID_CRC_ERROR);
 8006f28:	2301      	movs	r3, #1
#endif
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	370c      	adds	r7, #12
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bc80      	pop	{r7}
 8006f32:	4770      	bx	lr

08006f34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b082      	sub	sp, #8
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d101      	bne.n	8006f46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e01d      	b.n	8006f82 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f4c:	b2db      	uxtb	r3, r3
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d106      	bne.n	8006f60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2200      	movs	r2, #0
 8006f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f000 f815 	bl	8006f8a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2202      	movs	r2, #2
 8006f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	3304      	adds	r3, #4
 8006f70:	4619      	mov	r1, r3
 8006f72:	4610      	mov	r0, r2
 8006f74:	f000 f85c 	bl	8007030 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f80:	2300      	movs	r3, #0
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3708      	adds	r7, #8
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}

08006f8a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006f8a:	b480      	push	{r7}
 8006f8c:	b083      	sub	sp, #12
 8006f8e:	af00      	add	r7, sp, #0
 8006f90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006f92:	bf00      	nop
 8006f94:	370c      	adds	r7, #12
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bc80      	pop	{r7}
 8006f9a:	4770      	bx	lr

08006f9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b085      	sub	sp, #20
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	68da      	ldr	r2, [r3, #12]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f042 0201 	orr.w	r2, r2, #1
 8006fb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	f003 0307 	and.w	r3, r3, #7
 8006fbe:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2b06      	cmp	r3, #6
 8006fc4:	d007      	beq.n	8006fd6 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f042 0201 	orr.w	r2, r2, #1
 8006fd4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006fd6:	2300      	movs	r3, #0
}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	3714      	adds	r7, #20
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bc80      	pop	{r7}
 8006fe0:	4770      	bx	lr

08006fe2 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8006fe2:	b480      	push	{r7}
 8006fe4:	b083      	sub	sp, #12
 8006fe6:	af00      	add	r7, sp, #0
 8006fe8:	6078      	str	r0, [r7, #4]
 8006fea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ff2:	2b01      	cmp	r3, #1
 8006ff4:	d101      	bne.n	8006ffa <HAL_TIM_GenerateEvent+0x18>
 8006ff6:	2302      	movs	r3, #2
 8006ff8:	e014      	b.n	8007024 <HAL_TIM_GenerateEvent+0x42>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2201      	movs	r2, #1
 8006ffe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2202      	movs	r2, #2
 8007006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	683a      	ldr	r2, [r7, #0]
 8007010:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2201      	movs	r2, #1
 8007016:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2200      	movs	r2, #0
 800701e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8007022:	2300      	movs	r3, #0
}
 8007024:	4618      	mov	r0, r3
 8007026:	370c      	adds	r7, #12
 8007028:	46bd      	mov	sp, r7
 800702a:	bc80      	pop	{r7}
 800702c:	4770      	bx	lr
	...

08007030 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007030:	b480      	push	{r7}
 8007032:	b085      	sub	sp, #20
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	4a29      	ldr	r2, [pc, #164]	; (80070e8 <TIM_Base_SetConfig+0xb8>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d00b      	beq.n	8007060 <TIM_Base_SetConfig+0x30>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800704e:	d007      	beq.n	8007060 <TIM_Base_SetConfig+0x30>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	4a26      	ldr	r2, [pc, #152]	; (80070ec <TIM_Base_SetConfig+0xbc>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d003      	beq.n	8007060 <TIM_Base_SetConfig+0x30>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	4a25      	ldr	r2, [pc, #148]	; (80070f0 <TIM_Base_SetConfig+0xc0>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d108      	bne.n	8007072 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007066:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	685b      	ldr	r3, [r3, #4]
 800706c:	68fa      	ldr	r2, [r7, #12]
 800706e:	4313      	orrs	r3, r2
 8007070:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	4a1c      	ldr	r2, [pc, #112]	; (80070e8 <TIM_Base_SetConfig+0xb8>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d00b      	beq.n	8007092 <TIM_Base_SetConfig+0x62>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007080:	d007      	beq.n	8007092 <TIM_Base_SetConfig+0x62>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	4a19      	ldr	r2, [pc, #100]	; (80070ec <TIM_Base_SetConfig+0xbc>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d003      	beq.n	8007092 <TIM_Base_SetConfig+0x62>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a18      	ldr	r2, [pc, #96]	; (80070f0 <TIM_Base_SetConfig+0xc0>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d108      	bne.n	80070a4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007098:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	68db      	ldr	r3, [r3, #12]
 800709e:	68fa      	ldr	r2, [r7, #12]
 80070a0:	4313      	orrs	r3, r2
 80070a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	695b      	ldr	r3, [r3, #20]
 80070ae:	4313      	orrs	r3, r2
 80070b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	68fa      	ldr	r2, [r7, #12]
 80070b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	689a      	ldr	r2, [r3, #8]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	681a      	ldr	r2, [r3, #0]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	4a07      	ldr	r2, [pc, #28]	; (80070e8 <TIM_Base_SetConfig+0xb8>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d103      	bne.n	80070d8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	691a      	ldr	r2, [r3, #16]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2201      	movs	r2, #1
 80070dc:	615a      	str	r2, [r3, #20]
}
 80070de:	bf00      	nop
 80070e0:	3714      	adds	r7, #20
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bc80      	pop	{r7}
 80070e6:	4770      	bx	lr
 80070e8:	40012c00 	.word	0x40012c00
 80070ec:	40000400 	.word	0x40000400
 80070f0:	40000800 	.word	0x40000800

080070f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b085      	sub	sp, #20
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007104:	2b01      	cmp	r3, #1
 8007106:	d101      	bne.n	800710c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007108:	2302      	movs	r3, #2
 800710a:	e032      	b.n	8007172 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2202      	movs	r2, #2
 8007118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	689b      	ldr	r3, [r3, #8]
 800712a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007132:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	68fa      	ldr	r2, [r7, #12]
 800713a:	4313      	orrs	r3, r2
 800713c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007144:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	68ba      	ldr	r2, [r7, #8]
 800714c:	4313      	orrs	r3, r2
 800714e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	68fa      	ldr	r2, [r7, #12]
 8007156:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	68ba      	ldr	r2, [r7, #8]
 800715e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2201      	movs	r2, #1
 8007164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2200      	movs	r2, #0
 800716c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007170:	2300      	movs	r3, #0
}
 8007172:	4618      	mov	r0, r3
 8007174:	3714      	adds	r7, #20
 8007176:	46bd      	mov	sp, r7
 8007178:	bc80      	pop	{r7}
 800717a:	4770      	bx	lr

0800717c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b082      	sub	sp, #8
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d101      	bne.n	800718e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	e03f      	b.n	800720e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007194:	b2db      	uxtb	r3, r3
 8007196:	2b00      	cmp	r3, #0
 8007198:	d106      	bne.n	80071a8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2200      	movs	r2, #0
 800719e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f7fc fba8 	bl	80038f8 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2224      	movs	r2, #36	; 0x24
 80071ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	68da      	ldr	r2, [r3, #12]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80071be:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80071c0:	6878      	ldr	r0, [r7, #4]
 80071c2:	f000 fae3 	bl	800778c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	691a      	ldr	r2, [r3, #16]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80071d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	695a      	ldr	r2, [r3, #20]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80071e4:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	68da      	ldr	r2, [r3, #12]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80071f4:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2200      	movs	r2, #0
 80071fa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2220      	movs	r2, #32
 8007200:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2220      	movs	r2, #32
 8007208:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800720c:	2300      	movs	r3, #0
}
 800720e:	4618      	mov	r0, r3
 8007210:	3708      	adds	r7, #8
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}

08007216 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007216:	b480      	push	{r7}
 8007218:	b085      	sub	sp, #20
 800721a:	af00      	add	r7, sp, #0
 800721c:	60f8      	str	r0, [r7, #12]
 800721e:	60b9      	str	r1, [r7, #8]
 8007220:	4613      	mov	r3, r2
 8007222:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800722a:	b2db      	uxtb	r3, r3
 800722c:	2b20      	cmp	r3, #32
 800722e:	d130      	bne.n	8007292 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d002      	beq.n	800723c <HAL_UART_Transmit_IT+0x26>
 8007236:	88fb      	ldrh	r3, [r7, #6]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d101      	bne.n	8007240 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800723c:	2301      	movs	r3, #1
 800723e:	e029      	b.n	8007294 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007246:	2b01      	cmp	r3, #1
 8007248:	d101      	bne.n	800724e <HAL_UART_Transmit_IT+0x38>
 800724a:	2302      	movs	r3, #2
 800724c:	e022      	b.n	8007294 <HAL_UART_Transmit_IT+0x7e>
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	2201      	movs	r2, #1
 8007252:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	68ba      	ldr	r2, [r7, #8]
 800725a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	88fa      	ldrh	r2, [r7, #6]
 8007260:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	88fa      	ldrh	r2, [r7, #6]
 8007266:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2200      	movs	r2, #0
 800726c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2221      	movs	r2, #33	; 0x21
 8007272:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2200      	movs	r2, #0
 800727a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	68da      	ldr	r2, [r3, #12]
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800728c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800728e:	2300      	movs	r3, #0
 8007290:	e000      	b.n	8007294 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8007292:	2302      	movs	r3, #2
  }
}
 8007294:	4618      	mov	r0, r3
 8007296:	3714      	adds	r7, #20
 8007298:	46bd      	mov	sp, r7
 800729a:	bc80      	pop	{r7}
 800729c:	4770      	bx	lr

0800729e <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800729e:	b480      	push	{r7}
 80072a0:	b085      	sub	sp, #20
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	60f8      	str	r0, [r7, #12]
 80072a6:	60b9      	str	r1, [r7, #8]
 80072a8:	4613      	mov	r3, r2
 80072aa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80072b2:	b2db      	uxtb	r3, r3
 80072b4:	2b20      	cmp	r3, #32
 80072b6:	d140      	bne.n	800733a <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d002      	beq.n	80072c4 <HAL_UART_Receive_IT+0x26>
 80072be:	88fb      	ldrh	r3, [r7, #6]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d101      	bne.n	80072c8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80072c4:	2301      	movs	r3, #1
 80072c6:	e039      	b.n	800733c <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d101      	bne.n	80072d6 <HAL_UART_Receive_IT+0x38>
 80072d2:	2302      	movs	r3, #2
 80072d4:	e032      	b.n	800733c <HAL_UART_Receive_IT+0x9e>
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	2201      	movs	r2, #1
 80072da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	68ba      	ldr	r2, [r7, #8]
 80072e2:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	88fa      	ldrh	r2, [r7, #6]
 80072e8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	88fa      	ldrh	r2, [r7, #6]
 80072ee:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2200      	movs	r2, #0
 80072f4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2222      	movs	r2, #34	; 0x22
 80072fa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2200      	movs	r2, #0
 8007302:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	68da      	ldr	r2, [r3, #12]
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007314:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	695a      	ldr	r2, [r3, #20]
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f042 0201 	orr.w	r2, r2, #1
 8007324:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	68da      	ldr	r2, [r3, #12]
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f042 0220 	orr.w	r2, r2, #32
 8007334:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007336:	2300      	movs	r3, #0
 8007338:	e000      	b.n	800733c <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800733a:	2302      	movs	r3, #2
  }
}
 800733c:	4618      	mov	r0, r3
 800733e:	3714      	adds	r7, #20
 8007340:	46bd      	mov	sp, r7
 8007342:	bc80      	pop	{r7}
 8007344:	4770      	bx	lr
	...

08007348 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b088      	sub	sp, #32
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	68db      	ldr	r3, [r3, #12]
 800735e:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	695b      	ldr	r3, [r3, #20]
 8007366:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8007368:	2300      	movs	r3, #0
 800736a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 800736c:	2300      	movs	r3, #0
 800736e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007370:	69fb      	ldr	r3, [r7, #28]
 8007372:	f003 030f 	and.w	r3, r3, #15
 8007376:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d10d      	bne.n	800739a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800737e:	69fb      	ldr	r3, [r7, #28]
 8007380:	f003 0320 	and.w	r3, r3, #32
 8007384:	2b00      	cmp	r3, #0
 8007386:	d008      	beq.n	800739a <HAL_UART_IRQHandler+0x52>
 8007388:	69bb      	ldr	r3, [r7, #24]
 800738a:	f003 0320 	and.w	r3, r3, #32
 800738e:	2b00      	cmp	r3, #0
 8007390:	d003      	beq.n	800739a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f000 f979 	bl	800768a <UART_Receive_IT>
      return;
 8007398:	e0cb      	b.n	8007532 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	2b00      	cmp	r3, #0
 800739e:	f000 80ab 	beq.w	80074f8 <HAL_UART_IRQHandler+0x1b0>
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	f003 0301 	and.w	r3, r3, #1
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d105      	bne.n	80073b8 <HAL_UART_IRQHandler+0x70>
 80073ac:	69bb      	ldr	r3, [r7, #24]
 80073ae:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	f000 80a0 	beq.w	80074f8 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80073b8:	69fb      	ldr	r3, [r7, #28]
 80073ba:	f003 0301 	and.w	r3, r3, #1
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d00a      	beq.n	80073d8 <HAL_UART_IRQHandler+0x90>
 80073c2:	69bb      	ldr	r3, [r7, #24]
 80073c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d005      	beq.n	80073d8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073d0:	f043 0201 	orr.w	r2, r3, #1
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80073d8:	69fb      	ldr	r3, [r7, #28]
 80073da:	f003 0304 	and.w	r3, r3, #4
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d00a      	beq.n	80073f8 <HAL_UART_IRQHandler+0xb0>
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	f003 0301 	and.w	r3, r3, #1
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d005      	beq.n	80073f8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073f0:	f043 0202 	orr.w	r2, r3, #2
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80073f8:	69fb      	ldr	r3, [r7, #28]
 80073fa:	f003 0302 	and.w	r3, r3, #2
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d00a      	beq.n	8007418 <HAL_UART_IRQHandler+0xd0>
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	f003 0301 	and.w	r3, r3, #1
 8007408:	2b00      	cmp	r3, #0
 800740a:	d005      	beq.n	8007418 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007410:	f043 0204 	orr.w	r2, r3, #4
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007418:	69fb      	ldr	r3, [r7, #28]
 800741a:	f003 0308 	and.w	r3, r3, #8
 800741e:	2b00      	cmp	r3, #0
 8007420:	d00a      	beq.n	8007438 <HAL_UART_IRQHandler+0xf0>
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	f003 0301 	and.w	r3, r3, #1
 8007428:	2b00      	cmp	r3, #0
 800742a:	d005      	beq.n	8007438 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007430:	f043 0208 	orr.w	r2, r3, #8
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800743c:	2b00      	cmp	r3, #0
 800743e:	d077      	beq.n	8007530 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007440:	69fb      	ldr	r3, [r7, #28]
 8007442:	f003 0320 	and.w	r3, r3, #32
 8007446:	2b00      	cmp	r3, #0
 8007448:	d007      	beq.n	800745a <HAL_UART_IRQHandler+0x112>
 800744a:	69bb      	ldr	r3, [r7, #24]
 800744c:	f003 0320 	and.w	r3, r3, #32
 8007450:	2b00      	cmp	r3, #0
 8007452:	d002      	beq.n	800745a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f000 f918 	bl	800768a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	695b      	ldr	r3, [r3, #20]
 8007460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007464:	2b00      	cmp	r3, #0
 8007466:	bf14      	ite	ne
 8007468:	2301      	movne	r3, #1
 800746a:	2300      	moveq	r3, #0
 800746c:	b2db      	uxtb	r3, r3
 800746e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007474:	f003 0308 	and.w	r3, r3, #8
 8007478:	2b00      	cmp	r3, #0
 800747a:	d102      	bne.n	8007482 <HAL_UART_IRQHandler+0x13a>
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d031      	beq.n	80074e6 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f000 f863 	bl	800754e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	695b      	ldr	r3, [r3, #20]
 800748e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007492:	2b00      	cmp	r3, #0
 8007494:	d023      	beq.n	80074de <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	695a      	ldr	r2, [r3, #20]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074a4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d013      	beq.n	80074d6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074b2:	4a21      	ldr	r2, [pc, #132]	; (8007538 <HAL_UART_IRQHandler+0x1f0>)
 80074b4:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074ba:	4618      	mov	r0, r3
 80074bc:	f7fd ff94 	bl	80053e8 <HAL_DMA_Abort_IT>
 80074c0:	4603      	mov	r3, r0
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d016      	beq.n	80074f4 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074cc:	687a      	ldr	r2, [r7, #4]
 80074ce:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80074d0:	4610      	mov	r0, r2
 80074d2:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074d4:	e00e      	b.n	80074f4 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f7fc fae6 	bl	8003aa8 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074dc:	e00a      	b.n	80074f4 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f7fc fae2 	bl	8003aa8 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074e4:	e006      	b.n	80074f4 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f7fc fade 	bl	8003aa8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2200      	movs	r2, #0
 80074f0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80074f2:	e01d      	b.n	8007530 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074f4:	bf00      	nop
    return;
 80074f6:	e01b      	b.n	8007530 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80074f8:	69fb      	ldr	r3, [r7, #28]
 80074fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d008      	beq.n	8007514 <HAL_UART_IRQHandler+0x1cc>
 8007502:	69bb      	ldr	r3, [r7, #24]
 8007504:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007508:	2b00      	cmp	r3, #0
 800750a:	d003      	beq.n	8007514 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 f84f 	bl	80075b0 <UART_Transmit_IT>
    return;
 8007512:	e00e      	b.n	8007532 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007514:	69fb      	ldr	r3, [r7, #28]
 8007516:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800751a:	2b00      	cmp	r3, #0
 800751c:	d009      	beq.n	8007532 <HAL_UART_IRQHandler+0x1ea>
 800751e:	69bb      	ldr	r3, [r7, #24]
 8007520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007524:	2b00      	cmp	r3, #0
 8007526:	d004      	beq.n	8007532 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 f896 	bl	800765a <UART_EndTransmit_IT>
    return;
 800752e:	e000      	b.n	8007532 <HAL_UART_IRQHandler+0x1ea>
    return;
 8007530:	bf00      	nop
  }
}
 8007532:	3720      	adds	r7, #32
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}
 8007538:	08007589 	.word	0x08007589

0800753c <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800753c:	b480      	push	{r7}
 800753e:	b083      	sub	sp, #12
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8007544:	bf00      	nop
 8007546:	370c      	adds	r7, #12
 8007548:	46bd      	mov	sp, r7
 800754a:	bc80      	pop	{r7}
 800754c:	4770      	bx	lr

0800754e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800754e:	b480      	push	{r7}
 8007550:	b083      	sub	sp, #12
 8007552:	af00      	add	r7, sp, #0
 8007554:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	68da      	ldr	r2, [r3, #12]
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007564:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	695a      	ldr	r2, [r3, #20]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f022 0201 	bic.w	r2, r2, #1
 8007574:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2220      	movs	r2, #32
 800757a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800757e:	bf00      	nop
 8007580:	370c      	adds	r7, #12
 8007582:	46bd      	mov	sp, r7
 8007584:	bc80      	pop	{r7}
 8007586:	4770      	bx	lr

08007588 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b084      	sub	sp, #16
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007594:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2200      	movs	r2, #0
 800759a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2200      	movs	r2, #0
 80075a0:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80075a2:	68f8      	ldr	r0, [r7, #12]
 80075a4:	f7fc fa80 	bl	8003aa8 <HAL_UART_ErrorCallback>
}
 80075a8:	bf00      	nop
 80075aa:	3710      	adds	r7, #16
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}

080075b0 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b085      	sub	sp, #20
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	2b21      	cmp	r3, #33	; 0x21
 80075c2:	d144      	bne.n	800764e <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	689b      	ldr	r3, [r3, #8]
 80075c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075cc:	d11a      	bne.n	8007604 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6a1b      	ldr	r3, [r3, #32]
 80075d2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	881b      	ldrh	r3, [r3, #0]
 80075d8:	461a      	mov	r2, r3
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075e2:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	691b      	ldr	r3, [r3, #16]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d105      	bne.n	80075f8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6a1b      	ldr	r3, [r3, #32]
 80075f0:	1c9a      	adds	r2, r3, #2
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	621a      	str	r2, [r3, #32]
 80075f6:	e00e      	b.n	8007616 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6a1b      	ldr	r3, [r3, #32]
 80075fc:	1c5a      	adds	r2, r3, #1
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	621a      	str	r2, [r3, #32]
 8007602:	e008      	b.n	8007616 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6a1b      	ldr	r3, [r3, #32]
 8007608:	1c59      	adds	r1, r3, #1
 800760a:	687a      	ldr	r2, [r7, #4]
 800760c:	6211      	str	r1, [r2, #32]
 800760e:	781a      	ldrb	r2, [r3, #0]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800761a:	b29b      	uxth	r3, r3
 800761c:	3b01      	subs	r3, #1
 800761e:	b29b      	uxth	r3, r3
 8007620:	687a      	ldr	r2, [r7, #4]
 8007622:	4619      	mov	r1, r3
 8007624:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007626:	2b00      	cmp	r3, #0
 8007628:	d10f      	bne.n	800764a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68da      	ldr	r2, [r3, #12]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007638:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	68da      	ldr	r2, [r3, #12]
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007648:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800764a:	2300      	movs	r3, #0
 800764c:	e000      	b.n	8007650 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800764e:	2302      	movs	r3, #2
  }
}
 8007650:	4618      	mov	r0, r3
 8007652:	3714      	adds	r7, #20
 8007654:	46bd      	mov	sp, r7
 8007656:	bc80      	pop	{r7}
 8007658:	4770      	bx	lr

0800765a <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800765a:	b580      	push	{r7, lr}
 800765c:	b082      	sub	sp, #8
 800765e:	af00      	add	r7, sp, #0
 8007660:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	68da      	ldr	r2, [r3, #12]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007670:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2220      	movs	r2, #32
 8007676:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f7ff ff5e 	bl	800753c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8007680:	2300      	movs	r3, #0
}
 8007682:	4618      	mov	r0, r3
 8007684:	3708      	adds	r7, #8
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}

0800768a <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800768a:	b580      	push	{r7, lr}
 800768c:	b084      	sub	sp, #16
 800768e:	af00      	add	r7, sp, #0
 8007690:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007698:	b2db      	uxtb	r3, r3
 800769a:	2b22      	cmp	r3, #34	; 0x22
 800769c:	d171      	bne.n	8007782 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076a6:	d123      	bne.n	80076f0 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076ac:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	691b      	ldr	r3, [r3, #16]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d10e      	bne.n	80076d4 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	b29b      	uxth	r3, r3
 80076be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076c2:	b29a      	uxth	r2, r3
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076cc:	1c9a      	adds	r2, r3, #2
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	629a      	str	r2, [r3, #40]	; 0x28
 80076d2:	e029      	b.n	8007728 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	b29b      	uxth	r3, r3
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	b29a      	uxth	r2, r3
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076e8:	1c5a      	adds	r2, r3, #1
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	629a      	str	r2, [r3, #40]	; 0x28
 80076ee:	e01b      	b.n	8007728 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	691b      	ldr	r3, [r3, #16]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d10a      	bne.n	800770e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	6858      	ldr	r0, [r3, #4]
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007702:	1c59      	adds	r1, r3, #1
 8007704:	687a      	ldr	r2, [r7, #4]
 8007706:	6291      	str	r1, [r2, #40]	; 0x28
 8007708:	b2c2      	uxtb	r2, r0
 800770a:	701a      	strb	r2, [r3, #0]
 800770c:	e00c      	b.n	8007728 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	b2da      	uxtb	r2, r3
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800771a:	1c58      	adds	r0, r3, #1
 800771c:	6879      	ldr	r1, [r7, #4]
 800771e:	6288      	str	r0, [r1, #40]	; 0x28
 8007720:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007724:	b2d2      	uxtb	r2, r2
 8007726:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800772c:	b29b      	uxth	r3, r3
 800772e:	3b01      	subs	r3, #1
 8007730:	b29b      	uxth	r3, r3
 8007732:	687a      	ldr	r2, [r7, #4]
 8007734:	4619      	mov	r1, r3
 8007736:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007738:	2b00      	cmp	r3, #0
 800773a:	d120      	bne.n	800777e <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	68da      	ldr	r2, [r3, #12]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f022 0220 	bic.w	r2, r2, #32
 800774a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	68da      	ldr	r2, [r3, #12]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800775a:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	695a      	ldr	r2, [r3, #20]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f022 0201 	bic.w	r2, r2, #1
 800776a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2220      	movs	r2, #32
 8007770:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f7fc f86d 	bl	8003854 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800777a:	2300      	movs	r3, #0
 800777c:	e002      	b.n	8007784 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800777e:	2300      	movs	r3, #0
 8007780:	e000      	b.n	8007784 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8007782:	2302      	movs	r3, #2
  }
}
 8007784:	4618      	mov	r0, r3
 8007786:	3710      	adds	r7, #16
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}

0800778c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800778c:	b5b0      	push	{r4, r5, r7, lr}
 800778e:	b084      	sub	sp, #16
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8007794:	2300      	movs	r3, #0
 8007796:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	691b      	ldr	r3, [r3, #16]
 800779e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	68da      	ldr	r2, [r3, #12]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	430a      	orrs	r2, r1
 80077ac:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	689a      	ldr	r2, [r3, #8]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	691b      	ldr	r3, [r3, #16]
 80077b6:	431a      	orrs	r2, r3
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	695b      	ldr	r3, [r3, #20]
 80077bc:	4313      	orrs	r3, r2
 80077be:	68fa      	ldr	r2, [r7, #12]
 80077c0:	4313      	orrs	r3, r2
 80077c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	68db      	ldr	r3, [r3, #12]
 80077ca:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80077ce:	f023 030c 	bic.w	r3, r3, #12
 80077d2:	687a      	ldr	r2, [r7, #4]
 80077d4:	6812      	ldr	r2, [r2, #0]
 80077d6:	68f9      	ldr	r1, [r7, #12]
 80077d8:	430b      	orrs	r3, r1
 80077da:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	695b      	ldr	r3, [r3, #20]
 80077e2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	699a      	ldr	r2, [r3, #24]
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	430a      	orrs	r2, r1
 80077f0:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	4a6f      	ldr	r2, [pc, #444]	; (80079b4 <UART_SetConfig+0x228>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d16b      	bne.n	80078d4 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80077fc:	f7fe fd3a 	bl	8006274 <HAL_RCC_GetPCLK2Freq>
 8007800:	4602      	mov	r2, r0
 8007802:	4613      	mov	r3, r2
 8007804:	009b      	lsls	r3, r3, #2
 8007806:	4413      	add	r3, r2
 8007808:	009a      	lsls	r2, r3, #2
 800780a:	441a      	add	r2, r3
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	009b      	lsls	r3, r3, #2
 8007812:	fbb2 f3f3 	udiv	r3, r2, r3
 8007816:	4a68      	ldr	r2, [pc, #416]	; (80079b8 <UART_SetConfig+0x22c>)
 8007818:	fba2 2303 	umull	r2, r3, r2, r3
 800781c:	095b      	lsrs	r3, r3, #5
 800781e:	011c      	lsls	r4, r3, #4
 8007820:	f7fe fd28 	bl	8006274 <HAL_RCC_GetPCLK2Freq>
 8007824:	4602      	mov	r2, r0
 8007826:	4613      	mov	r3, r2
 8007828:	009b      	lsls	r3, r3, #2
 800782a:	4413      	add	r3, r2
 800782c:	009a      	lsls	r2, r3, #2
 800782e:	441a      	add	r2, r3
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	009b      	lsls	r3, r3, #2
 8007836:	fbb2 f5f3 	udiv	r5, r2, r3
 800783a:	f7fe fd1b 	bl	8006274 <HAL_RCC_GetPCLK2Freq>
 800783e:	4602      	mov	r2, r0
 8007840:	4613      	mov	r3, r2
 8007842:	009b      	lsls	r3, r3, #2
 8007844:	4413      	add	r3, r2
 8007846:	009a      	lsls	r2, r3, #2
 8007848:	441a      	add	r2, r3
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	009b      	lsls	r3, r3, #2
 8007850:	fbb2 f3f3 	udiv	r3, r2, r3
 8007854:	4a58      	ldr	r2, [pc, #352]	; (80079b8 <UART_SetConfig+0x22c>)
 8007856:	fba2 2303 	umull	r2, r3, r2, r3
 800785a:	095b      	lsrs	r3, r3, #5
 800785c:	2264      	movs	r2, #100	; 0x64
 800785e:	fb02 f303 	mul.w	r3, r2, r3
 8007862:	1aeb      	subs	r3, r5, r3
 8007864:	011b      	lsls	r3, r3, #4
 8007866:	3332      	adds	r3, #50	; 0x32
 8007868:	4a53      	ldr	r2, [pc, #332]	; (80079b8 <UART_SetConfig+0x22c>)
 800786a:	fba2 2303 	umull	r2, r3, r2, r3
 800786e:	095b      	lsrs	r3, r3, #5
 8007870:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007874:	441c      	add	r4, r3
 8007876:	f7fe fcfd 	bl	8006274 <HAL_RCC_GetPCLK2Freq>
 800787a:	4602      	mov	r2, r0
 800787c:	4613      	mov	r3, r2
 800787e:	009b      	lsls	r3, r3, #2
 8007880:	4413      	add	r3, r2
 8007882:	009a      	lsls	r2, r3, #2
 8007884:	441a      	add	r2, r3
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	009b      	lsls	r3, r3, #2
 800788c:	fbb2 f5f3 	udiv	r5, r2, r3
 8007890:	f7fe fcf0 	bl	8006274 <HAL_RCC_GetPCLK2Freq>
 8007894:	4602      	mov	r2, r0
 8007896:	4613      	mov	r3, r2
 8007898:	009b      	lsls	r3, r3, #2
 800789a:	4413      	add	r3, r2
 800789c:	009a      	lsls	r2, r3, #2
 800789e:	441a      	add	r2, r3
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80078aa:	4a43      	ldr	r2, [pc, #268]	; (80079b8 <UART_SetConfig+0x22c>)
 80078ac:	fba2 2303 	umull	r2, r3, r2, r3
 80078b0:	095b      	lsrs	r3, r3, #5
 80078b2:	2264      	movs	r2, #100	; 0x64
 80078b4:	fb02 f303 	mul.w	r3, r2, r3
 80078b8:	1aeb      	subs	r3, r5, r3
 80078ba:	011b      	lsls	r3, r3, #4
 80078bc:	3332      	adds	r3, #50	; 0x32
 80078be:	4a3e      	ldr	r2, [pc, #248]	; (80079b8 <UART_SetConfig+0x22c>)
 80078c0:	fba2 2303 	umull	r2, r3, r2, r3
 80078c4:	095b      	lsrs	r3, r3, #5
 80078c6:	f003 020f 	and.w	r2, r3, #15
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4422      	add	r2, r4
 80078d0:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80078d2:	e06a      	b.n	80079aa <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80078d4:	f7fe fcba 	bl	800624c <HAL_RCC_GetPCLK1Freq>
 80078d8:	4602      	mov	r2, r0
 80078da:	4613      	mov	r3, r2
 80078dc:	009b      	lsls	r3, r3, #2
 80078de:	4413      	add	r3, r2
 80078e0:	009a      	lsls	r2, r3, #2
 80078e2:	441a      	add	r2, r3
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	009b      	lsls	r3, r3, #2
 80078ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80078ee:	4a32      	ldr	r2, [pc, #200]	; (80079b8 <UART_SetConfig+0x22c>)
 80078f0:	fba2 2303 	umull	r2, r3, r2, r3
 80078f4:	095b      	lsrs	r3, r3, #5
 80078f6:	011c      	lsls	r4, r3, #4
 80078f8:	f7fe fca8 	bl	800624c <HAL_RCC_GetPCLK1Freq>
 80078fc:	4602      	mov	r2, r0
 80078fe:	4613      	mov	r3, r2
 8007900:	009b      	lsls	r3, r3, #2
 8007902:	4413      	add	r3, r2
 8007904:	009a      	lsls	r2, r3, #2
 8007906:	441a      	add	r2, r3
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	685b      	ldr	r3, [r3, #4]
 800790c:	009b      	lsls	r3, r3, #2
 800790e:	fbb2 f5f3 	udiv	r5, r2, r3
 8007912:	f7fe fc9b 	bl	800624c <HAL_RCC_GetPCLK1Freq>
 8007916:	4602      	mov	r2, r0
 8007918:	4613      	mov	r3, r2
 800791a:	009b      	lsls	r3, r3, #2
 800791c:	4413      	add	r3, r2
 800791e:	009a      	lsls	r2, r3, #2
 8007920:	441a      	add	r2, r3
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	009b      	lsls	r3, r3, #2
 8007928:	fbb2 f3f3 	udiv	r3, r2, r3
 800792c:	4a22      	ldr	r2, [pc, #136]	; (80079b8 <UART_SetConfig+0x22c>)
 800792e:	fba2 2303 	umull	r2, r3, r2, r3
 8007932:	095b      	lsrs	r3, r3, #5
 8007934:	2264      	movs	r2, #100	; 0x64
 8007936:	fb02 f303 	mul.w	r3, r2, r3
 800793a:	1aeb      	subs	r3, r5, r3
 800793c:	011b      	lsls	r3, r3, #4
 800793e:	3332      	adds	r3, #50	; 0x32
 8007940:	4a1d      	ldr	r2, [pc, #116]	; (80079b8 <UART_SetConfig+0x22c>)
 8007942:	fba2 2303 	umull	r2, r3, r2, r3
 8007946:	095b      	lsrs	r3, r3, #5
 8007948:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800794c:	441c      	add	r4, r3
 800794e:	f7fe fc7d 	bl	800624c <HAL_RCC_GetPCLK1Freq>
 8007952:	4602      	mov	r2, r0
 8007954:	4613      	mov	r3, r2
 8007956:	009b      	lsls	r3, r3, #2
 8007958:	4413      	add	r3, r2
 800795a:	009a      	lsls	r2, r3, #2
 800795c:	441a      	add	r2, r3
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	685b      	ldr	r3, [r3, #4]
 8007962:	009b      	lsls	r3, r3, #2
 8007964:	fbb2 f5f3 	udiv	r5, r2, r3
 8007968:	f7fe fc70 	bl	800624c <HAL_RCC_GetPCLK1Freq>
 800796c:	4602      	mov	r2, r0
 800796e:	4613      	mov	r3, r2
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	4413      	add	r3, r2
 8007974:	009a      	lsls	r2, r3, #2
 8007976:	441a      	add	r2, r3
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	009b      	lsls	r3, r3, #2
 800797e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007982:	4a0d      	ldr	r2, [pc, #52]	; (80079b8 <UART_SetConfig+0x22c>)
 8007984:	fba2 2303 	umull	r2, r3, r2, r3
 8007988:	095b      	lsrs	r3, r3, #5
 800798a:	2264      	movs	r2, #100	; 0x64
 800798c:	fb02 f303 	mul.w	r3, r2, r3
 8007990:	1aeb      	subs	r3, r5, r3
 8007992:	011b      	lsls	r3, r3, #4
 8007994:	3332      	adds	r3, #50	; 0x32
 8007996:	4a08      	ldr	r2, [pc, #32]	; (80079b8 <UART_SetConfig+0x22c>)
 8007998:	fba2 2303 	umull	r2, r3, r2, r3
 800799c:	095b      	lsrs	r3, r3, #5
 800799e:	f003 020f 	and.w	r2, r3, #15
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4422      	add	r2, r4
 80079a8:	609a      	str	r2, [r3, #8]
}
 80079aa:	bf00      	nop
 80079ac:	3710      	adds	r7, #16
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bdb0      	pop	{r4, r5, r7, pc}
 80079b2:	bf00      	nop
 80079b4:	40013800 	.word	0x40013800
 80079b8:	51eb851f 	.word	0x51eb851f

080079bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80079bc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80079be:	e003      	b.n	80079c8 <LoopCopyDataInit>

080079c0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80079c0:	4b12      	ldr	r3, [pc, #72]	; (8007a0c <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 80079c2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80079c4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80079c6:	3104      	adds	r1, #4

080079c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80079c8:	4811      	ldr	r0, [pc, #68]	; (8007a10 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 80079ca:	4b12      	ldr	r3, [pc, #72]	; (8007a14 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 80079cc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80079ce:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80079d0:	d3f6      	bcc.n	80079c0 <CopyDataInit>
  ldr r2, =_sbss
 80079d2:	4a11      	ldr	r2, [pc, #68]	; (8007a18 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 80079d4:	e002      	b.n	80079dc <LoopFillZerobss>

080079d6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80079d6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80079d8:	f842 3b04 	str.w	r3, [r2], #4

080079dc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80079dc:	4b0f      	ldr	r3, [pc, #60]	; (8007a1c <LoopPaintStack+0x30>)
  cmp r2, r3
 80079de:	429a      	cmp	r2, r3
  bcc FillZerobss
 80079e0:	d3f9      	bcc.n	80079d6 <FillZerobss>

  ldr r3, =0x55555555
 80079e2:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 80079e6:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 80079ea:	4a0c      	ldr	r2, [pc, #48]	; (8007a1c <LoopPaintStack+0x30>)

080079ec <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 80079ec:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 80079f0:	4594      	cmp	ip, r2
	bne LoopPaintStack
 80079f2:	d1fb      	bne.n	80079ec <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80079f4:	f7fc f9f4 	bl	8003de0 <SystemInit>
    bl  SystemCoreClockUpdate
 80079f8:	f7fc fa26 	bl	8003e48 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 80079fc:	f7fb f86a 	bl	8002ad4 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8007a00:	f000 f816 	bl	8007a30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8007a04:	f7f9 fbae 	bl	8001164 <main>
  b Infinite_Loop
 8007a08:	f000 b80a 	b.w	8007a20 <Default_Handler>
  ldr r3, =_sidata
 8007a0c:	08016ca0 	.word	0x08016ca0
  ldr r0, =_sdata
 8007a10:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8007a14:	200009e0 	.word	0x200009e0
  ldr r2, =_sbss
 8007a18:	200009e0 	.word	0x200009e0
  ldr r3, = _ebss
 8007a1c:	20001a70 	.word	0x20001a70

08007a20 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8007a20:	e7fe      	b.n	8007a20 <Default_Handler>
	...

08007a24 <__errno>:
 8007a24:	4b01      	ldr	r3, [pc, #4]	; (8007a2c <__errno+0x8>)
 8007a26:	6818      	ldr	r0, [r3, #0]
 8007a28:	4770      	bx	lr
 8007a2a:	bf00      	nop
 8007a2c:	20000034 	.word	0x20000034

08007a30 <__libc_init_array>:
 8007a30:	b570      	push	{r4, r5, r6, lr}
 8007a32:	2600      	movs	r6, #0
 8007a34:	4d0c      	ldr	r5, [pc, #48]	; (8007a68 <__libc_init_array+0x38>)
 8007a36:	4c0d      	ldr	r4, [pc, #52]	; (8007a6c <__libc_init_array+0x3c>)
 8007a38:	1b64      	subs	r4, r4, r5
 8007a3a:	10a4      	asrs	r4, r4, #2
 8007a3c:	42a6      	cmp	r6, r4
 8007a3e:	d109      	bne.n	8007a54 <__libc_init_array+0x24>
 8007a40:	f006 f8fa 	bl	800dc38 <_init>
 8007a44:	2600      	movs	r6, #0
 8007a46:	4d0a      	ldr	r5, [pc, #40]	; (8007a70 <__libc_init_array+0x40>)
 8007a48:	4c0a      	ldr	r4, [pc, #40]	; (8007a74 <__libc_init_array+0x44>)
 8007a4a:	1b64      	subs	r4, r4, r5
 8007a4c:	10a4      	asrs	r4, r4, #2
 8007a4e:	42a6      	cmp	r6, r4
 8007a50:	d105      	bne.n	8007a5e <__libc_init_array+0x2e>
 8007a52:	bd70      	pop	{r4, r5, r6, pc}
 8007a54:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a58:	4798      	blx	r3
 8007a5a:	3601      	adds	r6, #1
 8007a5c:	e7ee      	b.n	8007a3c <__libc_init_array+0xc>
 8007a5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a62:	4798      	blx	r3
 8007a64:	3601      	adds	r6, #1
 8007a66:	e7f2      	b.n	8007a4e <__libc_init_array+0x1e>
 8007a68:	08016c94 	.word	0x08016c94
 8007a6c:	08016c94 	.word	0x08016c94
 8007a70:	08016c94 	.word	0x08016c94
 8007a74:	08016c9c 	.word	0x08016c9c

08007a78 <malloc>:
 8007a78:	4b02      	ldr	r3, [pc, #8]	; (8007a84 <malloc+0xc>)
 8007a7a:	4601      	mov	r1, r0
 8007a7c:	6818      	ldr	r0, [r3, #0]
 8007a7e:	f000 b803 	b.w	8007a88 <_malloc_r>
 8007a82:	bf00      	nop
 8007a84:	20000034 	.word	0x20000034

08007a88 <_malloc_r>:
 8007a88:	f101 030b 	add.w	r3, r1, #11
 8007a8c:	2b16      	cmp	r3, #22
 8007a8e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a92:	4605      	mov	r5, r0
 8007a94:	d906      	bls.n	8007aa4 <_malloc_r+0x1c>
 8007a96:	f033 0707 	bics.w	r7, r3, #7
 8007a9a:	d504      	bpl.n	8007aa6 <_malloc_r+0x1e>
 8007a9c:	230c      	movs	r3, #12
 8007a9e:	602b      	str	r3, [r5, #0]
 8007aa0:	2400      	movs	r4, #0
 8007aa2:	e1ae      	b.n	8007e02 <_malloc_r+0x37a>
 8007aa4:	2710      	movs	r7, #16
 8007aa6:	42b9      	cmp	r1, r7
 8007aa8:	d8f8      	bhi.n	8007a9c <_malloc_r+0x14>
 8007aaa:	4628      	mov	r0, r5
 8007aac:	f000 fa36 	bl	8007f1c <__malloc_lock>
 8007ab0:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8007ab4:	4ec3      	ldr	r6, [pc, #780]	; (8007dc4 <_malloc_r+0x33c>)
 8007ab6:	d238      	bcs.n	8007b2a <_malloc_r+0xa2>
 8007ab8:	f107 0208 	add.w	r2, r7, #8
 8007abc:	4432      	add	r2, r6
 8007abe:	6854      	ldr	r4, [r2, #4]
 8007ac0:	f1a2 0108 	sub.w	r1, r2, #8
 8007ac4:	428c      	cmp	r4, r1
 8007ac6:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8007aca:	d102      	bne.n	8007ad2 <_malloc_r+0x4a>
 8007acc:	68d4      	ldr	r4, [r2, #12]
 8007ace:	42a2      	cmp	r2, r4
 8007ad0:	d010      	beq.n	8007af4 <_malloc_r+0x6c>
 8007ad2:	6863      	ldr	r3, [r4, #4]
 8007ad4:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8007ad8:	f023 0303 	bic.w	r3, r3, #3
 8007adc:	60ca      	str	r2, [r1, #12]
 8007ade:	4423      	add	r3, r4
 8007ae0:	6091      	str	r1, [r2, #8]
 8007ae2:	685a      	ldr	r2, [r3, #4]
 8007ae4:	f042 0201 	orr.w	r2, r2, #1
 8007ae8:	605a      	str	r2, [r3, #4]
 8007aea:	4628      	mov	r0, r5
 8007aec:	f000 fa1c 	bl	8007f28 <__malloc_unlock>
 8007af0:	3408      	adds	r4, #8
 8007af2:	e186      	b.n	8007e02 <_malloc_r+0x37a>
 8007af4:	3302      	adds	r3, #2
 8007af6:	4ab4      	ldr	r2, [pc, #720]	; (8007dc8 <_malloc_r+0x340>)
 8007af8:	6934      	ldr	r4, [r6, #16]
 8007afa:	4611      	mov	r1, r2
 8007afc:	4294      	cmp	r4, r2
 8007afe:	d077      	beq.n	8007bf0 <_malloc_r+0x168>
 8007b00:	6860      	ldr	r0, [r4, #4]
 8007b02:	f020 0c03 	bic.w	ip, r0, #3
 8007b06:	ebac 0007 	sub.w	r0, ip, r7
 8007b0a:	280f      	cmp	r0, #15
 8007b0c:	dd48      	ble.n	8007ba0 <_malloc_r+0x118>
 8007b0e:	19e1      	adds	r1, r4, r7
 8007b10:	f040 0301 	orr.w	r3, r0, #1
 8007b14:	f047 0701 	orr.w	r7, r7, #1
 8007b18:	6067      	str	r7, [r4, #4]
 8007b1a:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8007b1e:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8007b22:	604b      	str	r3, [r1, #4]
 8007b24:	f844 000c 	str.w	r0, [r4, ip]
 8007b28:	e7df      	b.n	8007aea <_malloc_r+0x62>
 8007b2a:	0a7b      	lsrs	r3, r7, #9
 8007b2c:	d02a      	beq.n	8007b84 <_malloc_r+0xfc>
 8007b2e:	2b04      	cmp	r3, #4
 8007b30:	d812      	bhi.n	8007b58 <_malloc_r+0xd0>
 8007b32:	09bb      	lsrs	r3, r7, #6
 8007b34:	3338      	adds	r3, #56	; 0x38
 8007b36:	1c5a      	adds	r2, r3, #1
 8007b38:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8007b3c:	6854      	ldr	r4, [r2, #4]
 8007b3e:	f1a2 0c08 	sub.w	ip, r2, #8
 8007b42:	4564      	cmp	r4, ip
 8007b44:	d006      	beq.n	8007b54 <_malloc_r+0xcc>
 8007b46:	6862      	ldr	r2, [r4, #4]
 8007b48:	f022 0203 	bic.w	r2, r2, #3
 8007b4c:	1bd0      	subs	r0, r2, r7
 8007b4e:	280f      	cmp	r0, #15
 8007b50:	dd1c      	ble.n	8007b8c <_malloc_r+0x104>
 8007b52:	3b01      	subs	r3, #1
 8007b54:	3301      	adds	r3, #1
 8007b56:	e7ce      	b.n	8007af6 <_malloc_r+0x6e>
 8007b58:	2b14      	cmp	r3, #20
 8007b5a:	d801      	bhi.n	8007b60 <_malloc_r+0xd8>
 8007b5c:	335b      	adds	r3, #91	; 0x5b
 8007b5e:	e7ea      	b.n	8007b36 <_malloc_r+0xae>
 8007b60:	2b54      	cmp	r3, #84	; 0x54
 8007b62:	d802      	bhi.n	8007b6a <_malloc_r+0xe2>
 8007b64:	0b3b      	lsrs	r3, r7, #12
 8007b66:	336e      	adds	r3, #110	; 0x6e
 8007b68:	e7e5      	b.n	8007b36 <_malloc_r+0xae>
 8007b6a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8007b6e:	d802      	bhi.n	8007b76 <_malloc_r+0xee>
 8007b70:	0bfb      	lsrs	r3, r7, #15
 8007b72:	3377      	adds	r3, #119	; 0x77
 8007b74:	e7df      	b.n	8007b36 <_malloc_r+0xae>
 8007b76:	f240 5254 	movw	r2, #1364	; 0x554
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d804      	bhi.n	8007b88 <_malloc_r+0x100>
 8007b7e:	0cbb      	lsrs	r3, r7, #18
 8007b80:	337c      	adds	r3, #124	; 0x7c
 8007b82:	e7d8      	b.n	8007b36 <_malloc_r+0xae>
 8007b84:	233f      	movs	r3, #63	; 0x3f
 8007b86:	e7d6      	b.n	8007b36 <_malloc_r+0xae>
 8007b88:	237e      	movs	r3, #126	; 0x7e
 8007b8a:	e7d4      	b.n	8007b36 <_malloc_r+0xae>
 8007b8c:	2800      	cmp	r0, #0
 8007b8e:	68e1      	ldr	r1, [r4, #12]
 8007b90:	db04      	blt.n	8007b9c <_malloc_r+0x114>
 8007b92:	68a3      	ldr	r3, [r4, #8]
 8007b94:	60d9      	str	r1, [r3, #12]
 8007b96:	608b      	str	r3, [r1, #8]
 8007b98:	18a3      	adds	r3, r4, r2
 8007b9a:	e7a2      	b.n	8007ae2 <_malloc_r+0x5a>
 8007b9c:	460c      	mov	r4, r1
 8007b9e:	e7d0      	b.n	8007b42 <_malloc_r+0xba>
 8007ba0:	2800      	cmp	r0, #0
 8007ba2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8007ba6:	db07      	blt.n	8007bb8 <_malloc_r+0x130>
 8007ba8:	44a4      	add	ip, r4
 8007baa:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8007bae:	f043 0301 	orr.w	r3, r3, #1
 8007bb2:	f8cc 3004 	str.w	r3, [ip, #4]
 8007bb6:	e798      	b.n	8007aea <_malloc_r+0x62>
 8007bb8:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8007bbc:	6870      	ldr	r0, [r6, #4]
 8007bbe:	f080 809e 	bcs.w	8007cfe <_malloc_r+0x276>
 8007bc2:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8007bc6:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8007bca:	f04f 0c01 	mov.w	ip, #1
 8007bce:	fa0c fc0e 	lsl.w	ip, ip, lr
 8007bd2:	ea4c 0000 	orr.w	r0, ip, r0
 8007bd6:	3201      	adds	r2, #1
 8007bd8:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8007bdc:	6070      	str	r0, [r6, #4]
 8007bde:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8007be2:	3808      	subs	r0, #8
 8007be4:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8007be8:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8007bec:	f8cc 400c 	str.w	r4, [ip, #12]
 8007bf0:	2001      	movs	r0, #1
 8007bf2:	109a      	asrs	r2, r3, #2
 8007bf4:	fa00 f202 	lsl.w	r2, r0, r2
 8007bf8:	6870      	ldr	r0, [r6, #4]
 8007bfa:	4290      	cmp	r0, r2
 8007bfc:	d326      	bcc.n	8007c4c <_malloc_r+0x1c4>
 8007bfe:	4210      	tst	r0, r2
 8007c00:	d106      	bne.n	8007c10 <_malloc_r+0x188>
 8007c02:	f023 0303 	bic.w	r3, r3, #3
 8007c06:	0052      	lsls	r2, r2, #1
 8007c08:	4210      	tst	r0, r2
 8007c0a:	f103 0304 	add.w	r3, r3, #4
 8007c0e:	d0fa      	beq.n	8007c06 <_malloc_r+0x17e>
 8007c10:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8007c14:	46c1      	mov	r9, r8
 8007c16:	469e      	mov	lr, r3
 8007c18:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8007c1c:	454c      	cmp	r4, r9
 8007c1e:	f040 80b3 	bne.w	8007d88 <_malloc_r+0x300>
 8007c22:	f10e 0e01 	add.w	lr, lr, #1
 8007c26:	f01e 0f03 	tst.w	lr, #3
 8007c2a:	f109 0908 	add.w	r9, r9, #8
 8007c2e:	d1f3      	bne.n	8007c18 <_malloc_r+0x190>
 8007c30:	0798      	lsls	r0, r3, #30
 8007c32:	f040 80ec 	bne.w	8007e0e <_malloc_r+0x386>
 8007c36:	6873      	ldr	r3, [r6, #4]
 8007c38:	ea23 0302 	bic.w	r3, r3, r2
 8007c3c:	6073      	str	r3, [r6, #4]
 8007c3e:	6870      	ldr	r0, [r6, #4]
 8007c40:	0052      	lsls	r2, r2, #1
 8007c42:	4290      	cmp	r0, r2
 8007c44:	d302      	bcc.n	8007c4c <_malloc_r+0x1c4>
 8007c46:	2a00      	cmp	r2, #0
 8007c48:	f040 80ed 	bne.w	8007e26 <_malloc_r+0x39e>
 8007c4c:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8007c50:	f8db 1004 	ldr.w	r1, [fp, #4]
 8007c54:	f021 0903 	bic.w	r9, r1, #3
 8007c58:	45b9      	cmp	r9, r7
 8007c5a:	d304      	bcc.n	8007c66 <_malloc_r+0x1de>
 8007c5c:	eba9 0207 	sub.w	r2, r9, r7
 8007c60:	2a0f      	cmp	r2, #15
 8007c62:	f300 8148 	bgt.w	8007ef6 <_malloc_r+0x46e>
 8007c66:	4a59      	ldr	r2, [pc, #356]	; (8007dcc <_malloc_r+0x344>)
 8007c68:	eb0b 0309 	add.w	r3, fp, r9
 8007c6c:	6811      	ldr	r1, [r2, #0]
 8007c6e:	2008      	movs	r0, #8
 8007c70:	3110      	adds	r1, #16
 8007c72:	4439      	add	r1, r7
 8007c74:	9301      	str	r3, [sp, #4]
 8007c76:	9100      	str	r1, [sp, #0]
 8007c78:	f001 fbfc 	bl	8009474 <sysconf>
 8007c7c:	e9dd 1300 	ldrd	r1, r3, [sp]
 8007c80:	4680      	mov	r8, r0
 8007c82:	4a53      	ldr	r2, [pc, #332]	; (8007dd0 <_malloc_r+0x348>)
 8007c84:	6810      	ldr	r0, [r2, #0]
 8007c86:	3001      	adds	r0, #1
 8007c88:	bf1f      	itttt	ne
 8007c8a:	f101 31ff 	addne.w	r1, r1, #4294967295
 8007c8e:	4441      	addne	r1, r8
 8007c90:	f1c8 0000 	rsbne	r0, r8, #0
 8007c94:	4001      	andne	r1, r0
 8007c96:	4628      	mov	r0, r5
 8007c98:	e9cd 1300 	strd	r1, r3, [sp]
 8007c9c:	f7fa ffb6 	bl	8002c0c <_sbrk_r>
 8007ca0:	1c42      	adds	r2, r0, #1
 8007ca2:	4604      	mov	r4, r0
 8007ca4:	f000 80fb 	beq.w	8007e9e <_malloc_r+0x416>
 8007ca8:	9b01      	ldr	r3, [sp, #4]
 8007caa:	9900      	ldr	r1, [sp, #0]
 8007cac:	4283      	cmp	r3, r0
 8007cae:	4a48      	ldr	r2, [pc, #288]	; (8007dd0 <_malloc_r+0x348>)
 8007cb0:	d902      	bls.n	8007cb8 <_malloc_r+0x230>
 8007cb2:	45b3      	cmp	fp, r6
 8007cb4:	f040 80f3 	bne.w	8007e9e <_malloc_r+0x416>
 8007cb8:	f8df a120 	ldr.w	sl, [pc, #288]	; 8007ddc <_malloc_r+0x354>
 8007cbc:	42a3      	cmp	r3, r4
 8007cbe:	f8da 0000 	ldr.w	r0, [sl]
 8007cc2:	f108 3cff 	add.w	ip, r8, #4294967295
 8007cc6:	eb00 0e01 	add.w	lr, r0, r1
 8007cca:	f8ca e000 	str.w	lr, [sl]
 8007cce:	f040 80ac 	bne.w	8007e2a <_malloc_r+0x3a2>
 8007cd2:	ea13 0f0c 	tst.w	r3, ip
 8007cd6:	f040 80a8 	bne.w	8007e2a <_malloc_r+0x3a2>
 8007cda:	68b3      	ldr	r3, [r6, #8]
 8007cdc:	4449      	add	r1, r9
 8007cde:	f041 0101 	orr.w	r1, r1, #1
 8007ce2:	6059      	str	r1, [r3, #4]
 8007ce4:	4a3b      	ldr	r2, [pc, #236]	; (8007dd4 <_malloc_r+0x34c>)
 8007ce6:	f8da 3000 	ldr.w	r3, [sl]
 8007cea:	6811      	ldr	r1, [r2, #0]
 8007cec:	428b      	cmp	r3, r1
 8007cee:	bf88      	it	hi
 8007cf0:	6013      	strhi	r3, [r2, #0]
 8007cf2:	4a39      	ldr	r2, [pc, #228]	; (8007dd8 <_malloc_r+0x350>)
 8007cf4:	6811      	ldr	r1, [r2, #0]
 8007cf6:	428b      	cmp	r3, r1
 8007cf8:	bf88      	it	hi
 8007cfa:	6013      	strhi	r3, [r2, #0]
 8007cfc:	e0cf      	b.n	8007e9e <_malloc_r+0x416>
 8007cfe:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8007d02:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8007d06:	d218      	bcs.n	8007d3a <_malloc_r+0x2b2>
 8007d08:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8007d0c:	3238      	adds	r2, #56	; 0x38
 8007d0e:	f102 0e01 	add.w	lr, r2, #1
 8007d12:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8007d16:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8007d1a:	45f0      	cmp	r8, lr
 8007d1c:	d12b      	bne.n	8007d76 <_malloc_r+0x2ee>
 8007d1e:	f04f 0c01 	mov.w	ip, #1
 8007d22:	1092      	asrs	r2, r2, #2
 8007d24:	fa0c f202 	lsl.w	r2, ip, r2
 8007d28:	4310      	orrs	r0, r2
 8007d2a:	6070      	str	r0, [r6, #4]
 8007d2c:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8007d30:	f8c8 4008 	str.w	r4, [r8, #8]
 8007d34:	f8ce 400c 	str.w	r4, [lr, #12]
 8007d38:	e75a      	b.n	8007bf0 <_malloc_r+0x168>
 8007d3a:	2a14      	cmp	r2, #20
 8007d3c:	d801      	bhi.n	8007d42 <_malloc_r+0x2ba>
 8007d3e:	325b      	adds	r2, #91	; 0x5b
 8007d40:	e7e5      	b.n	8007d0e <_malloc_r+0x286>
 8007d42:	2a54      	cmp	r2, #84	; 0x54
 8007d44:	d803      	bhi.n	8007d4e <_malloc_r+0x2c6>
 8007d46:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8007d4a:	326e      	adds	r2, #110	; 0x6e
 8007d4c:	e7df      	b.n	8007d0e <_malloc_r+0x286>
 8007d4e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007d52:	d803      	bhi.n	8007d5c <_malloc_r+0x2d4>
 8007d54:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8007d58:	3277      	adds	r2, #119	; 0x77
 8007d5a:	e7d8      	b.n	8007d0e <_malloc_r+0x286>
 8007d5c:	f240 5e54 	movw	lr, #1364	; 0x554
 8007d60:	4572      	cmp	r2, lr
 8007d62:	bf96      	itet	ls
 8007d64:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8007d68:	227e      	movhi	r2, #126	; 0x7e
 8007d6a:	327c      	addls	r2, #124	; 0x7c
 8007d6c:	e7cf      	b.n	8007d0e <_malloc_r+0x286>
 8007d6e:	f8de e008 	ldr.w	lr, [lr, #8]
 8007d72:	45f0      	cmp	r8, lr
 8007d74:	d005      	beq.n	8007d82 <_malloc_r+0x2fa>
 8007d76:	f8de 2004 	ldr.w	r2, [lr, #4]
 8007d7a:	f022 0203 	bic.w	r2, r2, #3
 8007d7e:	4562      	cmp	r2, ip
 8007d80:	d8f5      	bhi.n	8007d6e <_malloc_r+0x2e6>
 8007d82:	f8de 800c 	ldr.w	r8, [lr, #12]
 8007d86:	e7d1      	b.n	8007d2c <_malloc_r+0x2a4>
 8007d88:	6860      	ldr	r0, [r4, #4]
 8007d8a:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8007d8e:	f020 0003 	bic.w	r0, r0, #3
 8007d92:	eba0 0a07 	sub.w	sl, r0, r7
 8007d96:	f1ba 0f0f 	cmp.w	sl, #15
 8007d9a:	dd21      	ble.n	8007de0 <_malloc_r+0x358>
 8007d9c:	68a3      	ldr	r3, [r4, #8]
 8007d9e:	19e2      	adds	r2, r4, r7
 8007da0:	f047 0701 	orr.w	r7, r7, #1
 8007da4:	6067      	str	r7, [r4, #4]
 8007da6:	f8c3 c00c 	str.w	ip, [r3, #12]
 8007daa:	f8cc 3008 	str.w	r3, [ip, #8]
 8007dae:	f04a 0301 	orr.w	r3, sl, #1
 8007db2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8007db6:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8007dba:	6053      	str	r3, [r2, #4]
 8007dbc:	f844 a000 	str.w	sl, [r4, r0]
 8007dc0:	e693      	b.n	8007aea <_malloc_r+0x62>
 8007dc2:	bf00      	nop
 8007dc4:	20000460 	.word	0x20000460
 8007dc8:	20000468 	.word	0x20000468
 8007dcc:	200019a8 	.word	0x200019a8
 8007dd0:	20000868 	.word	0x20000868
 8007dd4:	200019a0 	.word	0x200019a0
 8007dd8:	200019a4 	.word	0x200019a4
 8007ddc:	20001978 	.word	0x20001978
 8007de0:	f1ba 0f00 	cmp.w	sl, #0
 8007de4:	db11      	blt.n	8007e0a <_malloc_r+0x382>
 8007de6:	4420      	add	r0, r4
 8007de8:	6843      	ldr	r3, [r0, #4]
 8007dea:	f043 0301 	orr.w	r3, r3, #1
 8007dee:	6043      	str	r3, [r0, #4]
 8007df0:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8007df4:	4628      	mov	r0, r5
 8007df6:	f8c3 c00c 	str.w	ip, [r3, #12]
 8007dfa:	f8cc 3008 	str.w	r3, [ip, #8]
 8007dfe:	f000 f893 	bl	8007f28 <__malloc_unlock>
 8007e02:	4620      	mov	r0, r4
 8007e04:	b003      	add	sp, #12
 8007e06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e0a:	4664      	mov	r4, ip
 8007e0c:	e706      	b.n	8007c1c <_malloc_r+0x194>
 8007e0e:	f858 0908 	ldr.w	r0, [r8], #-8
 8007e12:	3b01      	subs	r3, #1
 8007e14:	4540      	cmp	r0, r8
 8007e16:	f43f af0b 	beq.w	8007c30 <_malloc_r+0x1a8>
 8007e1a:	e710      	b.n	8007c3e <_malloc_r+0x1b6>
 8007e1c:	3304      	adds	r3, #4
 8007e1e:	0052      	lsls	r2, r2, #1
 8007e20:	4210      	tst	r0, r2
 8007e22:	d0fb      	beq.n	8007e1c <_malloc_r+0x394>
 8007e24:	e6f4      	b.n	8007c10 <_malloc_r+0x188>
 8007e26:	4673      	mov	r3, lr
 8007e28:	e7fa      	b.n	8007e20 <_malloc_r+0x398>
 8007e2a:	6810      	ldr	r0, [r2, #0]
 8007e2c:	3001      	adds	r0, #1
 8007e2e:	bf1b      	ittet	ne
 8007e30:	1ae3      	subne	r3, r4, r3
 8007e32:	4473      	addne	r3, lr
 8007e34:	6014      	streq	r4, [r2, #0]
 8007e36:	f8ca 3000 	strne.w	r3, [sl]
 8007e3a:	f014 0307 	ands.w	r3, r4, #7
 8007e3e:	bf0e      	itee	eq
 8007e40:	4618      	moveq	r0, r3
 8007e42:	f1c3 0008 	rsbne	r0, r3, #8
 8007e46:	1824      	addne	r4, r4, r0
 8007e48:	1862      	adds	r2, r4, r1
 8007e4a:	ea02 010c 	and.w	r1, r2, ip
 8007e4e:	4480      	add	r8, r0
 8007e50:	eba8 0801 	sub.w	r8, r8, r1
 8007e54:	ea08 080c 	and.w	r8, r8, ip
 8007e58:	4641      	mov	r1, r8
 8007e5a:	4628      	mov	r0, r5
 8007e5c:	9301      	str	r3, [sp, #4]
 8007e5e:	9200      	str	r2, [sp, #0]
 8007e60:	f7fa fed4 	bl	8002c0c <_sbrk_r>
 8007e64:	1c43      	adds	r3, r0, #1
 8007e66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e6a:	d105      	bne.n	8007e78 <_malloc_r+0x3f0>
 8007e6c:	b32b      	cbz	r3, 8007eba <_malloc_r+0x432>
 8007e6e:	f04f 0800 	mov.w	r8, #0
 8007e72:	f1a3 0008 	sub.w	r0, r3, #8
 8007e76:	4410      	add	r0, r2
 8007e78:	f8da 2000 	ldr.w	r2, [sl]
 8007e7c:	1b00      	subs	r0, r0, r4
 8007e7e:	4440      	add	r0, r8
 8007e80:	4442      	add	r2, r8
 8007e82:	f040 0001 	orr.w	r0, r0, #1
 8007e86:	45b3      	cmp	fp, r6
 8007e88:	60b4      	str	r4, [r6, #8]
 8007e8a:	f8ca 2000 	str.w	r2, [sl]
 8007e8e:	6060      	str	r0, [r4, #4]
 8007e90:	f43f af28 	beq.w	8007ce4 <_malloc_r+0x25c>
 8007e94:	f1b9 0f0f 	cmp.w	r9, #15
 8007e98:	d812      	bhi.n	8007ec0 <_malloc_r+0x438>
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	6063      	str	r3, [r4, #4]
 8007e9e:	68b3      	ldr	r3, [r6, #8]
 8007ea0:	685b      	ldr	r3, [r3, #4]
 8007ea2:	f023 0303 	bic.w	r3, r3, #3
 8007ea6:	42bb      	cmp	r3, r7
 8007ea8:	eba3 0207 	sub.w	r2, r3, r7
 8007eac:	d301      	bcc.n	8007eb2 <_malloc_r+0x42a>
 8007eae:	2a0f      	cmp	r2, #15
 8007eb0:	dc21      	bgt.n	8007ef6 <_malloc_r+0x46e>
 8007eb2:	4628      	mov	r0, r5
 8007eb4:	f000 f838 	bl	8007f28 <__malloc_unlock>
 8007eb8:	e5f2      	b.n	8007aa0 <_malloc_r+0x18>
 8007eba:	4610      	mov	r0, r2
 8007ebc:	4698      	mov	r8, r3
 8007ebe:	e7db      	b.n	8007e78 <_malloc_r+0x3f0>
 8007ec0:	2205      	movs	r2, #5
 8007ec2:	f8db 3004 	ldr.w	r3, [fp, #4]
 8007ec6:	f1a9 090c 	sub.w	r9, r9, #12
 8007eca:	f029 0907 	bic.w	r9, r9, #7
 8007ece:	f003 0301 	and.w	r3, r3, #1
 8007ed2:	ea43 0309 	orr.w	r3, r3, r9
 8007ed6:	f8cb 3004 	str.w	r3, [fp, #4]
 8007eda:	f1b9 0f0f 	cmp.w	r9, #15
 8007ede:	eb0b 0309 	add.w	r3, fp, r9
 8007ee2:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8007ee6:	f67f aefd 	bls.w	8007ce4 <_malloc_r+0x25c>
 8007eea:	4628      	mov	r0, r5
 8007eec:	f10b 0108 	add.w	r1, fp, #8
 8007ef0:	f003 fda6 	bl	800ba40 <_free_r>
 8007ef4:	e6f6      	b.n	8007ce4 <_malloc_r+0x25c>
 8007ef6:	68b4      	ldr	r4, [r6, #8]
 8007ef8:	f047 0301 	orr.w	r3, r7, #1
 8007efc:	f042 0201 	orr.w	r2, r2, #1
 8007f00:	4427      	add	r7, r4
 8007f02:	6063      	str	r3, [r4, #4]
 8007f04:	60b7      	str	r7, [r6, #8]
 8007f06:	607a      	str	r2, [r7, #4]
 8007f08:	e5ef      	b.n	8007aea <_malloc_r+0x62>
 8007f0a:	bf00      	nop

08007f0c <memset>:
 8007f0c:	4603      	mov	r3, r0
 8007f0e:	4402      	add	r2, r0
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d100      	bne.n	8007f16 <memset+0xa>
 8007f14:	4770      	bx	lr
 8007f16:	f803 1b01 	strb.w	r1, [r3], #1
 8007f1a:	e7f9      	b.n	8007f10 <memset+0x4>

08007f1c <__malloc_lock>:
 8007f1c:	4801      	ldr	r0, [pc, #4]	; (8007f24 <__malloc_lock+0x8>)
 8007f1e:	f003 bfbf 	b.w	800bea0 <__retarget_lock_acquire_recursive>
 8007f22:	bf00      	nop
 8007f24:	20001a64 	.word	0x20001a64

08007f28 <__malloc_unlock>:
 8007f28:	4801      	ldr	r0, [pc, #4]	; (8007f30 <__malloc_unlock+0x8>)
 8007f2a:	f003 bfba 	b.w	800bea2 <__retarget_lock_release_recursive>
 8007f2e:	bf00      	nop
 8007f30:	20001a64 	.word	0x20001a64

08007f34 <printf>:
 8007f34:	b40f      	push	{r0, r1, r2, r3}
 8007f36:	b507      	push	{r0, r1, r2, lr}
 8007f38:	4906      	ldr	r1, [pc, #24]	; (8007f54 <printf+0x20>)
 8007f3a:	ab04      	add	r3, sp, #16
 8007f3c:	6808      	ldr	r0, [r1, #0]
 8007f3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f42:	6881      	ldr	r1, [r0, #8]
 8007f44:	9301      	str	r3, [sp, #4]
 8007f46:	f001 faa3 	bl	8009490 <_vfprintf_r>
 8007f4a:	b003      	add	sp, #12
 8007f4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f50:	b004      	add	sp, #16
 8007f52:	4770      	bx	lr
 8007f54:	20000034 	.word	0x20000034

08007f58 <setvbuf>:
 8007f58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007f5c:	461d      	mov	r5, r3
 8007f5e:	4b59      	ldr	r3, [pc, #356]	; (80080c4 <setvbuf+0x16c>)
 8007f60:	4604      	mov	r4, r0
 8007f62:	681f      	ldr	r7, [r3, #0]
 8007f64:	460e      	mov	r6, r1
 8007f66:	4690      	mov	r8, r2
 8007f68:	b127      	cbz	r7, 8007f74 <setvbuf+0x1c>
 8007f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f6c:	b913      	cbnz	r3, 8007f74 <setvbuf+0x1c>
 8007f6e:	4638      	mov	r0, r7
 8007f70:	f003 fcd6 	bl	800b920 <__sinit>
 8007f74:	f1b8 0f02 	cmp.w	r8, #2
 8007f78:	d006      	beq.n	8007f88 <setvbuf+0x30>
 8007f7a:	f1b8 0f01 	cmp.w	r8, #1
 8007f7e:	f200 809b 	bhi.w	80080b8 <setvbuf+0x160>
 8007f82:	2d00      	cmp	r5, #0
 8007f84:	f2c0 8098 	blt.w	80080b8 <setvbuf+0x160>
 8007f88:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007f8a:	07db      	lsls	r3, r3, #31
 8007f8c:	d405      	bmi.n	8007f9a <setvbuf+0x42>
 8007f8e:	89a3      	ldrh	r3, [r4, #12]
 8007f90:	0598      	lsls	r0, r3, #22
 8007f92:	d402      	bmi.n	8007f9a <setvbuf+0x42>
 8007f94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f96:	f003 ff83 	bl	800bea0 <__retarget_lock_acquire_recursive>
 8007f9a:	4621      	mov	r1, r4
 8007f9c:	4638      	mov	r0, r7
 8007f9e:	f003 fc53 	bl	800b848 <_fflush_r>
 8007fa2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007fa4:	b141      	cbz	r1, 8007fb8 <setvbuf+0x60>
 8007fa6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8007faa:	4299      	cmp	r1, r3
 8007fac:	d002      	beq.n	8007fb4 <setvbuf+0x5c>
 8007fae:	4638      	mov	r0, r7
 8007fb0:	f003 fd46 	bl	800ba40 <_free_r>
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	6323      	str	r3, [r4, #48]	; 0x30
 8007fb8:	2300      	movs	r3, #0
 8007fba:	61a3      	str	r3, [r4, #24]
 8007fbc:	6063      	str	r3, [r4, #4]
 8007fbe:	89a3      	ldrh	r3, [r4, #12]
 8007fc0:	0619      	lsls	r1, r3, #24
 8007fc2:	d503      	bpl.n	8007fcc <setvbuf+0x74>
 8007fc4:	4638      	mov	r0, r7
 8007fc6:	6921      	ldr	r1, [r4, #16]
 8007fc8:	f003 fd3a 	bl	800ba40 <_free_r>
 8007fcc:	89a3      	ldrh	r3, [r4, #12]
 8007fce:	f1b8 0f02 	cmp.w	r8, #2
 8007fd2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8007fd6:	f023 0303 	bic.w	r3, r3, #3
 8007fda:	81a3      	strh	r3, [r4, #12]
 8007fdc:	d068      	beq.n	80080b0 <setvbuf+0x158>
 8007fde:	ab01      	add	r3, sp, #4
 8007fe0:	466a      	mov	r2, sp
 8007fe2:	4621      	mov	r1, r4
 8007fe4:	4638      	mov	r0, r7
 8007fe6:	f003 ff5d 	bl	800bea4 <__swhatbuf_r>
 8007fea:	89a3      	ldrh	r3, [r4, #12]
 8007fec:	4318      	orrs	r0, r3
 8007fee:	81a0      	strh	r0, [r4, #12]
 8007ff0:	bb35      	cbnz	r5, 8008040 <setvbuf+0xe8>
 8007ff2:	9d00      	ldr	r5, [sp, #0]
 8007ff4:	4628      	mov	r0, r5
 8007ff6:	f7ff fd3f 	bl	8007a78 <malloc>
 8007ffa:	4606      	mov	r6, r0
 8007ffc:	2800      	cmp	r0, #0
 8007ffe:	d152      	bne.n	80080a6 <setvbuf+0x14e>
 8008000:	f8dd 9000 	ldr.w	r9, [sp]
 8008004:	45a9      	cmp	r9, r5
 8008006:	d147      	bne.n	8008098 <setvbuf+0x140>
 8008008:	f04f 35ff 	mov.w	r5, #4294967295
 800800c:	2200      	movs	r2, #0
 800800e:	60a2      	str	r2, [r4, #8]
 8008010:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008014:	6022      	str	r2, [r4, #0]
 8008016:	6122      	str	r2, [r4, #16]
 8008018:	2201      	movs	r2, #1
 800801a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800801e:	6162      	str	r2, [r4, #20]
 8008020:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008022:	f043 0302 	orr.w	r3, r3, #2
 8008026:	07d2      	lsls	r2, r2, #31
 8008028:	81a3      	strh	r3, [r4, #12]
 800802a:	d405      	bmi.n	8008038 <setvbuf+0xe0>
 800802c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8008030:	d102      	bne.n	8008038 <setvbuf+0xe0>
 8008032:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008034:	f003 ff35 	bl	800bea2 <__retarget_lock_release_recursive>
 8008038:	4628      	mov	r0, r5
 800803a:	b003      	add	sp, #12
 800803c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008040:	2e00      	cmp	r6, #0
 8008042:	d0d7      	beq.n	8007ff4 <setvbuf+0x9c>
 8008044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008046:	b913      	cbnz	r3, 800804e <setvbuf+0xf6>
 8008048:	4638      	mov	r0, r7
 800804a:	f003 fc69 	bl	800b920 <__sinit>
 800804e:	9b00      	ldr	r3, [sp, #0]
 8008050:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8008054:	42ab      	cmp	r3, r5
 8008056:	bf18      	it	ne
 8008058:	89a3      	ldrhne	r3, [r4, #12]
 800805a:	6026      	str	r6, [r4, #0]
 800805c:	bf1c      	itt	ne
 800805e:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8008062:	81a3      	strhne	r3, [r4, #12]
 8008064:	f1b8 0f01 	cmp.w	r8, #1
 8008068:	bf02      	ittt	eq
 800806a:	89a3      	ldrheq	r3, [r4, #12]
 800806c:	f043 0301 	orreq.w	r3, r3, #1
 8008070:	81a3      	strheq	r3, [r4, #12]
 8008072:	89a2      	ldrh	r2, [r4, #12]
 8008074:	f012 0308 	ands.w	r3, r2, #8
 8008078:	d01c      	beq.n	80080b4 <setvbuf+0x15c>
 800807a:	07d3      	lsls	r3, r2, #31
 800807c:	bf41      	itttt	mi
 800807e:	2300      	movmi	r3, #0
 8008080:	426d      	negmi	r5, r5
 8008082:	60a3      	strmi	r3, [r4, #8]
 8008084:	61a5      	strmi	r5, [r4, #24]
 8008086:	bf58      	it	pl
 8008088:	60a5      	strpl	r5, [r4, #8]
 800808a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800808c:	f015 0501 	ands.w	r5, r5, #1
 8008090:	d115      	bne.n	80080be <setvbuf+0x166>
 8008092:	f412 7f00 	tst.w	r2, #512	; 0x200
 8008096:	e7cb      	b.n	8008030 <setvbuf+0xd8>
 8008098:	4648      	mov	r0, r9
 800809a:	f7ff fced 	bl	8007a78 <malloc>
 800809e:	4606      	mov	r6, r0
 80080a0:	2800      	cmp	r0, #0
 80080a2:	d0b1      	beq.n	8008008 <setvbuf+0xb0>
 80080a4:	464d      	mov	r5, r9
 80080a6:	89a3      	ldrh	r3, [r4, #12]
 80080a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080ac:	81a3      	strh	r3, [r4, #12]
 80080ae:	e7c9      	b.n	8008044 <setvbuf+0xec>
 80080b0:	2500      	movs	r5, #0
 80080b2:	e7ab      	b.n	800800c <setvbuf+0xb4>
 80080b4:	60a3      	str	r3, [r4, #8]
 80080b6:	e7e8      	b.n	800808a <setvbuf+0x132>
 80080b8:	f04f 35ff 	mov.w	r5, #4294967295
 80080bc:	e7bc      	b.n	8008038 <setvbuf+0xe0>
 80080be:	2500      	movs	r5, #0
 80080c0:	e7ba      	b.n	8008038 <setvbuf+0xe0>
 80080c2:	bf00      	nop
 80080c4:	20000034 	.word	0x20000034

080080c8 <_svfprintf_r>:
 80080c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080cc:	b0d3      	sub	sp, #332	; 0x14c
 80080ce:	468b      	mov	fp, r1
 80080d0:	9207      	str	r2, [sp, #28]
 80080d2:	461e      	mov	r6, r3
 80080d4:	4681      	mov	r9, r0
 80080d6:	f003 fedd 	bl	800be94 <_localeconv_r>
 80080da:	6803      	ldr	r3, [r0, #0]
 80080dc:	4618      	mov	r0, r3
 80080de:	9318      	str	r3, [sp, #96]	; 0x60
 80080e0:	f7f8 f836 	bl	8000150 <strlen>
 80080e4:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80080e8:	9012      	str	r0, [sp, #72]	; 0x48
 80080ea:	061a      	lsls	r2, r3, #24
 80080ec:	d518      	bpl.n	8008120 <_svfprintf_r+0x58>
 80080ee:	f8db 3010 	ldr.w	r3, [fp, #16]
 80080f2:	b9ab      	cbnz	r3, 8008120 <_svfprintf_r+0x58>
 80080f4:	2140      	movs	r1, #64	; 0x40
 80080f6:	4648      	mov	r0, r9
 80080f8:	f7ff fcc6 	bl	8007a88 <_malloc_r>
 80080fc:	f8cb 0000 	str.w	r0, [fp]
 8008100:	f8cb 0010 	str.w	r0, [fp, #16]
 8008104:	b948      	cbnz	r0, 800811a <_svfprintf_r+0x52>
 8008106:	230c      	movs	r3, #12
 8008108:	f8c9 3000 	str.w	r3, [r9]
 800810c:	f04f 33ff 	mov.w	r3, #4294967295
 8008110:	9313      	str	r3, [sp, #76]	; 0x4c
 8008112:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8008114:	b053      	add	sp, #332	; 0x14c
 8008116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800811a:	2340      	movs	r3, #64	; 0x40
 800811c:	f8cb 3014 	str.w	r3, [fp, #20]
 8008120:	2500      	movs	r5, #0
 8008122:	2200      	movs	r2, #0
 8008124:	2300      	movs	r3, #0
 8008126:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800812a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800812e:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8008132:	ac29      	add	r4, sp, #164	; 0xa4
 8008134:	9426      	str	r4, [sp, #152]	; 0x98
 8008136:	9508      	str	r5, [sp, #32]
 8008138:	950e      	str	r5, [sp, #56]	; 0x38
 800813a:	9516      	str	r5, [sp, #88]	; 0x58
 800813c:	9519      	str	r5, [sp, #100]	; 0x64
 800813e:	9513      	str	r5, [sp, #76]	; 0x4c
 8008140:	9b07      	ldr	r3, [sp, #28]
 8008142:	461d      	mov	r5, r3
 8008144:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008148:	b10a      	cbz	r2, 800814e <_svfprintf_r+0x86>
 800814a:	2a25      	cmp	r2, #37	; 0x25
 800814c:	d1f9      	bne.n	8008142 <_svfprintf_r+0x7a>
 800814e:	9b07      	ldr	r3, [sp, #28]
 8008150:	1aef      	subs	r7, r5, r3
 8008152:	d00d      	beq.n	8008170 <_svfprintf_r+0xa8>
 8008154:	e9c4 3700 	strd	r3, r7, [r4]
 8008158:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800815a:	443b      	add	r3, r7
 800815c:	9328      	str	r3, [sp, #160]	; 0xa0
 800815e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008160:	3301      	adds	r3, #1
 8008162:	2b07      	cmp	r3, #7
 8008164:	9327      	str	r3, [sp, #156]	; 0x9c
 8008166:	dc78      	bgt.n	800825a <_svfprintf_r+0x192>
 8008168:	3408      	adds	r4, #8
 800816a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800816c:	443b      	add	r3, r7
 800816e:	9313      	str	r3, [sp, #76]	; 0x4c
 8008170:	782b      	ldrb	r3, [r5, #0]
 8008172:	2b00      	cmp	r3, #0
 8008174:	f001 8142 	beq.w	80093fc <_svfprintf_r+0x1334>
 8008178:	2300      	movs	r3, #0
 800817a:	f04f 38ff 	mov.w	r8, #4294967295
 800817e:	469a      	mov	sl, r3
 8008180:	270a      	movs	r7, #10
 8008182:	212b      	movs	r1, #43	; 0x2b
 8008184:	3501      	adds	r5, #1
 8008186:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800818a:	9314      	str	r3, [sp, #80]	; 0x50
 800818c:	462a      	mov	r2, r5
 800818e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008192:	930b      	str	r3, [sp, #44]	; 0x2c
 8008194:	920f      	str	r2, [sp, #60]	; 0x3c
 8008196:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008198:	3b20      	subs	r3, #32
 800819a:	2b5a      	cmp	r3, #90	; 0x5a
 800819c:	f200 85a0 	bhi.w	8008ce0 <_svfprintf_r+0xc18>
 80081a0:	e8df f013 	tbh	[pc, r3, lsl #1]
 80081a4:	059e007e 	.word	0x059e007e
 80081a8:	0086059e 	.word	0x0086059e
 80081ac:	059e059e 	.word	0x059e059e
 80081b0:	0065059e 	.word	0x0065059e
 80081b4:	059e059e 	.word	0x059e059e
 80081b8:	00930089 	.word	0x00930089
 80081bc:	0090059e 	.word	0x0090059e
 80081c0:	059e0096 	.word	0x059e0096
 80081c4:	00b300b0 	.word	0x00b300b0
 80081c8:	00b300b3 	.word	0x00b300b3
 80081cc:	00b300b3 	.word	0x00b300b3
 80081d0:	00b300b3 	.word	0x00b300b3
 80081d4:	00b300b3 	.word	0x00b300b3
 80081d8:	059e059e 	.word	0x059e059e
 80081dc:	059e059e 	.word	0x059e059e
 80081e0:	059e059e 	.word	0x059e059e
 80081e4:	011d059e 	.word	0x011d059e
 80081e8:	00e0059e 	.word	0x00e0059e
 80081ec:	011d00f3 	.word	0x011d00f3
 80081f0:	011d011d 	.word	0x011d011d
 80081f4:	059e059e 	.word	0x059e059e
 80081f8:	059e059e 	.word	0x059e059e
 80081fc:	059e00c3 	.word	0x059e00c3
 8008200:	0471059e 	.word	0x0471059e
 8008204:	059e059e 	.word	0x059e059e
 8008208:	04b8059e 	.word	0x04b8059e
 800820c:	04da059e 	.word	0x04da059e
 8008210:	059e059e 	.word	0x059e059e
 8008214:	059e04f9 	.word	0x059e04f9
 8008218:	059e059e 	.word	0x059e059e
 800821c:	059e059e 	.word	0x059e059e
 8008220:	059e059e 	.word	0x059e059e
 8008224:	011d059e 	.word	0x011d059e
 8008228:	00e0059e 	.word	0x00e0059e
 800822c:	011d00f5 	.word	0x011d00f5
 8008230:	011d011d 	.word	0x011d011d
 8008234:	00f500c6 	.word	0x00f500c6
 8008238:	059e00da 	.word	0x059e00da
 800823c:	059e00d3 	.word	0x059e00d3
 8008240:	0473044e 	.word	0x0473044e
 8008244:	00da04a7 	.word	0x00da04a7
 8008248:	04b8059e 	.word	0x04b8059e
 800824c:	04dc007c 	.word	0x04dc007c
 8008250:	059e059e 	.word	0x059e059e
 8008254:	059e0516 	.word	0x059e0516
 8008258:	007c      	.short	0x007c
 800825a:	4659      	mov	r1, fp
 800825c:	4648      	mov	r0, r9
 800825e:	aa26      	add	r2, sp, #152	; 0x98
 8008260:	f004 fc2a 	bl	800cab8 <__ssprint_r>
 8008264:	2800      	cmp	r0, #0
 8008266:	f040 8128 	bne.w	80084ba <_svfprintf_r+0x3f2>
 800826a:	ac29      	add	r4, sp, #164	; 0xa4
 800826c:	e77d      	b.n	800816a <_svfprintf_r+0xa2>
 800826e:	4648      	mov	r0, r9
 8008270:	f003 fe10 	bl	800be94 <_localeconv_r>
 8008274:	6843      	ldr	r3, [r0, #4]
 8008276:	4618      	mov	r0, r3
 8008278:	9319      	str	r3, [sp, #100]	; 0x64
 800827a:	f7f7 ff69 	bl	8000150 <strlen>
 800827e:	9016      	str	r0, [sp, #88]	; 0x58
 8008280:	4648      	mov	r0, r9
 8008282:	f003 fe07 	bl	800be94 <_localeconv_r>
 8008286:	6883      	ldr	r3, [r0, #8]
 8008288:	212b      	movs	r1, #43	; 0x2b
 800828a:	930e      	str	r3, [sp, #56]	; 0x38
 800828c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800828e:	b12b      	cbz	r3, 800829c <_svfprintf_r+0x1d4>
 8008290:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008292:	b11b      	cbz	r3, 800829c <_svfprintf_r+0x1d4>
 8008294:	781b      	ldrb	r3, [r3, #0]
 8008296:	b10b      	cbz	r3, 800829c <_svfprintf_r+0x1d4>
 8008298:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800829c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800829e:	e775      	b.n	800818c <_svfprintf_r+0xc4>
 80082a0:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d1f9      	bne.n	800829c <_svfprintf_r+0x1d4>
 80082a8:	2320      	movs	r3, #32
 80082aa:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80082ae:	e7f5      	b.n	800829c <_svfprintf_r+0x1d4>
 80082b0:	f04a 0a01 	orr.w	sl, sl, #1
 80082b4:	e7f2      	b.n	800829c <_svfprintf_r+0x1d4>
 80082b6:	f856 3b04 	ldr.w	r3, [r6], #4
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	9314      	str	r3, [sp, #80]	; 0x50
 80082be:	daed      	bge.n	800829c <_svfprintf_r+0x1d4>
 80082c0:	425b      	negs	r3, r3
 80082c2:	9314      	str	r3, [sp, #80]	; 0x50
 80082c4:	f04a 0a04 	orr.w	sl, sl, #4
 80082c8:	e7e8      	b.n	800829c <_svfprintf_r+0x1d4>
 80082ca:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 80082ce:	e7e5      	b.n	800829c <_svfprintf_r+0x1d4>
 80082d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80082d2:	f812 3b01 	ldrb.w	r3, [r2], #1
 80082d6:	2b2a      	cmp	r3, #42	; 0x2a
 80082d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80082da:	d110      	bne.n	80082fe <_svfprintf_r+0x236>
 80082dc:	f856 0b04 	ldr.w	r0, [r6], #4
 80082e0:	920f      	str	r2, [sp, #60]	; 0x3c
 80082e2:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 80082e6:	e7d9      	b.n	800829c <_svfprintf_r+0x1d4>
 80082e8:	fb07 3808 	mla	r8, r7, r8, r3
 80082ec:	f812 3b01 	ldrb.w	r3, [r2], #1
 80082f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80082f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082f4:	3b30      	subs	r3, #48	; 0x30
 80082f6:	2b09      	cmp	r3, #9
 80082f8:	d9f6      	bls.n	80082e8 <_svfprintf_r+0x220>
 80082fa:	920f      	str	r2, [sp, #60]	; 0x3c
 80082fc:	e74b      	b.n	8008196 <_svfprintf_r+0xce>
 80082fe:	f04f 0800 	mov.w	r8, #0
 8008302:	e7f6      	b.n	80082f2 <_svfprintf_r+0x22a>
 8008304:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8008308:	e7c8      	b.n	800829c <_svfprintf_r+0x1d4>
 800830a:	2300      	movs	r3, #0
 800830c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800830e:	9314      	str	r3, [sp, #80]	; 0x50
 8008310:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008312:	9814      	ldr	r0, [sp, #80]	; 0x50
 8008314:	3b30      	subs	r3, #48	; 0x30
 8008316:	fb07 3300 	mla	r3, r7, r0, r3
 800831a:	9314      	str	r3, [sp, #80]	; 0x50
 800831c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008320:	930b      	str	r3, [sp, #44]	; 0x2c
 8008322:	3b30      	subs	r3, #48	; 0x30
 8008324:	2b09      	cmp	r3, #9
 8008326:	d9f3      	bls.n	8008310 <_svfprintf_r+0x248>
 8008328:	e7e7      	b.n	80082fa <_svfprintf_r+0x232>
 800832a:	f04a 0a08 	orr.w	sl, sl, #8
 800832e:	e7b5      	b.n	800829c <_svfprintf_r+0x1d4>
 8008330:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008332:	781b      	ldrb	r3, [r3, #0]
 8008334:	2b68      	cmp	r3, #104	; 0x68
 8008336:	bf01      	itttt	eq
 8008338:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800833a:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800833e:	3301      	addeq	r3, #1
 8008340:	930f      	streq	r3, [sp, #60]	; 0x3c
 8008342:	bf18      	it	ne
 8008344:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8008348:	e7a8      	b.n	800829c <_svfprintf_r+0x1d4>
 800834a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800834c:	781b      	ldrb	r3, [r3, #0]
 800834e:	2b6c      	cmp	r3, #108	; 0x6c
 8008350:	d105      	bne.n	800835e <_svfprintf_r+0x296>
 8008352:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008354:	3301      	adds	r3, #1
 8008356:	930f      	str	r3, [sp, #60]	; 0x3c
 8008358:	f04a 0a20 	orr.w	sl, sl, #32
 800835c:	e79e      	b.n	800829c <_svfprintf_r+0x1d4>
 800835e:	f04a 0a10 	orr.w	sl, sl, #16
 8008362:	e79b      	b.n	800829c <_svfprintf_r+0x1d4>
 8008364:	4632      	mov	r2, r6
 8008366:	2000      	movs	r0, #0
 8008368:	f852 3b04 	ldr.w	r3, [r2], #4
 800836c:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8008370:	920a      	str	r2, [sp, #40]	; 0x28
 8008372:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008376:	ab39      	add	r3, sp, #228	; 0xe4
 8008378:	4607      	mov	r7, r0
 800837a:	f04f 0801 	mov.w	r8, #1
 800837e:	4606      	mov	r6, r0
 8008380:	4605      	mov	r5, r0
 8008382:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8008386:	9307      	str	r3, [sp, #28]
 8008388:	e1a9      	b.n	80086de <_svfprintf_r+0x616>
 800838a:	f04a 0a10 	orr.w	sl, sl, #16
 800838e:	f01a 0f20 	tst.w	sl, #32
 8008392:	d011      	beq.n	80083b8 <_svfprintf_r+0x2f0>
 8008394:	3607      	adds	r6, #7
 8008396:	f026 0307 	bic.w	r3, r6, #7
 800839a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800839e:	930a      	str	r3, [sp, #40]	; 0x28
 80083a0:	2e00      	cmp	r6, #0
 80083a2:	f177 0300 	sbcs.w	r3, r7, #0
 80083a6:	da05      	bge.n	80083b4 <_svfprintf_r+0x2ec>
 80083a8:	232d      	movs	r3, #45	; 0x2d
 80083aa:	4276      	negs	r6, r6
 80083ac:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80083b0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80083b4:	2301      	movs	r3, #1
 80083b6:	e377      	b.n	8008aa8 <_svfprintf_r+0x9e0>
 80083b8:	1d33      	adds	r3, r6, #4
 80083ba:	f01a 0f10 	tst.w	sl, #16
 80083be:	930a      	str	r3, [sp, #40]	; 0x28
 80083c0:	d002      	beq.n	80083c8 <_svfprintf_r+0x300>
 80083c2:	6836      	ldr	r6, [r6, #0]
 80083c4:	17f7      	asrs	r7, r6, #31
 80083c6:	e7eb      	b.n	80083a0 <_svfprintf_r+0x2d8>
 80083c8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80083cc:	6836      	ldr	r6, [r6, #0]
 80083ce:	d001      	beq.n	80083d4 <_svfprintf_r+0x30c>
 80083d0:	b236      	sxth	r6, r6
 80083d2:	e7f7      	b.n	80083c4 <_svfprintf_r+0x2fc>
 80083d4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80083d8:	bf18      	it	ne
 80083da:	b276      	sxtbne	r6, r6
 80083dc:	e7f2      	b.n	80083c4 <_svfprintf_r+0x2fc>
 80083de:	3607      	adds	r6, #7
 80083e0:	f026 0307 	bic.w	r3, r6, #7
 80083e4:	4619      	mov	r1, r3
 80083e6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80083ea:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80083ee:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 80083f2:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80083f6:	910a      	str	r1, [sp, #40]	; 0x28
 80083f8:	f04f 32ff 	mov.w	r2, #4294967295
 80083fc:	4630      	mov	r0, r6
 80083fe:	4629      	mov	r1, r5
 8008400:	4b32      	ldr	r3, [pc, #200]	; (80084cc <_svfprintf_r+0x404>)
 8008402:	f7f8 fb03 	bl	8000a0c <__aeabi_dcmpun>
 8008406:	bb08      	cbnz	r0, 800844c <_svfprintf_r+0x384>
 8008408:	f04f 32ff 	mov.w	r2, #4294967295
 800840c:	4630      	mov	r0, r6
 800840e:	4629      	mov	r1, r5
 8008410:	4b2e      	ldr	r3, [pc, #184]	; (80084cc <_svfprintf_r+0x404>)
 8008412:	f7f8 fadd 	bl	80009d0 <__aeabi_dcmple>
 8008416:	b9c8      	cbnz	r0, 800844c <_svfprintf_r+0x384>
 8008418:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800841c:	2200      	movs	r2, #0
 800841e:	2300      	movs	r3, #0
 8008420:	f7f8 facc 	bl	80009bc <__aeabi_dcmplt>
 8008424:	b110      	cbz	r0, 800842c <_svfprintf_r+0x364>
 8008426:	232d      	movs	r3, #45	; 0x2d
 8008428:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800842c:	4a28      	ldr	r2, [pc, #160]	; (80084d0 <_svfprintf_r+0x408>)
 800842e:	4829      	ldr	r0, [pc, #164]	; (80084d4 <_svfprintf_r+0x40c>)
 8008430:	4613      	mov	r3, r2
 8008432:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008434:	2700      	movs	r7, #0
 8008436:	2947      	cmp	r1, #71	; 0x47
 8008438:	bfc8      	it	gt
 800843a:	4603      	movgt	r3, r0
 800843c:	f04f 0803 	mov.w	r8, #3
 8008440:	9307      	str	r3, [sp, #28]
 8008442:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8008446:	463e      	mov	r6, r7
 8008448:	f000 bc24 	b.w	8008c94 <_svfprintf_r+0xbcc>
 800844c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008450:	4610      	mov	r0, r2
 8008452:	4619      	mov	r1, r3
 8008454:	f7f8 fada 	bl	8000a0c <__aeabi_dcmpun>
 8008458:	4607      	mov	r7, r0
 800845a:	b148      	cbz	r0, 8008470 <_svfprintf_r+0x3a8>
 800845c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800845e:	4a1e      	ldr	r2, [pc, #120]	; (80084d8 <_svfprintf_r+0x410>)
 8008460:	2b00      	cmp	r3, #0
 8008462:	bfb8      	it	lt
 8008464:	232d      	movlt	r3, #45	; 0x2d
 8008466:	481d      	ldr	r0, [pc, #116]	; (80084dc <_svfprintf_r+0x414>)
 8008468:	bfb8      	it	lt
 800846a:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800846e:	e7df      	b.n	8008430 <_svfprintf_r+0x368>
 8008470:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008472:	f023 0320 	bic.w	r3, r3, #32
 8008476:	2b41      	cmp	r3, #65	; 0x41
 8008478:	930c      	str	r3, [sp, #48]	; 0x30
 800847a:	d131      	bne.n	80084e0 <_svfprintf_r+0x418>
 800847c:	2330      	movs	r3, #48	; 0x30
 800847e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008482:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008484:	f04a 0a02 	orr.w	sl, sl, #2
 8008488:	2b61      	cmp	r3, #97	; 0x61
 800848a:	bf0c      	ite	eq
 800848c:	2378      	moveq	r3, #120	; 0x78
 800848e:	2358      	movne	r3, #88	; 0x58
 8008490:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8008494:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008498:	f340 81fa 	ble.w	8008890 <_svfprintf_r+0x7c8>
 800849c:	4648      	mov	r0, r9
 800849e:	f108 0101 	add.w	r1, r8, #1
 80084a2:	f7ff faf1 	bl	8007a88 <_malloc_r>
 80084a6:	9007      	str	r0, [sp, #28]
 80084a8:	2800      	cmp	r0, #0
 80084aa:	f040 81f4 	bne.w	8008896 <_svfprintf_r+0x7ce>
 80084ae:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80084b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084b6:	f8ab 300c 	strh.w	r3, [fp, #12]
 80084ba:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80084be:	f013 0f40 	tst.w	r3, #64	; 0x40
 80084c2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80084c4:	bf18      	it	ne
 80084c6:	f04f 33ff 	movne.w	r3, #4294967295
 80084ca:	e621      	b.n	8008110 <_svfprintf_r+0x48>
 80084cc:	7fefffff 	.word	0x7fefffff
 80084d0:	080168d4 	.word	0x080168d4
 80084d4:	080168d8 	.word	0x080168d8
 80084d8:	080168dc 	.word	0x080168dc
 80084dc:	080168e0 	.word	0x080168e0
 80084e0:	f1b8 3fff 	cmp.w	r8, #4294967295
 80084e4:	f000 81d9 	beq.w	800889a <_svfprintf_r+0x7d2>
 80084e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084ea:	2b47      	cmp	r3, #71	; 0x47
 80084ec:	d105      	bne.n	80084fa <_svfprintf_r+0x432>
 80084ee:	f1b8 0f00 	cmp.w	r8, #0
 80084f2:	d102      	bne.n	80084fa <_svfprintf_r+0x432>
 80084f4:	4647      	mov	r7, r8
 80084f6:	f04f 0801 	mov.w	r8, #1
 80084fa:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 80084fe:	9315      	str	r3, [sp, #84]	; 0x54
 8008500:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008502:	1e1d      	subs	r5, r3, #0
 8008504:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008506:	9308      	str	r3, [sp, #32]
 8008508:	bfb7      	itett	lt
 800850a:	462b      	movlt	r3, r5
 800850c:	2300      	movge	r3, #0
 800850e:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8008512:	232d      	movlt	r3, #45	; 0x2d
 8008514:	931c      	str	r3, [sp, #112]	; 0x70
 8008516:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008518:	2b41      	cmp	r3, #65	; 0x41
 800851a:	f040 81d7 	bne.w	80088cc <_svfprintf_r+0x804>
 800851e:	aa20      	add	r2, sp, #128	; 0x80
 8008520:	4629      	mov	r1, r5
 8008522:	9808      	ldr	r0, [sp, #32]
 8008524:	f004 fa3e 	bl	800c9a4 <frexp>
 8008528:	2200      	movs	r2, #0
 800852a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800852e:	f7f7 ffd3 	bl	80004d8 <__aeabi_dmul>
 8008532:	4602      	mov	r2, r0
 8008534:	460b      	mov	r3, r1
 8008536:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800853a:	2200      	movs	r2, #0
 800853c:	2300      	movs	r3, #0
 800853e:	f7f8 fa33 	bl	80009a8 <__aeabi_dcmpeq>
 8008542:	b108      	cbz	r0, 8008548 <_svfprintf_r+0x480>
 8008544:	2301      	movs	r3, #1
 8008546:	9320      	str	r3, [sp, #128]	; 0x80
 8008548:	4eb4      	ldr	r6, [pc, #720]	; (800881c <_svfprintf_r+0x754>)
 800854a:	4bb5      	ldr	r3, [pc, #724]	; (8008820 <_svfprintf_r+0x758>)
 800854c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800854e:	9d07      	ldr	r5, [sp, #28]
 8008550:	2a61      	cmp	r2, #97	; 0x61
 8008552:	bf18      	it	ne
 8008554:	461e      	movne	r6, r3
 8008556:	9617      	str	r6, [sp, #92]	; 0x5c
 8008558:	f108 36ff 	add.w	r6, r8, #4294967295
 800855c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008560:	2200      	movs	r2, #0
 8008562:	4bb0      	ldr	r3, [pc, #704]	; (8008824 <_svfprintf_r+0x75c>)
 8008564:	f7f7 ffb8 	bl	80004d8 <__aeabi_dmul>
 8008568:	4602      	mov	r2, r0
 800856a:	460b      	mov	r3, r1
 800856c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008570:	f7f8 fa62 	bl	8000a38 <__aeabi_d2iz>
 8008574:	901d      	str	r0, [sp, #116]	; 0x74
 8008576:	f7f7 ff45 	bl	8000404 <__aeabi_i2d>
 800857a:	4602      	mov	r2, r0
 800857c:	460b      	mov	r3, r1
 800857e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008582:	f7f7 fdf1 	bl	8000168 <__aeabi_dsub>
 8008586:	4602      	mov	r2, r0
 8008588:	460b      	mov	r3, r1
 800858a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800858e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008590:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008592:	960d      	str	r6, [sp, #52]	; 0x34
 8008594:	5c9b      	ldrb	r3, [r3, r2]
 8008596:	f805 3b01 	strb.w	r3, [r5], #1
 800859a:	1c73      	adds	r3, r6, #1
 800859c:	d006      	beq.n	80085ac <_svfprintf_r+0x4e4>
 800859e:	2200      	movs	r2, #0
 80085a0:	2300      	movs	r3, #0
 80085a2:	3e01      	subs	r6, #1
 80085a4:	f7f8 fa00 	bl	80009a8 <__aeabi_dcmpeq>
 80085a8:	2800      	cmp	r0, #0
 80085aa:	d0d7      	beq.n	800855c <_svfprintf_r+0x494>
 80085ac:	2200      	movs	r2, #0
 80085ae:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80085b2:	4b9d      	ldr	r3, [pc, #628]	; (8008828 <_svfprintf_r+0x760>)
 80085b4:	f7f8 fa20 	bl	80009f8 <__aeabi_dcmpgt>
 80085b8:	b960      	cbnz	r0, 80085d4 <_svfprintf_r+0x50c>
 80085ba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80085be:	2200      	movs	r2, #0
 80085c0:	4b99      	ldr	r3, [pc, #612]	; (8008828 <_svfprintf_r+0x760>)
 80085c2:	f7f8 f9f1 	bl	80009a8 <__aeabi_dcmpeq>
 80085c6:	2800      	cmp	r0, #0
 80085c8:	f000 817b 	beq.w	80088c2 <_svfprintf_r+0x7fa>
 80085cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80085ce:	07d8      	lsls	r0, r3, #31
 80085d0:	f140 8177 	bpl.w	80088c2 <_svfprintf_r+0x7fa>
 80085d4:	2030      	movs	r0, #48	; 0x30
 80085d6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80085d8:	9524      	str	r5, [sp, #144]	; 0x90
 80085da:	7bd9      	ldrb	r1, [r3, #15]
 80085dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80085de:	1e53      	subs	r3, r2, #1
 80085e0:	9324      	str	r3, [sp, #144]	; 0x90
 80085e2:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80085e6:	428b      	cmp	r3, r1
 80085e8:	f000 815a 	beq.w	80088a0 <_svfprintf_r+0x7d8>
 80085ec:	2b39      	cmp	r3, #57	; 0x39
 80085ee:	bf0b      	itete	eq
 80085f0:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 80085f2:	3301      	addne	r3, #1
 80085f4:	7a9b      	ldrbeq	r3, [r3, #10]
 80085f6:	b2db      	uxtbne	r3, r3
 80085f8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80085fc:	9b07      	ldr	r3, [sp, #28]
 80085fe:	1aeb      	subs	r3, r5, r3
 8008600:	9308      	str	r3, [sp, #32]
 8008602:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008604:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008606:	2b47      	cmp	r3, #71	; 0x47
 8008608:	f040 81ad 	bne.w	8008966 <_svfprintf_r+0x89e>
 800860c:	1ce9      	adds	r1, r5, #3
 800860e:	db02      	blt.n	8008616 <_svfprintf_r+0x54e>
 8008610:	45a8      	cmp	r8, r5
 8008612:	f280 81cf 	bge.w	80089b4 <_svfprintf_r+0x8ec>
 8008616:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008618:	3b02      	subs	r3, #2
 800861a:	930b      	str	r3, [sp, #44]	; 0x2c
 800861c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800861e:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8008622:	f021 0120 	bic.w	r1, r1, #32
 8008626:	2941      	cmp	r1, #65	; 0x41
 8008628:	bf08      	it	eq
 800862a:	320f      	addeq	r2, #15
 800862c:	f105 33ff 	add.w	r3, r5, #4294967295
 8008630:	bf06      	itte	eq
 8008632:	b2d2      	uxtbeq	r2, r2
 8008634:	2101      	moveq	r1, #1
 8008636:	2100      	movne	r1, #0
 8008638:	2b00      	cmp	r3, #0
 800863a:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800863e:	bfb4      	ite	lt
 8008640:	222d      	movlt	r2, #45	; 0x2d
 8008642:	222b      	movge	r2, #43	; 0x2b
 8008644:	9320      	str	r3, [sp, #128]	; 0x80
 8008646:	bfb8      	it	lt
 8008648:	f1c5 0301 	rsblt	r3, r5, #1
 800864c:	2b09      	cmp	r3, #9
 800864e:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8008652:	f340 819e 	ble.w	8008992 <_svfprintf_r+0x8ca>
 8008656:	260a      	movs	r6, #10
 8008658:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 800865c:	fb93 f5f6 	sdiv	r5, r3, r6
 8008660:	4611      	mov	r1, r2
 8008662:	fb06 3015 	mls	r0, r6, r5, r3
 8008666:	3030      	adds	r0, #48	; 0x30
 8008668:	f801 0c01 	strb.w	r0, [r1, #-1]
 800866c:	4618      	mov	r0, r3
 800866e:	2863      	cmp	r0, #99	; 0x63
 8008670:	462b      	mov	r3, r5
 8008672:	f102 32ff 	add.w	r2, r2, #4294967295
 8008676:	dcf1      	bgt.n	800865c <_svfprintf_r+0x594>
 8008678:	3330      	adds	r3, #48	; 0x30
 800867a:	1e88      	subs	r0, r1, #2
 800867c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008680:	4603      	mov	r3, r0
 8008682:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8008686:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800868a:	42ab      	cmp	r3, r5
 800868c:	f0c0 817c 	bcc.w	8008988 <_svfprintf_r+0x8c0>
 8008690:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8008694:	1a52      	subs	r2, r2, r1
 8008696:	42a8      	cmp	r0, r5
 8008698:	bf88      	it	hi
 800869a:	2200      	movhi	r2, #0
 800869c:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 80086a0:	441a      	add	r2, r3
 80086a2:	ab22      	add	r3, sp, #136	; 0x88
 80086a4:	1ad3      	subs	r3, r2, r3
 80086a6:	9a08      	ldr	r2, [sp, #32]
 80086a8:	931a      	str	r3, [sp, #104]	; 0x68
 80086aa:	2a01      	cmp	r2, #1
 80086ac:	eb03 0802 	add.w	r8, r3, r2
 80086b0:	dc02      	bgt.n	80086b8 <_svfprintf_r+0x5f0>
 80086b2:	f01a 0f01 	tst.w	sl, #1
 80086b6:	d001      	beq.n	80086bc <_svfprintf_r+0x5f4>
 80086b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80086ba:	4498      	add	r8, r3
 80086bc:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 80086c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80086c4:	9315      	str	r3, [sp, #84]	; 0x54
 80086c6:	2300      	movs	r3, #0
 80086c8:	461d      	mov	r5, r3
 80086ca:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80086ce:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80086d0:	b113      	cbz	r3, 80086d8 <_svfprintf_r+0x610>
 80086d2:	232d      	movs	r3, #45	; 0x2d
 80086d4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80086d8:	2600      	movs	r6, #0
 80086da:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 80086de:	4546      	cmp	r6, r8
 80086e0:	4633      	mov	r3, r6
 80086e2:	bfb8      	it	lt
 80086e4:	4643      	movlt	r3, r8
 80086e6:	9315      	str	r3, [sp, #84]	; 0x54
 80086e8:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80086ec:	b113      	cbz	r3, 80086f4 <_svfprintf_r+0x62c>
 80086ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80086f0:	3301      	adds	r3, #1
 80086f2:	9315      	str	r3, [sp, #84]	; 0x54
 80086f4:	f01a 0302 	ands.w	r3, sl, #2
 80086f8:	931c      	str	r3, [sp, #112]	; 0x70
 80086fa:	bf1e      	ittt	ne
 80086fc:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 80086fe:	3302      	addne	r3, #2
 8008700:	9315      	strne	r3, [sp, #84]	; 0x54
 8008702:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8008706:	931d      	str	r3, [sp, #116]	; 0x74
 8008708:	d121      	bne.n	800874e <_svfprintf_r+0x686>
 800870a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800870e:	1a9b      	subs	r3, r3, r2
 8008710:	2b00      	cmp	r3, #0
 8008712:	9317      	str	r3, [sp, #92]	; 0x5c
 8008714:	dd1b      	ble.n	800874e <_svfprintf_r+0x686>
 8008716:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800871a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800871c:	3301      	adds	r3, #1
 800871e:	2810      	cmp	r0, #16
 8008720:	4842      	ldr	r0, [pc, #264]	; (800882c <_svfprintf_r+0x764>)
 8008722:	f104 0108 	add.w	r1, r4, #8
 8008726:	6020      	str	r0, [r4, #0]
 8008728:	f300 82e6 	bgt.w	8008cf8 <_svfprintf_r+0xc30>
 800872c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800872e:	2b07      	cmp	r3, #7
 8008730:	4402      	add	r2, r0
 8008732:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008736:	6060      	str	r0, [r4, #4]
 8008738:	f340 82f3 	ble.w	8008d22 <_svfprintf_r+0xc5a>
 800873c:	4659      	mov	r1, fp
 800873e:	4648      	mov	r0, r9
 8008740:	aa26      	add	r2, sp, #152	; 0x98
 8008742:	f004 f9b9 	bl	800cab8 <__ssprint_r>
 8008746:	2800      	cmp	r0, #0
 8008748:	f040 8636 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 800874c:	ac29      	add	r4, sp, #164	; 0xa4
 800874e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008752:	b173      	cbz	r3, 8008772 <_svfprintf_r+0x6aa>
 8008754:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8008758:	6023      	str	r3, [r4, #0]
 800875a:	2301      	movs	r3, #1
 800875c:	6063      	str	r3, [r4, #4]
 800875e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008760:	3301      	adds	r3, #1
 8008762:	9328      	str	r3, [sp, #160]	; 0xa0
 8008764:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008766:	3301      	adds	r3, #1
 8008768:	2b07      	cmp	r3, #7
 800876a:	9327      	str	r3, [sp, #156]	; 0x9c
 800876c:	f300 82db 	bgt.w	8008d26 <_svfprintf_r+0xc5e>
 8008770:	3408      	adds	r4, #8
 8008772:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008774:	b16b      	cbz	r3, 8008792 <_svfprintf_r+0x6ca>
 8008776:	ab1f      	add	r3, sp, #124	; 0x7c
 8008778:	6023      	str	r3, [r4, #0]
 800877a:	2302      	movs	r3, #2
 800877c:	6063      	str	r3, [r4, #4]
 800877e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008780:	3302      	adds	r3, #2
 8008782:	9328      	str	r3, [sp, #160]	; 0xa0
 8008784:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008786:	3301      	adds	r3, #1
 8008788:	2b07      	cmp	r3, #7
 800878a:	9327      	str	r3, [sp, #156]	; 0x9c
 800878c:	f300 82d5 	bgt.w	8008d3a <_svfprintf_r+0xc72>
 8008790:	3408      	adds	r4, #8
 8008792:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008794:	2b80      	cmp	r3, #128	; 0x80
 8008796:	d121      	bne.n	80087dc <_svfprintf_r+0x714>
 8008798:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800879c:	1a9b      	subs	r3, r3, r2
 800879e:	2b00      	cmp	r3, #0
 80087a0:	9317      	str	r3, [sp, #92]	; 0x5c
 80087a2:	dd1b      	ble.n	80087dc <_svfprintf_r+0x714>
 80087a4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80087a8:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80087aa:	3301      	adds	r3, #1
 80087ac:	2810      	cmp	r0, #16
 80087ae:	4820      	ldr	r0, [pc, #128]	; (8008830 <_svfprintf_r+0x768>)
 80087b0:	f104 0108 	add.w	r1, r4, #8
 80087b4:	6020      	str	r0, [r4, #0]
 80087b6:	f300 82ca 	bgt.w	8008d4e <_svfprintf_r+0xc86>
 80087ba:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80087bc:	2b07      	cmp	r3, #7
 80087be:	4402      	add	r2, r0
 80087c0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80087c4:	6060      	str	r0, [r4, #4]
 80087c6:	f340 82d7 	ble.w	8008d78 <_svfprintf_r+0xcb0>
 80087ca:	4659      	mov	r1, fp
 80087cc:	4648      	mov	r0, r9
 80087ce:	aa26      	add	r2, sp, #152	; 0x98
 80087d0:	f004 f972 	bl	800cab8 <__ssprint_r>
 80087d4:	2800      	cmp	r0, #0
 80087d6:	f040 85ef 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 80087da:	ac29      	add	r4, sp, #164	; 0xa4
 80087dc:	eba6 0608 	sub.w	r6, r6, r8
 80087e0:	2e00      	cmp	r6, #0
 80087e2:	dd27      	ble.n	8008834 <_svfprintf_r+0x76c>
 80087e4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80087e8:	4811      	ldr	r0, [pc, #68]	; (8008830 <_svfprintf_r+0x768>)
 80087ea:	2e10      	cmp	r6, #16
 80087ec:	f103 0301 	add.w	r3, r3, #1
 80087f0:	f104 0108 	add.w	r1, r4, #8
 80087f4:	6020      	str	r0, [r4, #0]
 80087f6:	f300 82c1 	bgt.w	8008d7c <_svfprintf_r+0xcb4>
 80087fa:	6066      	str	r6, [r4, #4]
 80087fc:	2b07      	cmp	r3, #7
 80087fe:	4416      	add	r6, r2
 8008800:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008804:	f340 82cd 	ble.w	8008da2 <_svfprintf_r+0xcda>
 8008808:	4659      	mov	r1, fp
 800880a:	4648      	mov	r0, r9
 800880c:	aa26      	add	r2, sp, #152	; 0x98
 800880e:	f004 f953 	bl	800cab8 <__ssprint_r>
 8008812:	2800      	cmp	r0, #0
 8008814:	f040 85d0 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8008818:	ac29      	add	r4, sp, #164	; 0xa4
 800881a:	e00b      	b.n	8008834 <_svfprintf_r+0x76c>
 800881c:	080168e4 	.word	0x080168e4
 8008820:	080168f5 	.word	0x080168f5
 8008824:	40300000 	.word	0x40300000
 8008828:	3fe00000 	.word	0x3fe00000
 800882c:	08016908 	.word	0x08016908
 8008830:	08016918 	.word	0x08016918
 8008834:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008838:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800883a:	f040 82b9 	bne.w	8008db0 <_svfprintf_r+0xce8>
 800883e:	9b07      	ldr	r3, [sp, #28]
 8008840:	4446      	add	r6, r8
 8008842:	e9c4 3800 	strd	r3, r8, [r4]
 8008846:	9628      	str	r6, [sp, #160]	; 0xa0
 8008848:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800884a:	3301      	adds	r3, #1
 800884c:	2b07      	cmp	r3, #7
 800884e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008850:	f300 82f4 	bgt.w	8008e3c <_svfprintf_r+0xd74>
 8008854:	3408      	adds	r4, #8
 8008856:	f01a 0f04 	tst.w	sl, #4
 800885a:	f040 858e 	bne.w	800937a <_svfprintf_r+0x12b2>
 800885e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8008862:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008864:	428a      	cmp	r2, r1
 8008866:	bfac      	ite	ge
 8008868:	189b      	addge	r3, r3, r2
 800886a:	185b      	addlt	r3, r3, r1
 800886c:	9313      	str	r3, [sp, #76]	; 0x4c
 800886e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008870:	b13b      	cbz	r3, 8008882 <_svfprintf_r+0x7ba>
 8008872:	4659      	mov	r1, fp
 8008874:	4648      	mov	r0, r9
 8008876:	aa26      	add	r2, sp, #152	; 0x98
 8008878:	f004 f91e 	bl	800cab8 <__ssprint_r>
 800887c:	2800      	cmp	r0, #0
 800887e:	f040 859b 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8008882:	2300      	movs	r3, #0
 8008884:	9327      	str	r3, [sp, #156]	; 0x9c
 8008886:	2f00      	cmp	r7, #0
 8008888:	f040 85b2 	bne.w	80093f0 <_svfprintf_r+0x1328>
 800888c:	ac29      	add	r4, sp, #164	; 0xa4
 800888e:	e0e3      	b.n	8008a58 <_svfprintf_r+0x990>
 8008890:	ab39      	add	r3, sp, #228	; 0xe4
 8008892:	9307      	str	r3, [sp, #28]
 8008894:	e631      	b.n	80084fa <_svfprintf_r+0x432>
 8008896:	9f07      	ldr	r7, [sp, #28]
 8008898:	e62f      	b.n	80084fa <_svfprintf_r+0x432>
 800889a:	f04f 0806 	mov.w	r8, #6
 800889e:	e62c      	b.n	80084fa <_svfprintf_r+0x432>
 80088a0:	f802 0c01 	strb.w	r0, [r2, #-1]
 80088a4:	e69a      	b.n	80085dc <_svfprintf_r+0x514>
 80088a6:	f803 0b01 	strb.w	r0, [r3], #1
 80088aa:	1aca      	subs	r2, r1, r3
 80088ac:	2a00      	cmp	r2, #0
 80088ae:	dafa      	bge.n	80088a6 <_svfprintf_r+0x7de>
 80088b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80088b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088b4:	3201      	adds	r2, #1
 80088b6:	f103 0301 	add.w	r3, r3, #1
 80088ba:	bfb8      	it	lt
 80088bc:	2300      	movlt	r3, #0
 80088be:	441d      	add	r5, r3
 80088c0:	e69c      	b.n	80085fc <_svfprintf_r+0x534>
 80088c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80088c4:	462b      	mov	r3, r5
 80088c6:	2030      	movs	r0, #48	; 0x30
 80088c8:	18a9      	adds	r1, r5, r2
 80088ca:	e7ee      	b.n	80088aa <_svfprintf_r+0x7e2>
 80088cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088ce:	2b46      	cmp	r3, #70	; 0x46
 80088d0:	d005      	beq.n	80088de <_svfprintf_r+0x816>
 80088d2:	2b45      	cmp	r3, #69	; 0x45
 80088d4:	d11b      	bne.n	800890e <_svfprintf_r+0x846>
 80088d6:	f108 0601 	add.w	r6, r8, #1
 80088da:	2302      	movs	r3, #2
 80088dc:	e001      	b.n	80088e2 <_svfprintf_r+0x81a>
 80088de:	4646      	mov	r6, r8
 80088e0:	2303      	movs	r3, #3
 80088e2:	aa24      	add	r2, sp, #144	; 0x90
 80088e4:	9204      	str	r2, [sp, #16]
 80088e6:	aa21      	add	r2, sp, #132	; 0x84
 80088e8:	9203      	str	r2, [sp, #12]
 80088ea:	aa20      	add	r2, sp, #128	; 0x80
 80088ec:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80088f0:	9300      	str	r3, [sp, #0]
 80088f2:	4648      	mov	r0, r9
 80088f4:	462b      	mov	r3, r5
 80088f6:	9a08      	ldr	r2, [sp, #32]
 80088f8:	f002 f95a 	bl	800abb0 <_dtoa_r>
 80088fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088fe:	9007      	str	r0, [sp, #28]
 8008900:	2b47      	cmp	r3, #71	; 0x47
 8008902:	d106      	bne.n	8008912 <_svfprintf_r+0x84a>
 8008904:	f01a 0f01 	tst.w	sl, #1
 8008908:	d103      	bne.n	8008912 <_svfprintf_r+0x84a>
 800890a:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800890c:	e676      	b.n	80085fc <_svfprintf_r+0x534>
 800890e:	4646      	mov	r6, r8
 8008910:	e7e3      	b.n	80088da <_svfprintf_r+0x812>
 8008912:	9b07      	ldr	r3, [sp, #28]
 8008914:	4433      	add	r3, r6
 8008916:	930d      	str	r3, [sp, #52]	; 0x34
 8008918:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800891a:	2b46      	cmp	r3, #70	; 0x46
 800891c:	d111      	bne.n	8008942 <_svfprintf_r+0x87a>
 800891e:	9b07      	ldr	r3, [sp, #28]
 8008920:	781b      	ldrb	r3, [r3, #0]
 8008922:	2b30      	cmp	r3, #48	; 0x30
 8008924:	d109      	bne.n	800893a <_svfprintf_r+0x872>
 8008926:	2200      	movs	r2, #0
 8008928:	2300      	movs	r3, #0
 800892a:	4629      	mov	r1, r5
 800892c:	9808      	ldr	r0, [sp, #32]
 800892e:	f7f8 f83b 	bl	80009a8 <__aeabi_dcmpeq>
 8008932:	b910      	cbnz	r0, 800893a <_svfprintf_r+0x872>
 8008934:	f1c6 0601 	rsb	r6, r6, #1
 8008938:	9620      	str	r6, [sp, #128]	; 0x80
 800893a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800893c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800893e:	441a      	add	r2, r3
 8008940:	920d      	str	r2, [sp, #52]	; 0x34
 8008942:	2200      	movs	r2, #0
 8008944:	2300      	movs	r3, #0
 8008946:	4629      	mov	r1, r5
 8008948:	9808      	ldr	r0, [sp, #32]
 800894a:	f7f8 f82d 	bl	80009a8 <__aeabi_dcmpeq>
 800894e:	b108      	cbz	r0, 8008954 <_svfprintf_r+0x88c>
 8008950:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008952:	9324      	str	r3, [sp, #144]	; 0x90
 8008954:	2230      	movs	r2, #48	; 0x30
 8008956:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008958:	990d      	ldr	r1, [sp, #52]	; 0x34
 800895a:	4299      	cmp	r1, r3
 800895c:	d9d5      	bls.n	800890a <_svfprintf_r+0x842>
 800895e:	1c59      	adds	r1, r3, #1
 8008960:	9124      	str	r1, [sp, #144]	; 0x90
 8008962:	701a      	strb	r2, [r3, #0]
 8008964:	e7f7      	b.n	8008956 <_svfprintf_r+0x88e>
 8008966:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008968:	2b46      	cmp	r3, #70	; 0x46
 800896a:	f47f ae57 	bne.w	800861c <_svfprintf_r+0x554>
 800896e:	f00a 0301 	and.w	r3, sl, #1
 8008972:	2d00      	cmp	r5, #0
 8008974:	ea43 0308 	orr.w	r3, r3, r8
 8008978:	dd18      	ble.n	80089ac <_svfprintf_r+0x8e4>
 800897a:	b383      	cbz	r3, 80089de <_svfprintf_r+0x916>
 800897c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800897e:	18eb      	adds	r3, r5, r3
 8008980:	4498      	add	r8, r3
 8008982:	2366      	movs	r3, #102	; 0x66
 8008984:	930b      	str	r3, [sp, #44]	; 0x2c
 8008986:	e030      	b.n	80089ea <_svfprintf_r+0x922>
 8008988:	f813 6b01 	ldrb.w	r6, [r3], #1
 800898c:	f802 6b01 	strb.w	r6, [r2], #1
 8008990:	e67b      	b.n	800868a <_svfprintf_r+0x5c2>
 8008992:	b941      	cbnz	r1, 80089a6 <_svfprintf_r+0x8de>
 8008994:	2230      	movs	r2, #48	; 0x30
 8008996:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800899a:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800899e:	3330      	adds	r3, #48	; 0x30
 80089a0:	f802 3b01 	strb.w	r3, [r2], #1
 80089a4:	e67d      	b.n	80086a2 <_svfprintf_r+0x5da>
 80089a6:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80089aa:	e7f8      	b.n	800899e <_svfprintf_r+0x8d6>
 80089ac:	b1cb      	cbz	r3, 80089e2 <_svfprintf_r+0x91a>
 80089ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80089b0:	3301      	adds	r3, #1
 80089b2:	e7e5      	b.n	8008980 <_svfprintf_r+0x8b8>
 80089b4:	9b08      	ldr	r3, [sp, #32]
 80089b6:	429d      	cmp	r5, r3
 80089b8:	db07      	blt.n	80089ca <_svfprintf_r+0x902>
 80089ba:	f01a 0f01 	tst.w	sl, #1
 80089be:	d029      	beq.n	8008a14 <_svfprintf_r+0x94c>
 80089c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80089c2:	eb05 0803 	add.w	r8, r5, r3
 80089c6:	2367      	movs	r3, #103	; 0x67
 80089c8:	e7dc      	b.n	8008984 <_svfprintf_r+0x8bc>
 80089ca:	9b08      	ldr	r3, [sp, #32]
 80089cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80089ce:	2d00      	cmp	r5, #0
 80089d0:	eb03 0802 	add.w	r8, r3, r2
 80089d4:	dcf7      	bgt.n	80089c6 <_svfprintf_r+0x8fe>
 80089d6:	f1c5 0301 	rsb	r3, r5, #1
 80089da:	4498      	add	r8, r3
 80089dc:	e7f3      	b.n	80089c6 <_svfprintf_r+0x8fe>
 80089de:	46a8      	mov	r8, r5
 80089e0:	e7cf      	b.n	8008982 <_svfprintf_r+0x8ba>
 80089e2:	2366      	movs	r3, #102	; 0x66
 80089e4:	f04f 0801 	mov.w	r8, #1
 80089e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80089ea:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 80089ee:	930d      	str	r3, [sp, #52]	; 0x34
 80089f0:	d023      	beq.n	8008a3a <_svfprintf_r+0x972>
 80089f2:	2300      	movs	r3, #0
 80089f4:	2d00      	cmp	r5, #0
 80089f6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80089fa:	f77f ae68 	ble.w	80086ce <_svfprintf_r+0x606>
 80089fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a00:	781b      	ldrb	r3, [r3, #0]
 8008a02:	2bff      	cmp	r3, #255	; 0xff
 8008a04:	d108      	bne.n	8008a18 <_svfprintf_r+0x950>
 8008a06:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008a0a:	4413      	add	r3, r2
 8008a0c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008a0e:	fb02 8803 	mla	r8, r2, r3, r8
 8008a12:	e65c      	b.n	80086ce <_svfprintf_r+0x606>
 8008a14:	46a8      	mov	r8, r5
 8008a16:	e7d6      	b.n	80089c6 <_svfprintf_r+0x8fe>
 8008a18:	42ab      	cmp	r3, r5
 8008a1a:	daf4      	bge.n	8008a06 <_svfprintf_r+0x93e>
 8008a1c:	1aed      	subs	r5, r5, r3
 8008a1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a20:	785b      	ldrb	r3, [r3, #1]
 8008a22:	b133      	cbz	r3, 8008a32 <_svfprintf_r+0x96a>
 8008a24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a26:	3301      	adds	r3, #1
 8008a28:	930d      	str	r3, [sp, #52]	; 0x34
 8008a2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a2c:	3301      	adds	r3, #1
 8008a2e:	930e      	str	r3, [sp, #56]	; 0x38
 8008a30:	e7e5      	b.n	80089fe <_svfprintf_r+0x936>
 8008a32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a34:	3301      	adds	r3, #1
 8008a36:	930c      	str	r3, [sp, #48]	; 0x30
 8008a38:	e7e1      	b.n	80089fe <_svfprintf_r+0x936>
 8008a3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a3c:	930c      	str	r3, [sp, #48]	; 0x30
 8008a3e:	e646      	b.n	80086ce <_svfprintf_r+0x606>
 8008a40:	4632      	mov	r2, r6
 8008a42:	f852 3b04 	ldr.w	r3, [r2], #4
 8008a46:	f01a 0f20 	tst.w	sl, #32
 8008a4a:	920a      	str	r2, [sp, #40]	; 0x28
 8008a4c:	d009      	beq.n	8008a62 <_svfprintf_r+0x99a>
 8008a4e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008a50:	4610      	mov	r0, r2
 8008a52:	17d1      	asrs	r1, r2, #31
 8008a54:	e9c3 0100 	strd	r0, r1, [r3]
 8008a58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008a5a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008a5c:	9307      	str	r3, [sp, #28]
 8008a5e:	f7ff bb6f 	b.w	8008140 <_svfprintf_r+0x78>
 8008a62:	f01a 0f10 	tst.w	sl, #16
 8008a66:	d002      	beq.n	8008a6e <_svfprintf_r+0x9a6>
 8008a68:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008a6a:	601a      	str	r2, [r3, #0]
 8008a6c:	e7f4      	b.n	8008a58 <_svfprintf_r+0x990>
 8008a6e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008a72:	d002      	beq.n	8008a7a <_svfprintf_r+0x9b2>
 8008a74:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008a76:	801a      	strh	r2, [r3, #0]
 8008a78:	e7ee      	b.n	8008a58 <_svfprintf_r+0x990>
 8008a7a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008a7e:	d0f3      	beq.n	8008a68 <_svfprintf_r+0x9a0>
 8008a80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008a82:	701a      	strb	r2, [r3, #0]
 8008a84:	e7e8      	b.n	8008a58 <_svfprintf_r+0x990>
 8008a86:	f04a 0a10 	orr.w	sl, sl, #16
 8008a8a:	f01a 0f20 	tst.w	sl, #32
 8008a8e:	d01e      	beq.n	8008ace <_svfprintf_r+0xa06>
 8008a90:	3607      	adds	r6, #7
 8008a92:	f026 0307 	bic.w	r3, r6, #7
 8008a96:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008a9a:	930a      	str	r3, [sp, #40]	; 0x28
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8008aa8:	f1b8 3fff 	cmp.w	r8, #4294967295
 8008aac:	f000 84b1 	beq.w	8009412 <_svfprintf_r+0x134a>
 8008ab0:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8008ab4:	920c      	str	r2, [sp, #48]	; 0x30
 8008ab6:	ea56 0207 	orrs.w	r2, r6, r7
 8008aba:	f040 84b0 	bne.w	800941e <_svfprintf_r+0x1356>
 8008abe:	f1b8 0f00 	cmp.w	r8, #0
 8008ac2:	f000 8103 	beq.w	8008ccc <_svfprintf_r+0xc04>
 8008ac6:	2b01      	cmp	r3, #1
 8008ac8:	f040 84ac 	bne.w	8009424 <_svfprintf_r+0x135c>
 8008acc:	e098      	b.n	8008c00 <_svfprintf_r+0xb38>
 8008ace:	1d33      	adds	r3, r6, #4
 8008ad0:	f01a 0f10 	tst.w	sl, #16
 8008ad4:	930a      	str	r3, [sp, #40]	; 0x28
 8008ad6:	d001      	beq.n	8008adc <_svfprintf_r+0xa14>
 8008ad8:	6836      	ldr	r6, [r6, #0]
 8008ada:	e003      	b.n	8008ae4 <_svfprintf_r+0xa1c>
 8008adc:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008ae0:	d002      	beq.n	8008ae8 <_svfprintf_r+0xa20>
 8008ae2:	8836      	ldrh	r6, [r6, #0]
 8008ae4:	2700      	movs	r7, #0
 8008ae6:	e7d9      	b.n	8008a9c <_svfprintf_r+0x9d4>
 8008ae8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008aec:	d0f4      	beq.n	8008ad8 <_svfprintf_r+0xa10>
 8008aee:	7836      	ldrb	r6, [r6, #0]
 8008af0:	e7f8      	b.n	8008ae4 <_svfprintf_r+0xa1c>
 8008af2:	4633      	mov	r3, r6
 8008af4:	f853 6b04 	ldr.w	r6, [r3], #4
 8008af8:	2278      	movs	r2, #120	; 0x78
 8008afa:	930a      	str	r3, [sp, #40]	; 0x28
 8008afc:	f647 0330 	movw	r3, #30768	; 0x7830
 8008b00:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8008b04:	4ba8      	ldr	r3, [pc, #672]	; (8008da8 <_svfprintf_r+0xce0>)
 8008b06:	2700      	movs	r7, #0
 8008b08:	931b      	str	r3, [sp, #108]	; 0x6c
 8008b0a:	f04a 0a02 	orr.w	sl, sl, #2
 8008b0e:	2302      	movs	r3, #2
 8008b10:	920b      	str	r2, [sp, #44]	; 0x2c
 8008b12:	e7c6      	b.n	8008aa2 <_svfprintf_r+0x9da>
 8008b14:	4632      	mov	r2, r6
 8008b16:	2500      	movs	r5, #0
 8008b18:	f852 3b04 	ldr.w	r3, [r2], #4
 8008b1c:	f1b8 3fff 	cmp.w	r8, #4294967295
 8008b20:	9307      	str	r3, [sp, #28]
 8008b22:	920a      	str	r2, [sp, #40]	; 0x28
 8008b24:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8008b28:	d010      	beq.n	8008b4c <_svfprintf_r+0xa84>
 8008b2a:	4642      	mov	r2, r8
 8008b2c:	4629      	mov	r1, r5
 8008b2e:	9807      	ldr	r0, [sp, #28]
 8008b30:	f003 fa24 	bl	800bf7c <memchr>
 8008b34:	4607      	mov	r7, r0
 8008b36:	2800      	cmp	r0, #0
 8008b38:	f43f ac85 	beq.w	8008446 <_svfprintf_r+0x37e>
 8008b3c:	9b07      	ldr	r3, [sp, #28]
 8008b3e:	462f      	mov	r7, r5
 8008b40:	462e      	mov	r6, r5
 8008b42:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8008b46:	eba0 0803 	sub.w	r8, r0, r3
 8008b4a:	e5c8      	b.n	80086de <_svfprintf_r+0x616>
 8008b4c:	9807      	ldr	r0, [sp, #28]
 8008b4e:	f7f7 faff 	bl	8000150 <strlen>
 8008b52:	462f      	mov	r7, r5
 8008b54:	4680      	mov	r8, r0
 8008b56:	e476      	b.n	8008446 <_svfprintf_r+0x37e>
 8008b58:	f04a 0a10 	orr.w	sl, sl, #16
 8008b5c:	f01a 0f20 	tst.w	sl, #32
 8008b60:	d007      	beq.n	8008b72 <_svfprintf_r+0xaaa>
 8008b62:	3607      	adds	r6, #7
 8008b64:	f026 0307 	bic.w	r3, r6, #7
 8008b68:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008b6c:	930a      	str	r3, [sp, #40]	; 0x28
 8008b6e:	2301      	movs	r3, #1
 8008b70:	e797      	b.n	8008aa2 <_svfprintf_r+0x9da>
 8008b72:	1d33      	adds	r3, r6, #4
 8008b74:	f01a 0f10 	tst.w	sl, #16
 8008b78:	930a      	str	r3, [sp, #40]	; 0x28
 8008b7a:	d001      	beq.n	8008b80 <_svfprintf_r+0xab8>
 8008b7c:	6836      	ldr	r6, [r6, #0]
 8008b7e:	e003      	b.n	8008b88 <_svfprintf_r+0xac0>
 8008b80:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008b84:	d002      	beq.n	8008b8c <_svfprintf_r+0xac4>
 8008b86:	8836      	ldrh	r6, [r6, #0]
 8008b88:	2700      	movs	r7, #0
 8008b8a:	e7f0      	b.n	8008b6e <_svfprintf_r+0xaa6>
 8008b8c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008b90:	d0f4      	beq.n	8008b7c <_svfprintf_r+0xab4>
 8008b92:	7836      	ldrb	r6, [r6, #0]
 8008b94:	e7f8      	b.n	8008b88 <_svfprintf_r+0xac0>
 8008b96:	4b85      	ldr	r3, [pc, #532]	; (8008dac <_svfprintf_r+0xce4>)
 8008b98:	f01a 0f20 	tst.w	sl, #32
 8008b9c:	931b      	str	r3, [sp, #108]	; 0x6c
 8008b9e:	d019      	beq.n	8008bd4 <_svfprintf_r+0xb0c>
 8008ba0:	3607      	adds	r6, #7
 8008ba2:	f026 0307 	bic.w	r3, r6, #7
 8008ba6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008baa:	930a      	str	r3, [sp, #40]	; 0x28
 8008bac:	f01a 0f01 	tst.w	sl, #1
 8008bb0:	d00a      	beq.n	8008bc8 <_svfprintf_r+0xb00>
 8008bb2:	ea56 0307 	orrs.w	r3, r6, r7
 8008bb6:	d007      	beq.n	8008bc8 <_svfprintf_r+0xb00>
 8008bb8:	2330      	movs	r3, #48	; 0x30
 8008bba:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008bbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bc0:	f04a 0a02 	orr.w	sl, sl, #2
 8008bc4:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008bc8:	2302      	movs	r3, #2
 8008bca:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8008bce:	e768      	b.n	8008aa2 <_svfprintf_r+0x9da>
 8008bd0:	4b75      	ldr	r3, [pc, #468]	; (8008da8 <_svfprintf_r+0xce0>)
 8008bd2:	e7e1      	b.n	8008b98 <_svfprintf_r+0xad0>
 8008bd4:	1d33      	adds	r3, r6, #4
 8008bd6:	f01a 0f10 	tst.w	sl, #16
 8008bda:	930a      	str	r3, [sp, #40]	; 0x28
 8008bdc:	d001      	beq.n	8008be2 <_svfprintf_r+0xb1a>
 8008bde:	6836      	ldr	r6, [r6, #0]
 8008be0:	e003      	b.n	8008bea <_svfprintf_r+0xb22>
 8008be2:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008be6:	d002      	beq.n	8008bee <_svfprintf_r+0xb26>
 8008be8:	8836      	ldrh	r6, [r6, #0]
 8008bea:	2700      	movs	r7, #0
 8008bec:	e7de      	b.n	8008bac <_svfprintf_r+0xae4>
 8008bee:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008bf2:	d0f4      	beq.n	8008bde <_svfprintf_r+0xb16>
 8008bf4:	7836      	ldrb	r6, [r6, #0]
 8008bf6:	e7f8      	b.n	8008bea <_svfprintf_r+0xb22>
 8008bf8:	2f00      	cmp	r7, #0
 8008bfa:	bf08      	it	eq
 8008bfc:	2e0a      	cmpeq	r6, #10
 8008bfe:	d206      	bcs.n	8008c0e <_svfprintf_r+0xb46>
 8008c00:	3630      	adds	r6, #48	; 0x30
 8008c02:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8008c06:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8008c0a:	f000 bc2d 	b.w	8009468 <_svfprintf_r+0x13a0>
 8008c0e:	2300      	movs	r3, #0
 8008c10:	9308      	str	r3, [sp, #32]
 8008c12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c14:	ad52      	add	r5, sp, #328	; 0x148
 8008c16:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8008c1a:	1e6b      	subs	r3, r5, #1
 8008c1c:	9307      	str	r3, [sp, #28]
 8008c1e:	220a      	movs	r2, #10
 8008c20:	2300      	movs	r3, #0
 8008c22:	4630      	mov	r0, r6
 8008c24:	4639      	mov	r1, r7
 8008c26:	f7f7 ff7f 	bl	8000b28 <__aeabi_uldivmod>
 8008c2a:	9b08      	ldr	r3, [sp, #32]
 8008c2c:	3230      	adds	r2, #48	; 0x30
 8008c2e:	3301      	adds	r3, #1
 8008c30:	f805 2c01 	strb.w	r2, [r5, #-1]
 8008c34:	9308      	str	r3, [sp, #32]
 8008c36:	f1ba 0f00 	cmp.w	sl, #0
 8008c3a:	d019      	beq.n	8008c70 <_svfprintf_r+0xba8>
 8008c3c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c3e:	9a08      	ldr	r2, [sp, #32]
 8008c40:	781b      	ldrb	r3, [r3, #0]
 8008c42:	429a      	cmp	r2, r3
 8008c44:	d114      	bne.n	8008c70 <_svfprintf_r+0xba8>
 8008c46:	2aff      	cmp	r2, #255	; 0xff
 8008c48:	d012      	beq.n	8008c70 <_svfprintf_r+0xba8>
 8008c4a:	2f00      	cmp	r7, #0
 8008c4c:	bf08      	it	eq
 8008c4e:	2e0a      	cmpeq	r6, #10
 8008c50:	d30e      	bcc.n	8008c70 <_svfprintf_r+0xba8>
 8008c52:	9b07      	ldr	r3, [sp, #28]
 8008c54:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008c56:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008c58:	1a9b      	subs	r3, r3, r2
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	9307      	str	r3, [sp, #28]
 8008c5e:	f003 ff18 	bl	800ca92 <strncpy>
 8008c62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c64:	785d      	ldrb	r5, [r3, #1]
 8008c66:	b1ed      	cbz	r5, 8008ca4 <_svfprintf_r+0xbdc>
 8008c68:	3301      	adds	r3, #1
 8008c6a:	930e      	str	r3, [sp, #56]	; 0x38
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	9308      	str	r3, [sp, #32]
 8008c70:	220a      	movs	r2, #10
 8008c72:	2300      	movs	r3, #0
 8008c74:	4630      	mov	r0, r6
 8008c76:	4639      	mov	r1, r7
 8008c78:	f7f7 ff56 	bl	8000b28 <__aeabi_uldivmod>
 8008c7c:	2f00      	cmp	r7, #0
 8008c7e:	bf08      	it	eq
 8008c80:	2e0a      	cmpeq	r6, #10
 8008c82:	d20b      	bcs.n	8008c9c <_svfprintf_r+0xbd4>
 8008c84:	2700      	movs	r7, #0
 8008c86:	9b07      	ldr	r3, [sp, #28]
 8008c88:	aa52      	add	r2, sp, #328	; 0x148
 8008c8a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008c8e:	4646      	mov	r6, r8
 8008c90:	eba2 0803 	sub.w	r8, r2, r3
 8008c94:	463d      	mov	r5, r7
 8008c96:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8008c9a:	e520      	b.n	80086de <_svfprintf_r+0x616>
 8008c9c:	4606      	mov	r6, r0
 8008c9e:	460f      	mov	r7, r1
 8008ca0:	9d07      	ldr	r5, [sp, #28]
 8008ca2:	e7ba      	b.n	8008c1a <_svfprintf_r+0xb52>
 8008ca4:	9508      	str	r5, [sp, #32]
 8008ca6:	e7e3      	b.n	8008c70 <_svfprintf_r+0xba8>
 8008ca8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008caa:	f006 030f 	and.w	r3, r6, #15
 8008cae:	5cd3      	ldrb	r3, [r2, r3]
 8008cb0:	9a07      	ldr	r2, [sp, #28]
 8008cb2:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8008cb6:	0933      	lsrs	r3, r6, #4
 8008cb8:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008cbc:	9207      	str	r2, [sp, #28]
 8008cbe:	093a      	lsrs	r2, r7, #4
 8008cc0:	461e      	mov	r6, r3
 8008cc2:	4617      	mov	r7, r2
 8008cc4:	ea56 0307 	orrs.w	r3, r6, r7
 8008cc8:	d1ee      	bne.n	8008ca8 <_svfprintf_r+0xbe0>
 8008cca:	e7db      	b.n	8008c84 <_svfprintf_r+0xbbc>
 8008ccc:	b933      	cbnz	r3, 8008cdc <_svfprintf_r+0xc14>
 8008cce:	f01a 0f01 	tst.w	sl, #1
 8008cd2:	d003      	beq.n	8008cdc <_svfprintf_r+0xc14>
 8008cd4:	2330      	movs	r3, #48	; 0x30
 8008cd6:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8008cda:	e794      	b.n	8008c06 <_svfprintf_r+0xb3e>
 8008cdc:	ab52      	add	r3, sp, #328	; 0x148
 8008cde:	e3c3      	b.n	8009468 <_svfprintf_r+0x13a0>
 8008ce0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	f000 838a 	beq.w	80093fc <_svfprintf_r+0x1334>
 8008ce8:	2000      	movs	r0, #0
 8008cea:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008cee:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8008cf2:	960a      	str	r6, [sp, #40]	; 0x28
 8008cf4:	f7ff bb3f 	b.w	8008376 <_svfprintf_r+0x2ae>
 8008cf8:	2010      	movs	r0, #16
 8008cfa:	2b07      	cmp	r3, #7
 8008cfc:	4402      	add	r2, r0
 8008cfe:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008d02:	6060      	str	r0, [r4, #4]
 8008d04:	dd08      	ble.n	8008d18 <_svfprintf_r+0xc50>
 8008d06:	4659      	mov	r1, fp
 8008d08:	4648      	mov	r0, r9
 8008d0a:	aa26      	add	r2, sp, #152	; 0x98
 8008d0c:	f003 fed4 	bl	800cab8 <__ssprint_r>
 8008d10:	2800      	cmp	r0, #0
 8008d12:	f040 8351 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8008d16:	a929      	add	r1, sp, #164	; 0xa4
 8008d18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008d1a:	460c      	mov	r4, r1
 8008d1c:	3b10      	subs	r3, #16
 8008d1e:	9317      	str	r3, [sp, #92]	; 0x5c
 8008d20:	e4f9      	b.n	8008716 <_svfprintf_r+0x64e>
 8008d22:	460c      	mov	r4, r1
 8008d24:	e513      	b.n	800874e <_svfprintf_r+0x686>
 8008d26:	4659      	mov	r1, fp
 8008d28:	4648      	mov	r0, r9
 8008d2a:	aa26      	add	r2, sp, #152	; 0x98
 8008d2c:	f003 fec4 	bl	800cab8 <__ssprint_r>
 8008d30:	2800      	cmp	r0, #0
 8008d32:	f040 8341 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8008d36:	ac29      	add	r4, sp, #164	; 0xa4
 8008d38:	e51b      	b.n	8008772 <_svfprintf_r+0x6aa>
 8008d3a:	4659      	mov	r1, fp
 8008d3c:	4648      	mov	r0, r9
 8008d3e:	aa26      	add	r2, sp, #152	; 0x98
 8008d40:	f003 feba 	bl	800cab8 <__ssprint_r>
 8008d44:	2800      	cmp	r0, #0
 8008d46:	f040 8337 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8008d4a:	ac29      	add	r4, sp, #164	; 0xa4
 8008d4c:	e521      	b.n	8008792 <_svfprintf_r+0x6ca>
 8008d4e:	2010      	movs	r0, #16
 8008d50:	2b07      	cmp	r3, #7
 8008d52:	4402      	add	r2, r0
 8008d54:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008d58:	6060      	str	r0, [r4, #4]
 8008d5a:	dd08      	ble.n	8008d6e <_svfprintf_r+0xca6>
 8008d5c:	4659      	mov	r1, fp
 8008d5e:	4648      	mov	r0, r9
 8008d60:	aa26      	add	r2, sp, #152	; 0x98
 8008d62:	f003 fea9 	bl	800cab8 <__ssprint_r>
 8008d66:	2800      	cmp	r0, #0
 8008d68:	f040 8326 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8008d6c:	a929      	add	r1, sp, #164	; 0xa4
 8008d6e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008d70:	460c      	mov	r4, r1
 8008d72:	3b10      	subs	r3, #16
 8008d74:	9317      	str	r3, [sp, #92]	; 0x5c
 8008d76:	e515      	b.n	80087a4 <_svfprintf_r+0x6dc>
 8008d78:	460c      	mov	r4, r1
 8008d7a:	e52f      	b.n	80087dc <_svfprintf_r+0x714>
 8008d7c:	2010      	movs	r0, #16
 8008d7e:	2b07      	cmp	r3, #7
 8008d80:	4402      	add	r2, r0
 8008d82:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008d86:	6060      	str	r0, [r4, #4]
 8008d88:	dd08      	ble.n	8008d9c <_svfprintf_r+0xcd4>
 8008d8a:	4659      	mov	r1, fp
 8008d8c:	4648      	mov	r0, r9
 8008d8e:	aa26      	add	r2, sp, #152	; 0x98
 8008d90:	f003 fe92 	bl	800cab8 <__ssprint_r>
 8008d94:	2800      	cmp	r0, #0
 8008d96:	f040 830f 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8008d9a:	a929      	add	r1, sp, #164	; 0xa4
 8008d9c:	460c      	mov	r4, r1
 8008d9e:	3e10      	subs	r6, #16
 8008da0:	e520      	b.n	80087e4 <_svfprintf_r+0x71c>
 8008da2:	460c      	mov	r4, r1
 8008da4:	e546      	b.n	8008834 <_svfprintf_r+0x76c>
 8008da6:	bf00      	nop
 8008da8:	080168e4 	.word	0x080168e4
 8008dac:	080168f5 	.word	0x080168f5
 8008db0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008db2:	2b65      	cmp	r3, #101	; 0x65
 8008db4:	f340 824a 	ble.w	800924c <_svfprintf_r+0x1184>
 8008db8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	f7f7 fdf2 	bl	80009a8 <__aeabi_dcmpeq>
 8008dc4:	2800      	cmp	r0, #0
 8008dc6:	d06a      	beq.n	8008e9e <_svfprintf_r+0xdd6>
 8008dc8:	4b6f      	ldr	r3, [pc, #444]	; (8008f88 <_svfprintf_r+0xec0>)
 8008dca:	6023      	str	r3, [r4, #0]
 8008dcc:	2301      	movs	r3, #1
 8008dce:	441e      	add	r6, r3
 8008dd0:	6063      	str	r3, [r4, #4]
 8008dd2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008dd4:	9628      	str	r6, [sp, #160]	; 0xa0
 8008dd6:	3301      	adds	r3, #1
 8008dd8:	2b07      	cmp	r3, #7
 8008dda:	9327      	str	r3, [sp, #156]	; 0x9c
 8008ddc:	dc38      	bgt.n	8008e50 <_svfprintf_r+0xd88>
 8008dde:	3408      	adds	r4, #8
 8008de0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008de2:	9a08      	ldr	r2, [sp, #32]
 8008de4:	4293      	cmp	r3, r2
 8008de6:	db03      	blt.n	8008df0 <_svfprintf_r+0xd28>
 8008de8:	f01a 0f01 	tst.w	sl, #1
 8008dec:	f43f ad33 	beq.w	8008856 <_svfprintf_r+0x78e>
 8008df0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008df2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008df4:	6023      	str	r3, [r4, #0]
 8008df6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008df8:	6063      	str	r3, [r4, #4]
 8008dfa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008dfc:	4413      	add	r3, r2
 8008dfe:	9328      	str	r3, [sp, #160]	; 0xa0
 8008e00:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008e02:	3301      	adds	r3, #1
 8008e04:	2b07      	cmp	r3, #7
 8008e06:	9327      	str	r3, [sp, #156]	; 0x9c
 8008e08:	dc2c      	bgt.n	8008e64 <_svfprintf_r+0xd9c>
 8008e0a:	3408      	adds	r4, #8
 8008e0c:	9b08      	ldr	r3, [sp, #32]
 8008e0e:	1e5d      	subs	r5, r3, #1
 8008e10:	2d00      	cmp	r5, #0
 8008e12:	f77f ad20 	ble.w	8008856 <_svfprintf_r+0x78e>
 8008e16:	f04f 0810 	mov.w	r8, #16
 8008e1a:	4e5c      	ldr	r6, [pc, #368]	; (8008f8c <_svfprintf_r+0xec4>)
 8008e1c:	2d10      	cmp	r5, #16
 8008e1e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008e22:	f104 0108 	add.w	r1, r4, #8
 8008e26:	f103 0301 	add.w	r3, r3, #1
 8008e2a:	6026      	str	r6, [r4, #0]
 8008e2c:	dc24      	bgt.n	8008e78 <_svfprintf_r+0xdb0>
 8008e2e:	6065      	str	r5, [r4, #4]
 8008e30:	2b07      	cmp	r3, #7
 8008e32:	4415      	add	r5, r2
 8008e34:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008e38:	f340 829c 	ble.w	8009374 <_svfprintf_r+0x12ac>
 8008e3c:	4659      	mov	r1, fp
 8008e3e:	4648      	mov	r0, r9
 8008e40:	aa26      	add	r2, sp, #152	; 0x98
 8008e42:	f003 fe39 	bl	800cab8 <__ssprint_r>
 8008e46:	2800      	cmp	r0, #0
 8008e48:	f040 82b6 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8008e4c:	ac29      	add	r4, sp, #164	; 0xa4
 8008e4e:	e502      	b.n	8008856 <_svfprintf_r+0x78e>
 8008e50:	4659      	mov	r1, fp
 8008e52:	4648      	mov	r0, r9
 8008e54:	aa26      	add	r2, sp, #152	; 0x98
 8008e56:	f003 fe2f 	bl	800cab8 <__ssprint_r>
 8008e5a:	2800      	cmp	r0, #0
 8008e5c:	f040 82ac 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8008e60:	ac29      	add	r4, sp, #164	; 0xa4
 8008e62:	e7bd      	b.n	8008de0 <_svfprintf_r+0xd18>
 8008e64:	4659      	mov	r1, fp
 8008e66:	4648      	mov	r0, r9
 8008e68:	aa26      	add	r2, sp, #152	; 0x98
 8008e6a:	f003 fe25 	bl	800cab8 <__ssprint_r>
 8008e6e:	2800      	cmp	r0, #0
 8008e70:	f040 82a2 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8008e74:	ac29      	add	r4, sp, #164	; 0xa4
 8008e76:	e7c9      	b.n	8008e0c <_svfprintf_r+0xd44>
 8008e78:	3210      	adds	r2, #16
 8008e7a:	2b07      	cmp	r3, #7
 8008e7c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008e80:	f8c4 8004 	str.w	r8, [r4, #4]
 8008e84:	dd08      	ble.n	8008e98 <_svfprintf_r+0xdd0>
 8008e86:	4659      	mov	r1, fp
 8008e88:	4648      	mov	r0, r9
 8008e8a:	aa26      	add	r2, sp, #152	; 0x98
 8008e8c:	f003 fe14 	bl	800cab8 <__ssprint_r>
 8008e90:	2800      	cmp	r0, #0
 8008e92:	f040 8291 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8008e96:	a929      	add	r1, sp, #164	; 0xa4
 8008e98:	460c      	mov	r4, r1
 8008e9a:	3d10      	subs	r5, #16
 8008e9c:	e7be      	b.n	8008e1c <_svfprintf_r+0xd54>
 8008e9e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	dc75      	bgt.n	8008f90 <_svfprintf_r+0xec8>
 8008ea4:	4b38      	ldr	r3, [pc, #224]	; (8008f88 <_svfprintf_r+0xec0>)
 8008ea6:	6023      	str	r3, [r4, #0]
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	441e      	add	r6, r3
 8008eac:	6063      	str	r3, [r4, #4]
 8008eae:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008eb0:	9628      	str	r6, [sp, #160]	; 0xa0
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	2b07      	cmp	r3, #7
 8008eb6:	9327      	str	r3, [sp, #156]	; 0x9c
 8008eb8:	dc3e      	bgt.n	8008f38 <_svfprintf_r+0xe70>
 8008eba:	3408      	adds	r4, #8
 8008ebc:	9908      	ldr	r1, [sp, #32]
 8008ebe:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008ec0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008ec2:	430a      	orrs	r2, r1
 8008ec4:	f00a 0101 	and.w	r1, sl, #1
 8008ec8:	430a      	orrs	r2, r1
 8008eca:	f43f acc4 	beq.w	8008856 <_svfprintf_r+0x78e>
 8008ece:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008ed0:	6022      	str	r2, [r4, #0]
 8008ed2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008ed4:	4413      	add	r3, r2
 8008ed6:	9328      	str	r3, [sp, #160]	; 0xa0
 8008ed8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008eda:	6062      	str	r2, [r4, #4]
 8008edc:	3301      	adds	r3, #1
 8008ede:	2b07      	cmp	r3, #7
 8008ee0:	9327      	str	r3, [sp, #156]	; 0x9c
 8008ee2:	dc33      	bgt.n	8008f4c <_svfprintf_r+0xe84>
 8008ee4:	3408      	adds	r4, #8
 8008ee6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008ee8:	2d00      	cmp	r5, #0
 8008eea:	da1c      	bge.n	8008f26 <_svfprintf_r+0xe5e>
 8008eec:	4623      	mov	r3, r4
 8008eee:	f04f 0810 	mov.w	r8, #16
 8008ef2:	4e26      	ldr	r6, [pc, #152]	; (8008f8c <_svfprintf_r+0xec4>)
 8008ef4:	426d      	negs	r5, r5
 8008ef6:	2d10      	cmp	r5, #16
 8008ef8:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8008efc:	f104 0408 	add.w	r4, r4, #8
 8008f00:	f102 0201 	add.w	r2, r2, #1
 8008f04:	601e      	str	r6, [r3, #0]
 8008f06:	dc2b      	bgt.n	8008f60 <_svfprintf_r+0xe98>
 8008f08:	605d      	str	r5, [r3, #4]
 8008f0a:	2a07      	cmp	r2, #7
 8008f0c:	440d      	add	r5, r1
 8008f0e:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8008f12:	dd08      	ble.n	8008f26 <_svfprintf_r+0xe5e>
 8008f14:	4659      	mov	r1, fp
 8008f16:	4648      	mov	r0, r9
 8008f18:	aa26      	add	r2, sp, #152	; 0x98
 8008f1a:	f003 fdcd 	bl	800cab8 <__ssprint_r>
 8008f1e:	2800      	cmp	r0, #0
 8008f20:	f040 824a 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8008f24:	ac29      	add	r4, sp, #164	; 0xa4
 8008f26:	9b07      	ldr	r3, [sp, #28]
 8008f28:	9a08      	ldr	r2, [sp, #32]
 8008f2a:	6023      	str	r3, [r4, #0]
 8008f2c:	9b08      	ldr	r3, [sp, #32]
 8008f2e:	6063      	str	r3, [r4, #4]
 8008f30:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008f32:	4413      	add	r3, r2
 8008f34:	9328      	str	r3, [sp, #160]	; 0xa0
 8008f36:	e487      	b.n	8008848 <_svfprintf_r+0x780>
 8008f38:	4659      	mov	r1, fp
 8008f3a:	4648      	mov	r0, r9
 8008f3c:	aa26      	add	r2, sp, #152	; 0x98
 8008f3e:	f003 fdbb 	bl	800cab8 <__ssprint_r>
 8008f42:	2800      	cmp	r0, #0
 8008f44:	f040 8238 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8008f48:	ac29      	add	r4, sp, #164	; 0xa4
 8008f4a:	e7b7      	b.n	8008ebc <_svfprintf_r+0xdf4>
 8008f4c:	4659      	mov	r1, fp
 8008f4e:	4648      	mov	r0, r9
 8008f50:	aa26      	add	r2, sp, #152	; 0x98
 8008f52:	f003 fdb1 	bl	800cab8 <__ssprint_r>
 8008f56:	2800      	cmp	r0, #0
 8008f58:	f040 822e 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8008f5c:	ac29      	add	r4, sp, #164	; 0xa4
 8008f5e:	e7c2      	b.n	8008ee6 <_svfprintf_r+0xe1e>
 8008f60:	3110      	adds	r1, #16
 8008f62:	2a07      	cmp	r2, #7
 8008f64:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8008f68:	f8c3 8004 	str.w	r8, [r3, #4]
 8008f6c:	dd08      	ble.n	8008f80 <_svfprintf_r+0xeb8>
 8008f6e:	4659      	mov	r1, fp
 8008f70:	4648      	mov	r0, r9
 8008f72:	aa26      	add	r2, sp, #152	; 0x98
 8008f74:	f003 fda0 	bl	800cab8 <__ssprint_r>
 8008f78:	2800      	cmp	r0, #0
 8008f7a:	f040 821d 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8008f7e:	ac29      	add	r4, sp, #164	; 0xa4
 8008f80:	4623      	mov	r3, r4
 8008f82:	3d10      	subs	r5, #16
 8008f84:	e7b7      	b.n	8008ef6 <_svfprintf_r+0xe2e>
 8008f86:	bf00      	nop
 8008f88:	08016906 	.word	0x08016906
 8008f8c:	08016918 	.word	0x08016918
 8008f90:	9b08      	ldr	r3, [sp, #32]
 8008f92:	42ab      	cmp	r3, r5
 8008f94:	bfa8      	it	ge
 8008f96:	462b      	movge	r3, r5
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	4698      	mov	r8, r3
 8008f9c:	dd0b      	ble.n	8008fb6 <_svfprintf_r+0xeee>
 8008f9e:	9b07      	ldr	r3, [sp, #28]
 8008fa0:	4446      	add	r6, r8
 8008fa2:	e9c4 3800 	strd	r3, r8, [r4]
 8008fa6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008fa8:	9628      	str	r6, [sp, #160]	; 0xa0
 8008faa:	3301      	adds	r3, #1
 8008fac:	2b07      	cmp	r3, #7
 8008fae:	9327      	str	r3, [sp, #156]	; 0x9c
 8008fb0:	f300 808f 	bgt.w	80090d2 <_svfprintf_r+0x100a>
 8008fb4:	3408      	adds	r4, #8
 8008fb6:	f1b8 0f00 	cmp.w	r8, #0
 8008fba:	bfb4      	ite	lt
 8008fbc:	462e      	movlt	r6, r5
 8008fbe:	eba5 0608 	subge.w	r6, r5, r8
 8008fc2:	2e00      	cmp	r6, #0
 8008fc4:	dd1c      	ble.n	8009000 <_svfprintf_r+0xf38>
 8008fc6:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8009248 <_svfprintf_r+0x1180>
 8008fca:	2e10      	cmp	r6, #16
 8008fcc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008fd0:	f104 0108 	add.w	r1, r4, #8
 8008fd4:	f103 0301 	add.w	r3, r3, #1
 8008fd8:	f8c4 8000 	str.w	r8, [r4]
 8008fdc:	f300 8083 	bgt.w	80090e6 <_svfprintf_r+0x101e>
 8008fe0:	6066      	str	r6, [r4, #4]
 8008fe2:	2b07      	cmp	r3, #7
 8008fe4:	4416      	add	r6, r2
 8008fe6:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008fea:	f340 808f 	ble.w	800910c <_svfprintf_r+0x1044>
 8008fee:	4659      	mov	r1, fp
 8008ff0:	4648      	mov	r0, r9
 8008ff2:	aa26      	add	r2, sp, #152	; 0x98
 8008ff4:	f003 fd60 	bl	800cab8 <__ssprint_r>
 8008ff8:	2800      	cmp	r0, #0
 8008ffa:	f040 81dd 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8008ffe:	ac29      	add	r4, sp, #164	; 0xa4
 8009000:	9b07      	ldr	r3, [sp, #28]
 8009002:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8009006:	441d      	add	r5, r3
 8009008:	d00c      	beq.n	8009024 <_svfprintf_r+0xf5c>
 800900a:	4e8f      	ldr	r6, [pc, #572]	; (8009248 <_svfprintf_r+0x1180>)
 800900c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800900e:	2b00      	cmp	r3, #0
 8009010:	d17e      	bne.n	8009110 <_svfprintf_r+0x1048>
 8009012:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009014:	2b00      	cmp	r3, #0
 8009016:	d17e      	bne.n	8009116 <_svfprintf_r+0x104e>
 8009018:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800901c:	4413      	add	r3, r2
 800901e:	429d      	cmp	r5, r3
 8009020:	bf28      	it	cs
 8009022:	461d      	movcs	r5, r3
 8009024:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009026:	9a08      	ldr	r2, [sp, #32]
 8009028:	4293      	cmp	r3, r2
 800902a:	db02      	blt.n	8009032 <_svfprintf_r+0xf6a>
 800902c:	f01a 0f01 	tst.w	sl, #1
 8009030:	d00e      	beq.n	8009050 <_svfprintf_r+0xf88>
 8009032:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009034:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009036:	6023      	str	r3, [r4, #0]
 8009038:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800903a:	6063      	str	r3, [r4, #4]
 800903c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800903e:	4413      	add	r3, r2
 8009040:	9328      	str	r3, [sp, #160]	; 0xa0
 8009042:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009044:	3301      	adds	r3, #1
 8009046:	2b07      	cmp	r3, #7
 8009048:	9327      	str	r3, [sp, #156]	; 0x9c
 800904a:	f300 80e8 	bgt.w	800921e <_svfprintf_r+0x1156>
 800904e:	3408      	adds	r4, #8
 8009050:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8009052:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8009056:	440b      	add	r3, r1
 8009058:	1b8e      	subs	r6, r1, r6
 800905a:	1b5a      	subs	r2, r3, r5
 800905c:	4296      	cmp	r6, r2
 800905e:	bfa8      	it	ge
 8009060:	4616      	movge	r6, r2
 8009062:	2e00      	cmp	r6, #0
 8009064:	dd0b      	ble.n	800907e <_svfprintf_r+0xfb6>
 8009066:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009068:	e9c4 5600 	strd	r5, r6, [r4]
 800906c:	4433      	add	r3, r6
 800906e:	9328      	str	r3, [sp, #160]	; 0xa0
 8009070:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009072:	3301      	adds	r3, #1
 8009074:	2b07      	cmp	r3, #7
 8009076:	9327      	str	r3, [sp, #156]	; 0x9c
 8009078:	f300 80db 	bgt.w	8009232 <_svfprintf_r+0x116a>
 800907c:	3408      	adds	r4, #8
 800907e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009080:	9b08      	ldr	r3, [sp, #32]
 8009082:	2e00      	cmp	r6, #0
 8009084:	eba3 0505 	sub.w	r5, r3, r5
 8009088:	bfa8      	it	ge
 800908a:	1bad      	subge	r5, r5, r6
 800908c:	2d00      	cmp	r5, #0
 800908e:	f77f abe2 	ble.w	8008856 <_svfprintf_r+0x78e>
 8009092:	f04f 0810 	mov.w	r8, #16
 8009096:	4e6c      	ldr	r6, [pc, #432]	; (8009248 <_svfprintf_r+0x1180>)
 8009098:	2d10      	cmp	r5, #16
 800909a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800909e:	f104 0108 	add.w	r1, r4, #8
 80090a2:	f103 0301 	add.w	r3, r3, #1
 80090a6:	6026      	str	r6, [r4, #0]
 80090a8:	f77f aec1 	ble.w	8008e2e <_svfprintf_r+0xd66>
 80090ac:	3210      	adds	r2, #16
 80090ae:	2b07      	cmp	r3, #7
 80090b0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80090b4:	f8c4 8004 	str.w	r8, [r4, #4]
 80090b8:	dd08      	ble.n	80090cc <_svfprintf_r+0x1004>
 80090ba:	4659      	mov	r1, fp
 80090bc:	4648      	mov	r0, r9
 80090be:	aa26      	add	r2, sp, #152	; 0x98
 80090c0:	f003 fcfa 	bl	800cab8 <__ssprint_r>
 80090c4:	2800      	cmp	r0, #0
 80090c6:	f040 8177 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 80090ca:	a929      	add	r1, sp, #164	; 0xa4
 80090cc:	460c      	mov	r4, r1
 80090ce:	3d10      	subs	r5, #16
 80090d0:	e7e2      	b.n	8009098 <_svfprintf_r+0xfd0>
 80090d2:	4659      	mov	r1, fp
 80090d4:	4648      	mov	r0, r9
 80090d6:	aa26      	add	r2, sp, #152	; 0x98
 80090d8:	f003 fcee 	bl	800cab8 <__ssprint_r>
 80090dc:	2800      	cmp	r0, #0
 80090de:	f040 816b 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 80090e2:	ac29      	add	r4, sp, #164	; 0xa4
 80090e4:	e767      	b.n	8008fb6 <_svfprintf_r+0xeee>
 80090e6:	2010      	movs	r0, #16
 80090e8:	2b07      	cmp	r3, #7
 80090ea:	4402      	add	r2, r0
 80090ec:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80090f0:	6060      	str	r0, [r4, #4]
 80090f2:	dd08      	ble.n	8009106 <_svfprintf_r+0x103e>
 80090f4:	4659      	mov	r1, fp
 80090f6:	4648      	mov	r0, r9
 80090f8:	aa26      	add	r2, sp, #152	; 0x98
 80090fa:	f003 fcdd 	bl	800cab8 <__ssprint_r>
 80090fe:	2800      	cmp	r0, #0
 8009100:	f040 815a 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8009104:	a929      	add	r1, sp, #164	; 0xa4
 8009106:	460c      	mov	r4, r1
 8009108:	3e10      	subs	r6, #16
 800910a:	e75e      	b.n	8008fca <_svfprintf_r+0xf02>
 800910c:	460c      	mov	r4, r1
 800910e:	e777      	b.n	8009000 <_svfprintf_r+0xf38>
 8009110:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009112:	2b00      	cmp	r3, #0
 8009114:	d052      	beq.n	80091bc <_svfprintf_r+0x10f4>
 8009116:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009118:	3b01      	subs	r3, #1
 800911a:	930c      	str	r3, [sp, #48]	; 0x30
 800911c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800911e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009120:	6023      	str	r3, [r4, #0]
 8009122:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009124:	6063      	str	r3, [r4, #4]
 8009126:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009128:	4413      	add	r3, r2
 800912a:	9328      	str	r3, [sp, #160]	; 0xa0
 800912c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800912e:	3301      	adds	r3, #1
 8009130:	2b07      	cmp	r3, #7
 8009132:	9327      	str	r3, [sp, #156]	; 0x9c
 8009134:	dc49      	bgt.n	80091ca <_svfprintf_r+0x1102>
 8009136:	3408      	adds	r4, #8
 8009138:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800913c:	eb03 0802 	add.w	r8, r3, r2
 8009140:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009142:	eba8 0805 	sub.w	r8, r8, r5
 8009146:	781b      	ldrb	r3, [r3, #0]
 8009148:	4598      	cmp	r8, r3
 800914a:	bfa8      	it	ge
 800914c:	4698      	movge	r8, r3
 800914e:	f1b8 0f00 	cmp.w	r8, #0
 8009152:	dd0a      	ble.n	800916a <_svfprintf_r+0x10a2>
 8009154:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009156:	e9c4 5800 	strd	r5, r8, [r4]
 800915a:	4443      	add	r3, r8
 800915c:	9328      	str	r3, [sp, #160]	; 0xa0
 800915e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009160:	3301      	adds	r3, #1
 8009162:	2b07      	cmp	r3, #7
 8009164:	9327      	str	r3, [sp, #156]	; 0x9c
 8009166:	dc3a      	bgt.n	80091de <_svfprintf_r+0x1116>
 8009168:	3408      	adds	r4, #8
 800916a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800916c:	f1b8 0f00 	cmp.w	r8, #0
 8009170:	781b      	ldrb	r3, [r3, #0]
 8009172:	bfb4      	ite	lt
 8009174:	4698      	movlt	r8, r3
 8009176:	eba3 0808 	subge.w	r8, r3, r8
 800917a:	f1b8 0f00 	cmp.w	r8, #0
 800917e:	dd19      	ble.n	80091b4 <_svfprintf_r+0x10ec>
 8009180:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8009184:	f1b8 0f10 	cmp.w	r8, #16
 8009188:	f102 0201 	add.w	r2, r2, #1
 800918c:	f104 0108 	add.w	r1, r4, #8
 8009190:	6026      	str	r6, [r4, #0]
 8009192:	dc2e      	bgt.n	80091f2 <_svfprintf_r+0x112a>
 8009194:	4443      	add	r3, r8
 8009196:	2a07      	cmp	r2, #7
 8009198:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800919c:	f8c4 8004 	str.w	r8, [r4, #4]
 80091a0:	dd3b      	ble.n	800921a <_svfprintf_r+0x1152>
 80091a2:	4659      	mov	r1, fp
 80091a4:	4648      	mov	r0, r9
 80091a6:	aa26      	add	r2, sp, #152	; 0x98
 80091a8:	f003 fc86 	bl	800cab8 <__ssprint_r>
 80091ac:	2800      	cmp	r0, #0
 80091ae:	f040 8103 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 80091b2:	ac29      	add	r4, sp, #164	; 0xa4
 80091b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80091b6:	781b      	ldrb	r3, [r3, #0]
 80091b8:	441d      	add	r5, r3
 80091ba:	e727      	b.n	800900c <_svfprintf_r+0xf44>
 80091bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80091be:	3b01      	subs	r3, #1
 80091c0:	930e      	str	r3, [sp, #56]	; 0x38
 80091c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091c4:	3b01      	subs	r3, #1
 80091c6:	930d      	str	r3, [sp, #52]	; 0x34
 80091c8:	e7a8      	b.n	800911c <_svfprintf_r+0x1054>
 80091ca:	4659      	mov	r1, fp
 80091cc:	4648      	mov	r0, r9
 80091ce:	aa26      	add	r2, sp, #152	; 0x98
 80091d0:	f003 fc72 	bl	800cab8 <__ssprint_r>
 80091d4:	2800      	cmp	r0, #0
 80091d6:	f040 80ef 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 80091da:	ac29      	add	r4, sp, #164	; 0xa4
 80091dc:	e7ac      	b.n	8009138 <_svfprintf_r+0x1070>
 80091de:	4659      	mov	r1, fp
 80091e0:	4648      	mov	r0, r9
 80091e2:	aa26      	add	r2, sp, #152	; 0x98
 80091e4:	f003 fc68 	bl	800cab8 <__ssprint_r>
 80091e8:	2800      	cmp	r0, #0
 80091ea:	f040 80e5 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 80091ee:	ac29      	add	r4, sp, #164	; 0xa4
 80091f0:	e7bb      	b.n	800916a <_svfprintf_r+0x10a2>
 80091f2:	2010      	movs	r0, #16
 80091f4:	2a07      	cmp	r2, #7
 80091f6:	4403      	add	r3, r0
 80091f8:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80091fc:	6060      	str	r0, [r4, #4]
 80091fe:	dd08      	ble.n	8009212 <_svfprintf_r+0x114a>
 8009200:	4659      	mov	r1, fp
 8009202:	4648      	mov	r0, r9
 8009204:	aa26      	add	r2, sp, #152	; 0x98
 8009206:	f003 fc57 	bl	800cab8 <__ssprint_r>
 800920a:	2800      	cmp	r0, #0
 800920c:	f040 80d4 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8009210:	a929      	add	r1, sp, #164	; 0xa4
 8009212:	460c      	mov	r4, r1
 8009214:	f1a8 0810 	sub.w	r8, r8, #16
 8009218:	e7b2      	b.n	8009180 <_svfprintf_r+0x10b8>
 800921a:	460c      	mov	r4, r1
 800921c:	e7ca      	b.n	80091b4 <_svfprintf_r+0x10ec>
 800921e:	4659      	mov	r1, fp
 8009220:	4648      	mov	r0, r9
 8009222:	aa26      	add	r2, sp, #152	; 0x98
 8009224:	f003 fc48 	bl	800cab8 <__ssprint_r>
 8009228:	2800      	cmp	r0, #0
 800922a:	f040 80c5 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 800922e:	ac29      	add	r4, sp, #164	; 0xa4
 8009230:	e70e      	b.n	8009050 <_svfprintf_r+0xf88>
 8009232:	4659      	mov	r1, fp
 8009234:	4648      	mov	r0, r9
 8009236:	aa26      	add	r2, sp, #152	; 0x98
 8009238:	f003 fc3e 	bl	800cab8 <__ssprint_r>
 800923c:	2800      	cmp	r0, #0
 800923e:	f040 80bb 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8009242:	ac29      	add	r4, sp, #164	; 0xa4
 8009244:	e71b      	b.n	800907e <_svfprintf_r+0xfb6>
 8009246:	bf00      	nop
 8009248:	08016918 	.word	0x08016918
 800924c:	9a08      	ldr	r2, [sp, #32]
 800924e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009250:	2a01      	cmp	r2, #1
 8009252:	9a07      	ldr	r2, [sp, #28]
 8009254:	f106 0601 	add.w	r6, r6, #1
 8009258:	6022      	str	r2, [r4, #0]
 800925a:	f04f 0201 	mov.w	r2, #1
 800925e:	f103 0301 	add.w	r3, r3, #1
 8009262:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009266:	f104 0508 	add.w	r5, r4, #8
 800926a:	6062      	str	r2, [r4, #4]
 800926c:	dc02      	bgt.n	8009274 <_svfprintf_r+0x11ac>
 800926e:	f01a 0f01 	tst.w	sl, #1
 8009272:	d07a      	beq.n	800936a <_svfprintf_r+0x12a2>
 8009274:	2b07      	cmp	r3, #7
 8009276:	dd08      	ble.n	800928a <_svfprintf_r+0x11c2>
 8009278:	4659      	mov	r1, fp
 800927a:	4648      	mov	r0, r9
 800927c:	aa26      	add	r2, sp, #152	; 0x98
 800927e:	f003 fc1b 	bl	800cab8 <__ssprint_r>
 8009282:	2800      	cmp	r0, #0
 8009284:	f040 8098 	bne.w	80093b8 <_svfprintf_r+0x12f0>
 8009288:	ad29      	add	r5, sp, #164	; 0xa4
 800928a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800928c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800928e:	602b      	str	r3, [r5, #0]
 8009290:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009292:	606b      	str	r3, [r5, #4]
 8009294:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009296:	4413      	add	r3, r2
 8009298:	9328      	str	r3, [sp, #160]	; 0xa0
 800929a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800929c:	3301      	adds	r3, #1
 800929e:	2b07      	cmp	r3, #7
 80092a0:	9327      	str	r3, [sp, #156]	; 0x9c
 80092a2:	dc32      	bgt.n	800930a <_svfprintf_r+0x1242>
 80092a4:	3508      	adds	r5, #8
 80092a6:	9b08      	ldr	r3, [sp, #32]
 80092a8:	2200      	movs	r2, #0
 80092aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80092ae:	1e5c      	subs	r4, r3, #1
 80092b0:	2300      	movs	r3, #0
 80092b2:	f7f7 fb79 	bl	80009a8 <__aeabi_dcmpeq>
 80092b6:	2800      	cmp	r0, #0
 80092b8:	d130      	bne.n	800931c <_svfprintf_r+0x1254>
 80092ba:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80092bc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80092be:	9807      	ldr	r0, [sp, #28]
 80092c0:	9a08      	ldr	r2, [sp, #32]
 80092c2:	3101      	adds	r1, #1
 80092c4:	3b01      	subs	r3, #1
 80092c6:	3001      	adds	r0, #1
 80092c8:	4413      	add	r3, r2
 80092ca:	2907      	cmp	r1, #7
 80092cc:	e9c5 0400 	strd	r0, r4, [r5]
 80092d0:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 80092d4:	dd4c      	ble.n	8009370 <_svfprintf_r+0x12a8>
 80092d6:	4659      	mov	r1, fp
 80092d8:	4648      	mov	r0, r9
 80092da:	aa26      	add	r2, sp, #152	; 0x98
 80092dc:	f003 fbec 	bl	800cab8 <__ssprint_r>
 80092e0:	2800      	cmp	r0, #0
 80092e2:	d169      	bne.n	80093b8 <_svfprintf_r+0x12f0>
 80092e4:	ad29      	add	r5, sp, #164	; 0xa4
 80092e6:	ab22      	add	r3, sp, #136	; 0x88
 80092e8:	602b      	str	r3, [r5, #0]
 80092ea:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80092ec:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80092ee:	606b      	str	r3, [r5, #4]
 80092f0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80092f2:	4413      	add	r3, r2
 80092f4:	9328      	str	r3, [sp, #160]	; 0xa0
 80092f6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80092f8:	3301      	adds	r3, #1
 80092fa:	2b07      	cmp	r3, #7
 80092fc:	9327      	str	r3, [sp, #156]	; 0x9c
 80092fe:	f73f ad9d 	bgt.w	8008e3c <_svfprintf_r+0xd74>
 8009302:	f105 0408 	add.w	r4, r5, #8
 8009306:	f7ff baa6 	b.w	8008856 <_svfprintf_r+0x78e>
 800930a:	4659      	mov	r1, fp
 800930c:	4648      	mov	r0, r9
 800930e:	aa26      	add	r2, sp, #152	; 0x98
 8009310:	f003 fbd2 	bl	800cab8 <__ssprint_r>
 8009314:	2800      	cmp	r0, #0
 8009316:	d14f      	bne.n	80093b8 <_svfprintf_r+0x12f0>
 8009318:	ad29      	add	r5, sp, #164	; 0xa4
 800931a:	e7c4      	b.n	80092a6 <_svfprintf_r+0x11de>
 800931c:	2c00      	cmp	r4, #0
 800931e:	dde2      	ble.n	80092e6 <_svfprintf_r+0x121e>
 8009320:	f04f 0810 	mov.w	r8, #16
 8009324:	4e51      	ldr	r6, [pc, #324]	; (800946c <_svfprintf_r+0x13a4>)
 8009326:	2c10      	cmp	r4, #16
 8009328:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800932c:	f105 0108 	add.w	r1, r5, #8
 8009330:	f103 0301 	add.w	r3, r3, #1
 8009334:	602e      	str	r6, [r5, #0]
 8009336:	dc07      	bgt.n	8009348 <_svfprintf_r+0x1280>
 8009338:	606c      	str	r4, [r5, #4]
 800933a:	2b07      	cmp	r3, #7
 800933c:	4414      	add	r4, r2
 800933e:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8009342:	dcc8      	bgt.n	80092d6 <_svfprintf_r+0x120e>
 8009344:	460d      	mov	r5, r1
 8009346:	e7ce      	b.n	80092e6 <_svfprintf_r+0x121e>
 8009348:	3210      	adds	r2, #16
 800934a:	2b07      	cmp	r3, #7
 800934c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009350:	f8c5 8004 	str.w	r8, [r5, #4]
 8009354:	dd06      	ble.n	8009364 <_svfprintf_r+0x129c>
 8009356:	4659      	mov	r1, fp
 8009358:	4648      	mov	r0, r9
 800935a:	aa26      	add	r2, sp, #152	; 0x98
 800935c:	f003 fbac 	bl	800cab8 <__ssprint_r>
 8009360:	bb50      	cbnz	r0, 80093b8 <_svfprintf_r+0x12f0>
 8009362:	a929      	add	r1, sp, #164	; 0xa4
 8009364:	460d      	mov	r5, r1
 8009366:	3c10      	subs	r4, #16
 8009368:	e7dd      	b.n	8009326 <_svfprintf_r+0x125e>
 800936a:	2b07      	cmp	r3, #7
 800936c:	ddbb      	ble.n	80092e6 <_svfprintf_r+0x121e>
 800936e:	e7b2      	b.n	80092d6 <_svfprintf_r+0x120e>
 8009370:	3508      	adds	r5, #8
 8009372:	e7b8      	b.n	80092e6 <_svfprintf_r+0x121e>
 8009374:	460c      	mov	r4, r1
 8009376:	f7ff ba6e 	b.w	8008856 <_svfprintf_r+0x78e>
 800937a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800937e:	1a9d      	subs	r5, r3, r2
 8009380:	2d00      	cmp	r5, #0
 8009382:	f77f aa6c 	ble.w	800885e <_svfprintf_r+0x796>
 8009386:	f04f 0810 	mov.w	r8, #16
 800938a:	4e39      	ldr	r6, [pc, #228]	; (8009470 <_svfprintf_r+0x13a8>)
 800938c:	2d10      	cmp	r5, #16
 800938e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009392:	6026      	str	r6, [r4, #0]
 8009394:	f103 0301 	add.w	r3, r3, #1
 8009398:	dc17      	bgt.n	80093ca <_svfprintf_r+0x1302>
 800939a:	6065      	str	r5, [r4, #4]
 800939c:	2b07      	cmp	r3, #7
 800939e:	4415      	add	r5, r2
 80093a0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80093a4:	f77f aa5b 	ble.w	800885e <_svfprintf_r+0x796>
 80093a8:	4659      	mov	r1, fp
 80093aa:	4648      	mov	r0, r9
 80093ac:	aa26      	add	r2, sp, #152	; 0x98
 80093ae:	f003 fb83 	bl	800cab8 <__ssprint_r>
 80093b2:	2800      	cmp	r0, #0
 80093b4:	f43f aa53 	beq.w	800885e <_svfprintf_r+0x796>
 80093b8:	2f00      	cmp	r7, #0
 80093ba:	f43f a87e 	beq.w	80084ba <_svfprintf_r+0x3f2>
 80093be:	4639      	mov	r1, r7
 80093c0:	4648      	mov	r0, r9
 80093c2:	f002 fb3d 	bl	800ba40 <_free_r>
 80093c6:	f7ff b878 	b.w	80084ba <_svfprintf_r+0x3f2>
 80093ca:	3210      	adds	r2, #16
 80093cc:	2b07      	cmp	r3, #7
 80093ce:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80093d2:	f8c4 8004 	str.w	r8, [r4, #4]
 80093d6:	dc02      	bgt.n	80093de <_svfprintf_r+0x1316>
 80093d8:	3408      	adds	r4, #8
 80093da:	3d10      	subs	r5, #16
 80093dc:	e7d6      	b.n	800938c <_svfprintf_r+0x12c4>
 80093de:	4659      	mov	r1, fp
 80093e0:	4648      	mov	r0, r9
 80093e2:	aa26      	add	r2, sp, #152	; 0x98
 80093e4:	f003 fb68 	bl	800cab8 <__ssprint_r>
 80093e8:	2800      	cmp	r0, #0
 80093ea:	d1e5      	bne.n	80093b8 <_svfprintf_r+0x12f0>
 80093ec:	ac29      	add	r4, sp, #164	; 0xa4
 80093ee:	e7f4      	b.n	80093da <_svfprintf_r+0x1312>
 80093f0:	4639      	mov	r1, r7
 80093f2:	4648      	mov	r0, r9
 80093f4:	f002 fb24 	bl	800ba40 <_free_r>
 80093f8:	f7ff ba48 	b.w	800888c <_svfprintf_r+0x7c4>
 80093fc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80093fe:	2b00      	cmp	r3, #0
 8009400:	f43f a85b 	beq.w	80084ba <_svfprintf_r+0x3f2>
 8009404:	4659      	mov	r1, fp
 8009406:	4648      	mov	r0, r9
 8009408:	aa26      	add	r2, sp, #152	; 0x98
 800940a:	f003 fb55 	bl	800cab8 <__ssprint_r>
 800940e:	f7ff b854 	b.w	80084ba <_svfprintf_r+0x3f2>
 8009412:	ea56 0207 	orrs.w	r2, r6, r7
 8009416:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800941a:	f43f ab54 	beq.w	8008ac6 <_svfprintf_r+0x9fe>
 800941e:	2b01      	cmp	r3, #1
 8009420:	f43f abea 	beq.w	8008bf8 <_svfprintf_r+0xb30>
 8009424:	2b02      	cmp	r3, #2
 8009426:	ab52      	add	r3, sp, #328	; 0x148
 8009428:	9307      	str	r3, [sp, #28]
 800942a:	f43f ac3d 	beq.w	8008ca8 <_svfprintf_r+0xbe0>
 800942e:	9907      	ldr	r1, [sp, #28]
 8009430:	f006 0307 	and.w	r3, r6, #7
 8009434:	460a      	mov	r2, r1
 8009436:	3330      	adds	r3, #48	; 0x30
 8009438:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800943c:	9207      	str	r2, [sp, #28]
 800943e:	08f2      	lsrs	r2, r6, #3
 8009440:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8009444:	08f8      	lsrs	r0, r7, #3
 8009446:	4616      	mov	r6, r2
 8009448:	4607      	mov	r7, r0
 800944a:	ea56 0207 	orrs.w	r2, r6, r7
 800944e:	d1ee      	bne.n	800942e <_svfprintf_r+0x1366>
 8009450:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009452:	07d2      	lsls	r2, r2, #31
 8009454:	f57f ac16 	bpl.w	8008c84 <_svfprintf_r+0xbbc>
 8009458:	2b30      	cmp	r3, #48	; 0x30
 800945a:	f43f ac13 	beq.w	8008c84 <_svfprintf_r+0xbbc>
 800945e:	2330      	movs	r3, #48	; 0x30
 8009460:	9a07      	ldr	r2, [sp, #28]
 8009462:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009466:	1e8b      	subs	r3, r1, #2
 8009468:	9307      	str	r3, [sp, #28]
 800946a:	e40b      	b.n	8008c84 <_svfprintf_r+0xbbc>
 800946c:	08016918 	.word	0x08016918
 8009470:	08016908 	.word	0x08016908

08009474 <sysconf>:
 8009474:	2808      	cmp	r0, #8
 8009476:	b508      	push	{r3, lr}
 8009478:	d006      	beq.n	8009488 <sysconf+0x14>
 800947a:	f7fe fad3 	bl	8007a24 <__errno>
 800947e:	2316      	movs	r3, #22
 8009480:	6003      	str	r3, [r0, #0]
 8009482:	f04f 30ff 	mov.w	r0, #4294967295
 8009486:	bd08      	pop	{r3, pc}
 8009488:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800948c:	e7fb      	b.n	8009486 <sysconf+0x12>
	...

08009490 <_vfprintf_r>:
 8009490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009494:	b0d3      	sub	sp, #332	; 0x14c
 8009496:	468a      	mov	sl, r1
 8009498:	4691      	mov	r9, r2
 800949a:	461c      	mov	r4, r3
 800949c:	461e      	mov	r6, r3
 800949e:	4683      	mov	fp, r0
 80094a0:	f002 fcf8 	bl	800be94 <_localeconv_r>
 80094a4:	6803      	ldr	r3, [r0, #0]
 80094a6:	4618      	mov	r0, r3
 80094a8:	9318      	str	r3, [sp, #96]	; 0x60
 80094aa:	f7f6 fe51 	bl	8000150 <strlen>
 80094ae:	9012      	str	r0, [sp, #72]	; 0x48
 80094b0:	f1bb 0f00 	cmp.w	fp, #0
 80094b4:	d005      	beq.n	80094c2 <_vfprintf_r+0x32>
 80094b6:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 80094ba:	b913      	cbnz	r3, 80094c2 <_vfprintf_r+0x32>
 80094bc:	4658      	mov	r0, fp
 80094be:	f002 fa2f 	bl	800b920 <__sinit>
 80094c2:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80094c6:	07da      	lsls	r2, r3, #31
 80094c8:	d407      	bmi.n	80094da <_vfprintf_r+0x4a>
 80094ca:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80094ce:	059b      	lsls	r3, r3, #22
 80094d0:	d403      	bmi.n	80094da <_vfprintf_r+0x4a>
 80094d2:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 80094d6:	f002 fce3 	bl	800bea0 <__retarget_lock_acquire_recursive>
 80094da:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 80094de:	049f      	lsls	r7, r3, #18
 80094e0:	d409      	bmi.n	80094f6 <_vfprintf_r+0x66>
 80094e2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80094e6:	f8aa 300c 	strh.w	r3, [sl, #12]
 80094ea:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80094ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80094f2:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 80094f6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80094fa:	071d      	lsls	r5, r3, #28
 80094fc:	d502      	bpl.n	8009504 <_vfprintf_r+0x74>
 80094fe:	f8da 3010 	ldr.w	r3, [sl, #16]
 8009502:	b9c3      	cbnz	r3, 8009536 <_vfprintf_r+0xa6>
 8009504:	4651      	mov	r1, sl
 8009506:	4658      	mov	r0, fp
 8009508:	f001 fa5c 	bl	800a9c4 <__swsetup_r>
 800950c:	b198      	cbz	r0, 8009536 <_vfprintf_r+0xa6>
 800950e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8009512:	07dc      	lsls	r4, r3, #31
 8009514:	d506      	bpl.n	8009524 <_vfprintf_r+0x94>
 8009516:	f04f 33ff 	mov.w	r3, #4294967295
 800951a:	9313      	str	r3, [sp, #76]	; 0x4c
 800951c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800951e:	b053      	add	sp, #332	; 0x14c
 8009520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009524:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009528:	0598      	lsls	r0, r3, #22
 800952a:	d4f4      	bmi.n	8009516 <_vfprintf_r+0x86>
 800952c:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8009530:	f002 fcb7 	bl	800bea2 <__retarget_lock_release_recursive>
 8009534:	e7ef      	b.n	8009516 <_vfprintf_r+0x86>
 8009536:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800953a:	f003 021a 	and.w	r2, r3, #26
 800953e:	2a0a      	cmp	r2, #10
 8009540:	d115      	bne.n	800956e <_vfprintf_r+0xde>
 8009542:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8009546:	2a00      	cmp	r2, #0
 8009548:	db11      	blt.n	800956e <_vfprintf_r+0xde>
 800954a:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 800954e:	07d1      	lsls	r1, r2, #31
 8009550:	d405      	bmi.n	800955e <_vfprintf_r+0xce>
 8009552:	059a      	lsls	r2, r3, #22
 8009554:	d403      	bmi.n	800955e <_vfprintf_r+0xce>
 8009556:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800955a:	f002 fca2 	bl	800bea2 <__retarget_lock_release_recursive>
 800955e:	4623      	mov	r3, r4
 8009560:	464a      	mov	r2, r9
 8009562:	4651      	mov	r1, sl
 8009564:	4658      	mov	r0, fp
 8009566:	f001 f9b3 	bl	800a8d0 <__sbprintf>
 800956a:	9013      	str	r0, [sp, #76]	; 0x4c
 800956c:	e7d6      	b.n	800951c <_vfprintf_r+0x8c>
 800956e:	2500      	movs	r5, #0
 8009570:	2200      	movs	r2, #0
 8009572:	2300      	movs	r3, #0
 8009574:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8009578:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800957c:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8009580:	ac29      	add	r4, sp, #164	; 0xa4
 8009582:	9426      	str	r4, [sp, #152]	; 0x98
 8009584:	9508      	str	r5, [sp, #32]
 8009586:	950e      	str	r5, [sp, #56]	; 0x38
 8009588:	9516      	str	r5, [sp, #88]	; 0x58
 800958a:	9519      	str	r5, [sp, #100]	; 0x64
 800958c:	9513      	str	r5, [sp, #76]	; 0x4c
 800958e:	464b      	mov	r3, r9
 8009590:	461d      	mov	r5, r3
 8009592:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009596:	b10a      	cbz	r2, 800959c <_vfprintf_r+0x10c>
 8009598:	2a25      	cmp	r2, #37	; 0x25
 800959a:	d1f9      	bne.n	8009590 <_vfprintf_r+0x100>
 800959c:	ebb5 0709 	subs.w	r7, r5, r9
 80095a0:	d00d      	beq.n	80095be <_vfprintf_r+0x12e>
 80095a2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80095a4:	e9c4 9700 	strd	r9, r7, [r4]
 80095a8:	443b      	add	r3, r7
 80095aa:	9328      	str	r3, [sp, #160]	; 0xa0
 80095ac:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80095ae:	3301      	adds	r3, #1
 80095b0:	2b07      	cmp	r3, #7
 80095b2:	9327      	str	r3, [sp, #156]	; 0x9c
 80095b4:	dc7a      	bgt.n	80096ac <_vfprintf_r+0x21c>
 80095b6:	3408      	adds	r4, #8
 80095b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80095ba:	443b      	add	r3, r7
 80095bc:	9313      	str	r3, [sp, #76]	; 0x4c
 80095be:	782b      	ldrb	r3, [r5, #0]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	f001 813d 	beq.w	800a840 <_vfprintf_r+0x13b0>
 80095c6:	2300      	movs	r3, #0
 80095c8:	f04f 32ff 	mov.w	r2, #4294967295
 80095cc:	4698      	mov	r8, r3
 80095ce:	270a      	movs	r7, #10
 80095d0:	212b      	movs	r1, #43	; 0x2b
 80095d2:	3501      	adds	r5, #1
 80095d4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80095d8:	9207      	str	r2, [sp, #28]
 80095da:	9314      	str	r3, [sp, #80]	; 0x50
 80095dc:	462a      	mov	r2, r5
 80095de:	f812 3b01 	ldrb.w	r3, [r2], #1
 80095e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80095e4:	4613      	mov	r3, r2
 80095e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80095e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095ea:	3b20      	subs	r3, #32
 80095ec:	2b5a      	cmp	r3, #90	; 0x5a
 80095ee:	f200 85a6 	bhi.w	800a13e <_vfprintf_r+0xcae>
 80095f2:	e8df f013 	tbh	[pc, r3, lsl #1]
 80095f6:	007e      	.short	0x007e
 80095f8:	05a405a4 	.word	0x05a405a4
 80095fc:	05a40086 	.word	0x05a40086
 8009600:	05a405a4 	.word	0x05a405a4
 8009604:	05a40065 	.word	0x05a40065
 8009608:	008905a4 	.word	0x008905a4
 800960c:	05a40093 	.word	0x05a40093
 8009610:	00960090 	.word	0x00960090
 8009614:	00b205a4 	.word	0x00b205a4
 8009618:	00b500b5 	.word	0x00b500b5
 800961c:	00b500b5 	.word	0x00b500b5
 8009620:	00b500b5 	.word	0x00b500b5
 8009624:	00b500b5 	.word	0x00b500b5
 8009628:	05a400b5 	.word	0x05a400b5
 800962c:	05a405a4 	.word	0x05a405a4
 8009630:	05a405a4 	.word	0x05a405a4
 8009634:	05a405a4 	.word	0x05a405a4
 8009638:	05a4011f 	.word	0x05a4011f
 800963c:	00f500e2 	.word	0x00f500e2
 8009640:	011f011f 	.word	0x011f011f
 8009644:	05a4011f 	.word	0x05a4011f
 8009648:	05a405a4 	.word	0x05a405a4
 800964c:	00c505a4 	.word	0x00c505a4
 8009650:	05a405a4 	.word	0x05a405a4
 8009654:	05a40484 	.word	0x05a40484
 8009658:	05a405a4 	.word	0x05a405a4
 800965c:	05a404cb 	.word	0x05a404cb
 8009660:	05a404ec 	.word	0x05a404ec
 8009664:	050b05a4 	.word	0x050b05a4
 8009668:	05a405a4 	.word	0x05a405a4
 800966c:	05a405a4 	.word	0x05a405a4
 8009670:	05a405a4 	.word	0x05a405a4
 8009674:	05a405a4 	.word	0x05a405a4
 8009678:	05a4011f 	.word	0x05a4011f
 800967c:	00f700e2 	.word	0x00f700e2
 8009680:	011f011f 	.word	0x011f011f
 8009684:	00c8011f 	.word	0x00c8011f
 8009688:	00dc00f7 	.word	0x00dc00f7
 800968c:	00d505a4 	.word	0x00d505a4
 8009690:	046105a4 	.word	0x046105a4
 8009694:	04ba0486 	.word	0x04ba0486
 8009698:	05a400dc 	.word	0x05a400dc
 800969c:	007c04cb 	.word	0x007c04cb
 80096a0:	05a404ee 	.word	0x05a404ee
 80096a4:	052805a4 	.word	0x052805a4
 80096a8:	007c05a4 	.word	0x007c05a4
 80096ac:	4651      	mov	r1, sl
 80096ae:	4658      	mov	r0, fp
 80096b0:	aa26      	add	r2, sp, #152	; 0x98
 80096b2:	f003 fa7c 	bl	800cbae <__sprint_r>
 80096b6:	2800      	cmp	r0, #0
 80096b8:	f040 8127 	bne.w	800990a <_vfprintf_r+0x47a>
 80096bc:	ac29      	add	r4, sp, #164	; 0xa4
 80096be:	e77b      	b.n	80095b8 <_vfprintf_r+0x128>
 80096c0:	4658      	mov	r0, fp
 80096c2:	f002 fbe7 	bl	800be94 <_localeconv_r>
 80096c6:	6843      	ldr	r3, [r0, #4]
 80096c8:	4618      	mov	r0, r3
 80096ca:	9319      	str	r3, [sp, #100]	; 0x64
 80096cc:	f7f6 fd40 	bl	8000150 <strlen>
 80096d0:	9016      	str	r0, [sp, #88]	; 0x58
 80096d2:	4658      	mov	r0, fp
 80096d4:	f002 fbde 	bl	800be94 <_localeconv_r>
 80096d8:	6883      	ldr	r3, [r0, #8]
 80096da:	212b      	movs	r1, #43	; 0x2b
 80096dc:	930e      	str	r3, [sp, #56]	; 0x38
 80096de:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80096e0:	b12b      	cbz	r3, 80096ee <_vfprintf_r+0x25e>
 80096e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80096e4:	b11b      	cbz	r3, 80096ee <_vfprintf_r+0x25e>
 80096e6:	781b      	ldrb	r3, [r3, #0]
 80096e8:	b10b      	cbz	r3, 80096ee <_vfprintf_r+0x25e>
 80096ea:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 80096ee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80096f0:	e774      	b.n	80095dc <_vfprintf_r+0x14c>
 80096f2:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d1f9      	bne.n	80096ee <_vfprintf_r+0x25e>
 80096fa:	2320      	movs	r3, #32
 80096fc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009700:	e7f5      	b.n	80096ee <_vfprintf_r+0x25e>
 8009702:	f048 0801 	orr.w	r8, r8, #1
 8009706:	e7f2      	b.n	80096ee <_vfprintf_r+0x25e>
 8009708:	f856 3b04 	ldr.w	r3, [r6], #4
 800970c:	2b00      	cmp	r3, #0
 800970e:	9314      	str	r3, [sp, #80]	; 0x50
 8009710:	daed      	bge.n	80096ee <_vfprintf_r+0x25e>
 8009712:	425b      	negs	r3, r3
 8009714:	9314      	str	r3, [sp, #80]	; 0x50
 8009716:	f048 0804 	orr.w	r8, r8, #4
 800971a:	e7e8      	b.n	80096ee <_vfprintf_r+0x25e>
 800971c:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8009720:	e7e5      	b.n	80096ee <_vfprintf_r+0x25e>
 8009722:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009724:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009728:	2a2a      	cmp	r2, #42	; 0x2a
 800972a:	920b      	str	r2, [sp, #44]	; 0x2c
 800972c:	d112      	bne.n	8009754 <_vfprintf_r+0x2c4>
 800972e:	f856 0b04 	ldr.w	r0, [r6], #4
 8009732:	930f      	str	r3, [sp, #60]	; 0x3c
 8009734:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8009738:	9207      	str	r2, [sp, #28]
 800973a:	e7d8      	b.n	80096ee <_vfprintf_r+0x25e>
 800973c:	9807      	ldr	r0, [sp, #28]
 800973e:	fb07 2200 	mla	r2, r7, r0, r2
 8009742:	9207      	str	r2, [sp, #28]
 8009744:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009748:	920b      	str	r2, [sp, #44]	; 0x2c
 800974a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800974c:	3a30      	subs	r2, #48	; 0x30
 800974e:	2a09      	cmp	r2, #9
 8009750:	d9f4      	bls.n	800973c <_vfprintf_r+0x2ac>
 8009752:	e748      	b.n	80095e6 <_vfprintf_r+0x156>
 8009754:	2200      	movs	r2, #0
 8009756:	9207      	str	r2, [sp, #28]
 8009758:	e7f7      	b.n	800974a <_vfprintf_r+0x2ba>
 800975a:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800975e:	e7c6      	b.n	80096ee <_vfprintf_r+0x25e>
 8009760:	2200      	movs	r2, #0
 8009762:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009764:	9214      	str	r2, [sp, #80]	; 0x50
 8009766:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009768:	9814      	ldr	r0, [sp, #80]	; 0x50
 800976a:	3a30      	subs	r2, #48	; 0x30
 800976c:	fb07 2200 	mla	r2, r7, r0, r2
 8009770:	9214      	str	r2, [sp, #80]	; 0x50
 8009772:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009776:	920b      	str	r2, [sp, #44]	; 0x2c
 8009778:	3a30      	subs	r2, #48	; 0x30
 800977a:	2a09      	cmp	r2, #9
 800977c:	d9f3      	bls.n	8009766 <_vfprintf_r+0x2d6>
 800977e:	e732      	b.n	80095e6 <_vfprintf_r+0x156>
 8009780:	f048 0808 	orr.w	r8, r8, #8
 8009784:	e7b3      	b.n	80096ee <_vfprintf_r+0x25e>
 8009786:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009788:	781b      	ldrb	r3, [r3, #0]
 800978a:	2b68      	cmp	r3, #104	; 0x68
 800978c:	bf01      	itttt	eq
 800978e:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8009790:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8009794:	3301      	addeq	r3, #1
 8009796:	930f      	streq	r3, [sp, #60]	; 0x3c
 8009798:	bf18      	it	ne
 800979a:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 800979e:	e7a6      	b.n	80096ee <_vfprintf_r+0x25e>
 80097a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80097a2:	781b      	ldrb	r3, [r3, #0]
 80097a4:	2b6c      	cmp	r3, #108	; 0x6c
 80097a6:	d105      	bne.n	80097b4 <_vfprintf_r+0x324>
 80097a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80097aa:	3301      	adds	r3, #1
 80097ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80097ae:	f048 0820 	orr.w	r8, r8, #32
 80097b2:	e79c      	b.n	80096ee <_vfprintf_r+0x25e>
 80097b4:	f048 0810 	orr.w	r8, r8, #16
 80097b8:	e799      	b.n	80096ee <_vfprintf_r+0x25e>
 80097ba:	4632      	mov	r2, r6
 80097bc:	2000      	movs	r0, #0
 80097be:	f852 3b04 	ldr.w	r3, [r2], #4
 80097c2:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80097c6:	920a      	str	r2, [sp, #40]	; 0x28
 80097c8:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80097cc:	2301      	movs	r3, #1
 80097ce:	4607      	mov	r7, r0
 80097d0:	4606      	mov	r6, r0
 80097d2:	4605      	mov	r5, r0
 80097d4:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 80097d8:	9307      	str	r3, [sp, #28]
 80097da:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 80097de:	e1b4      	b.n	8009b4a <_vfprintf_r+0x6ba>
 80097e0:	f048 0810 	orr.w	r8, r8, #16
 80097e4:	f018 0f20 	tst.w	r8, #32
 80097e8:	d011      	beq.n	800980e <_vfprintf_r+0x37e>
 80097ea:	3607      	adds	r6, #7
 80097ec:	f026 0307 	bic.w	r3, r6, #7
 80097f0:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80097f4:	930a      	str	r3, [sp, #40]	; 0x28
 80097f6:	2e00      	cmp	r6, #0
 80097f8:	f177 0300 	sbcs.w	r3, r7, #0
 80097fc:	da05      	bge.n	800980a <_vfprintf_r+0x37a>
 80097fe:	232d      	movs	r3, #45	; 0x2d
 8009800:	4276      	negs	r6, r6
 8009802:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8009806:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800980a:	2301      	movs	r3, #1
 800980c:	e388      	b.n	8009f20 <_vfprintf_r+0xa90>
 800980e:	1d33      	adds	r3, r6, #4
 8009810:	f018 0f10 	tst.w	r8, #16
 8009814:	930a      	str	r3, [sp, #40]	; 0x28
 8009816:	d002      	beq.n	800981e <_vfprintf_r+0x38e>
 8009818:	6836      	ldr	r6, [r6, #0]
 800981a:	17f7      	asrs	r7, r6, #31
 800981c:	e7eb      	b.n	80097f6 <_vfprintf_r+0x366>
 800981e:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009822:	6836      	ldr	r6, [r6, #0]
 8009824:	d001      	beq.n	800982a <_vfprintf_r+0x39a>
 8009826:	b236      	sxth	r6, r6
 8009828:	e7f7      	b.n	800981a <_vfprintf_r+0x38a>
 800982a:	f418 7f00 	tst.w	r8, #512	; 0x200
 800982e:	bf18      	it	ne
 8009830:	b276      	sxtbne	r6, r6
 8009832:	e7f2      	b.n	800981a <_vfprintf_r+0x38a>
 8009834:	3607      	adds	r6, #7
 8009836:	f026 0307 	bic.w	r3, r6, #7
 800983a:	4619      	mov	r1, r3
 800983c:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8009840:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009844:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8009848:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800984c:	910a      	str	r1, [sp, #40]	; 0x28
 800984e:	f04f 32ff 	mov.w	r2, #4294967295
 8009852:	4630      	mov	r0, r6
 8009854:	4629      	mov	r1, r5
 8009856:	4b3c      	ldr	r3, [pc, #240]	; (8009948 <_vfprintf_r+0x4b8>)
 8009858:	f7f7 f8d8 	bl	8000a0c <__aeabi_dcmpun>
 800985c:	bb00      	cbnz	r0, 80098a0 <_vfprintf_r+0x410>
 800985e:	f04f 32ff 	mov.w	r2, #4294967295
 8009862:	4630      	mov	r0, r6
 8009864:	4629      	mov	r1, r5
 8009866:	4b38      	ldr	r3, [pc, #224]	; (8009948 <_vfprintf_r+0x4b8>)
 8009868:	f7f7 f8b2 	bl	80009d0 <__aeabi_dcmple>
 800986c:	b9c0      	cbnz	r0, 80098a0 <_vfprintf_r+0x410>
 800986e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009872:	2200      	movs	r2, #0
 8009874:	2300      	movs	r3, #0
 8009876:	f7f7 f8a1 	bl	80009bc <__aeabi_dcmplt>
 800987a:	b110      	cbz	r0, 8009882 <_vfprintf_r+0x3f2>
 800987c:	232d      	movs	r3, #45	; 0x2d
 800987e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009882:	4a32      	ldr	r2, [pc, #200]	; (800994c <_vfprintf_r+0x4bc>)
 8009884:	4832      	ldr	r0, [pc, #200]	; (8009950 <_vfprintf_r+0x4c0>)
 8009886:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009888:	2700      	movs	r7, #0
 800988a:	2b47      	cmp	r3, #71	; 0x47
 800988c:	bfd4      	ite	le
 800988e:	4691      	movle	r9, r2
 8009890:	4681      	movgt	r9, r0
 8009892:	2303      	movs	r3, #3
 8009894:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8009898:	9307      	str	r3, [sp, #28]
 800989a:	463e      	mov	r6, r7
 800989c:	f001 b80e 	b.w	800a8bc <_vfprintf_r+0x142c>
 80098a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80098a4:	4610      	mov	r0, r2
 80098a6:	4619      	mov	r1, r3
 80098a8:	f7f7 f8b0 	bl	8000a0c <__aeabi_dcmpun>
 80098ac:	4607      	mov	r7, r0
 80098ae:	b148      	cbz	r0, 80098c4 <_vfprintf_r+0x434>
 80098b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80098b2:	4a28      	ldr	r2, [pc, #160]	; (8009954 <_vfprintf_r+0x4c4>)
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	bfb8      	it	lt
 80098b8:	232d      	movlt	r3, #45	; 0x2d
 80098ba:	4827      	ldr	r0, [pc, #156]	; (8009958 <_vfprintf_r+0x4c8>)
 80098bc:	bfb8      	it	lt
 80098be:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80098c2:	e7e0      	b.n	8009886 <_vfprintf_r+0x3f6>
 80098c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098c6:	f023 0320 	bic.w	r3, r3, #32
 80098ca:	2b41      	cmp	r3, #65	; 0x41
 80098cc:	930c      	str	r3, [sp, #48]	; 0x30
 80098ce:	d12e      	bne.n	800992e <_vfprintf_r+0x49e>
 80098d0:	2330      	movs	r3, #48	; 0x30
 80098d2:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80098d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098d8:	f048 0802 	orr.w	r8, r8, #2
 80098dc:	2b61      	cmp	r3, #97	; 0x61
 80098de:	bf0c      	ite	eq
 80098e0:	2378      	moveq	r3, #120	; 0x78
 80098e2:	2358      	movne	r3, #88	; 0x58
 80098e4:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80098e8:	9b07      	ldr	r3, [sp, #28]
 80098ea:	2b63      	cmp	r3, #99	; 0x63
 80098ec:	dd36      	ble.n	800995c <_vfprintf_r+0x4cc>
 80098ee:	4658      	mov	r0, fp
 80098f0:	1c59      	adds	r1, r3, #1
 80098f2:	f7fe f8c9 	bl	8007a88 <_malloc_r>
 80098f6:	4681      	mov	r9, r0
 80098f8:	2800      	cmp	r0, #0
 80098fa:	f040 8201 	bne.w	8009d00 <_vfprintf_r+0x870>
 80098fe:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009902:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009906:	f8aa 300c 	strh.w	r3, [sl, #12]
 800990a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800990e:	07d9      	lsls	r1, r3, #31
 8009910:	d407      	bmi.n	8009922 <_vfprintf_r+0x492>
 8009912:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009916:	059a      	lsls	r2, r3, #22
 8009918:	d403      	bmi.n	8009922 <_vfprintf_r+0x492>
 800991a:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800991e:	f002 fac0 	bl	800bea2 <__retarget_lock_release_recursive>
 8009922:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009926:	065b      	lsls	r3, r3, #25
 8009928:	f57f adf8 	bpl.w	800951c <_vfprintf_r+0x8c>
 800992c:	e5f3      	b.n	8009516 <_vfprintf_r+0x86>
 800992e:	9b07      	ldr	r3, [sp, #28]
 8009930:	3301      	adds	r3, #1
 8009932:	f000 81e7 	beq.w	8009d04 <_vfprintf_r+0x874>
 8009936:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009938:	2b47      	cmp	r3, #71	; 0x47
 800993a:	d111      	bne.n	8009960 <_vfprintf_r+0x4d0>
 800993c:	9b07      	ldr	r3, [sp, #28]
 800993e:	b97b      	cbnz	r3, 8009960 <_vfprintf_r+0x4d0>
 8009940:	461f      	mov	r7, r3
 8009942:	2301      	movs	r3, #1
 8009944:	9307      	str	r3, [sp, #28]
 8009946:	e00b      	b.n	8009960 <_vfprintf_r+0x4d0>
 8009948:	7fefffff 	.word	0x7fefffff
 800994c:	080168d4 	.word	0x080168d4
 8009950:	080168d8 	.word	0x080168d8
 8009954:	080168dc 	.word	0x080168dc
 8009958:	080168e0 	.word	0x080168e0
 800995c:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8009960:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8009964:	9315      	str	r3, [sp, #84]	; 0x54
 8009966:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009968:	1e1d      	subs	r5, r3, #0
 800996a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800996c:	9308      	str	r3, [sp, #32]
 800996e:	bfb7      	itett	lt
 8009970:	462b      	movlt	r3, r5
 8009972:	2300      	movge	r3, #0
 8009974:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8009978:	232d      	movlt	r3, #45	; 0x2d
 800997a:	931c      	str	r3, [sp, #112]	; 0x70
 800997c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800997e:	2b41      	cmp	r3, #65	; 0x41
 8009980:	f040 81d8 	bne.w	8009d34 <_vfprintf_r+0x8a4>
 8009984:	aa20      	add	r2, sp, #128	; 0x80
 8009986:	4629      	mov	r1, r5
 8009988:	9808      	ldr	r0, [sp, #32]
 800998a:	f003 f80b 	bl	800c9a4 <frexp>
 800998e:	2200      	movs	r2, #0
 8009990:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8009994:	f7f6 fda0 	bl	80004d8 <__aeabi_dmul>
 8009998:	4602      	mov	r2, r0
 800999a:	460b      	mov	r3, r1
 800999c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80099a0:	2200      	movs	r2, #0
 80099a2:	2300      	movs	r3, #0
 80099a4:	f7f7 f800 	bl	80009a8 <__aeabi_dcmpeq>
 80099a8:	b108      	cbz	r0, 80099ae <_vfprintf_r+0x51e>
 80099aa:	2301      	movs	r3, #1
 80099ac:	9320      	str	r3, [sp, #128]	; 0x80
 80099ae:	4bb2      	ldr	r3, [pc, #712]	; (8009c78 <_vfprintf_r+0x7e8>)
 80099b0:	4eb2      	ldr	r6, [pc, #712]	; (8009c7c <_vfprintf_r+0x7ec>)
 80099b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80099b4:	464d      	mov	r5, r9
 80099b6:	2a61      	cmp	r2, #97	; 0x61
 80099b8:	bf18      	it	ne
 80099ba:	461e      	movne	r6, r3
 80099bc:	9b07      	ldr	r3, [sp, #28]
 80099be:	9617      	str	r6, [sp, #92]	; 0x5c
 80099c0:	1e5e      	subs	r6, r3, #1
 80099c2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80099c6:	2200      	movs	r2, #0
 80099c8:	4bad      	ldr	r3, [pc, #692]	; (8009c80 <_vfprintf_r+0x7f0>)
 80099ca:	f7f6 fd85 	bl	80004d8 <__aeabi_dmul>
 80099ce:	4602      	mov	r2, r0
 80099d0:	460b      	mov	r3, r1
 80099d2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80099d6:	f7f7 f82f 	bl	8000a38 <__aeabi_d2iz>
 80099da:	901d      	str	r0, [sp, #116]	; 0x74
 80099dc:	f7f6 fd12 	bl	8000404 <__aeabi_i2d>
 80099e0:	4602      	mov	r2, r0
 80099e2:	460b      	mov	r3, r1
 80099e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80099e8:	f7f6 fbbe 	bl	8000168 <__aeabi_dsub>
 80099ec:	4602      	mov	r2, r0
 80099ee:	460b      	mov	r3, r1
 80099f0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80099f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80099f6:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80099f8:	960d      	str	r6, [sp, #52]	; 0x34
 80099fa:	5c9b      	ldrb	r3, [r3, r2]
 80099fc:	f805 3b01 	strb.w	r3, [r5], #1
 8009a00:	1c73      	adds	r3, r6, #1
 8009a02:	d006      	beq.n	8009a12 <_vfprintf_r+0x582>
 8009a04:	2200      	movs	r2, #0
 8009a06:	2300      	movs	r3, #0
 8009a08:	3e01      	subs	r6, #1
 8009a0a:	f7f6 ffcd 	bl	80009a8 <__aeabi_dcmpeq>
 8009a0e:	2800      	cmp	r0, #0
 8009a10:	d0d7      	beq.n	80099c2 <_vfprintf_r+0x532>
 8009a12:	2200      	movs	r2, #0
 8009a14:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009a18:	4b9a      	ldr	r3, [pc, #616]	; (8009c84 <_vfprintf_r+0x7f4>)
 8009a1a:	f7f6 ffed 	bl	80009f8 <__aeabi_dcmpgt>
 8009a1e:	b960      	cbnz	r0, 8009a3a <_vfprintf_r+0x5aa>
 8009a20:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009a24:	2200      	movs	r2, #0
 8009a26:	4b97      	ldr	r3, [pc, #604]	; (8009c84 <_vfprintf_r+0x7f4>)
 8009a28:	f7f6 ffbe 	bl	80009a8 <__aeabi_dcmpeq>
 8009a2c:	2800      	cmp	r0, #0
 8009a2e:	f000 817c 	beq.w	8009d2a <_vfprintf_r+0x89a>
 8009a32:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009a34:	07da      	lsls	r2, r3, #31
 8009a36:	f140 8178 	bpl.w	8009d2a <_vfprintf_r+0x89a>
 8009a3a:	2030      	movs	r0, #48	; 0x30
 8009a3c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009a3e:	9524      	str	r5, [sp, #144]	; 0x90
 8009a40:	7bd9      	ldrb	r1, [r3, #15]
 8009a42:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009a44:	1e53      	subs	r3, r2, #1
 8009a46:	9324      	str	r3, [sp, #144]	; 0x90
 8009a48:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8009a4c:	428b      	cmp	r3, r1
 8009a4e:	f000 815b 	beq.w	8009d08 <_vfprintf_r+0x878>
 8009a52:	2b39      	cmp	r3, #57	; 0x39
 8009a54:	bf0b      	itete	eq
 8009a56:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8009a58:	3301      	addne	r3, #1
 8009a5a:	7a9b      	ldrbeq	r3, [r3, #10]
 8009a5c:	b2db      	uxtbne	r3, r3
 8009a5e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009a62:	eba5 0309 	sub.w	r3, r5, r9
 8009a66:	9308      	str	r3, [sp, #32]
 8009a68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a6a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009a6c:	2b47      	cmp	r3, #71	; 0x47
 8009a6e:	f040 81ae 	bne.w	8009dce <_vfprintf_r+0x93e>
 8009a72:	1ceb      	adds	r3, r5, #3
 8009a74:	db03      	blt.n	8009a7e <_vfprintf_r+0x5ee>
 8009a76:	9b07      	ldr	r3, [sp, #28]
 8009a78:	429d      	cmp	r5, r3
 8009a7a:	f340 81d3 	ble.w	8009e24 <_vfprintf_r+0x994>
 8009a7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a80:	3b02      	subs	r3, #2
 8009a82:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a84:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009a86:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8009a8a:	f021 0120 	bic.w	r1, r1, #32
 8009a8e:	2941      	cmp	r1, #65	; 0x41
 8009a90:	bf08      	it	eq
 8009a92:	320f      	addeq	r2, #15
 8009a94:	f105 33ff 	add.w	r3, r5, #4294967295
 8009a98:	bf06      	itte	eq
 8009a9a:	b2d2      	uxtbeq	r2, r2
 8009a9c:	2101      	moveq	r1, #1
 8009a9e:	2100      	movne	r1, #0
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8009aa6:	bfb4      	ite	lt
 8009aa8:	222d      	movlt	r2, #45	; 0x2d
 8009aaa:	222b      	movge	r2, #43	; 0x2b
 8009aac:	9320      	str	r3, [sp, #128]	; 0x80
 8009aae:	bfb8      	it	lt
 8009ab0:	f1c5 0301 	rsblt	r3, r5, #1
 8009ab4:	2b09      	cmp	r3, #9
 8009ab6:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8009aba:	f340 81a1 	ble.w	8009e00 <_vfprintf_r+0x970>
 8009abe:	260a      	movs	r6, #10
 8009ac0:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8009ac4:	fb93 f5f6 	sdiv	r5, r3, r6
 8009ac8:	4611      	mov	r1, r2
 8009aca:	fb06 3015 	mls	r0, r6, r5, r3
 8009ace:	3030      	adds	r0, #48	; 0x30
 8009ad0:	f801 0c01 	strb.w	r0, [r1, #-1]
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	2863      	cmp	r0, #99	; 0x63
 8009ad8:	462b      	mov	r3, r5
 8009ada:	f102 32ff 	add.w	r2, r2, #4294967295
 8009ade:	dcf1      	bgt.n	8009ac4 <_vfprintf_r+0x634>
 8009ae0:	3330      	adds	r3, #48	; 0x30
 8009ae2:	1e88      	subs	r0, r1, #2
 8009ae4:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009ae8:	4603      	mov	r3, r0
 8009aea:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8009aee:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8009af2:	42ab      	cmp	r3, r5
 8009af4:	f0c0 817f 	bcc.w	8009df6 <_vfprintf_r+0x966>
 8009af8:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8009afc:	1a52      	subs	r2, r2, r1
 8009afe:	42a8      	cmp	r0, r5
 8009b00:	bf88      	it	hi
 8009b02:	2200      	movhi	r2, #0
 8009b04:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8009b08:	441a      	add	r2, r3
 8009b0a:	ab22      	add	r3, sp, #136	; 0x88
 8009b0c:	1ad3      	subs	r3, r2, r3
 8009b0e:	9a08      	ldr	r2, [sp, #32]
 8009b10:	931a      	str	r3, [sp, #104]	; 0x68
 8009b12:	2a01      	cmp	r2, #1
 8009b14:	4413      	add	r3, r2
 8009b16:	9307      	str	r3, [sp, #28]
 8009b18:	dc02      	bgt.n	8009b20 <_vfprintf_r+0x690>
 8009b1a:	f018 0f01 	tst.w	r8, #1
 8009b1e:	d003      	beq.n	8009b28 <_vfprintf_r+0x698>
 8009b20:	9b07      	ldr	r3, [sp, #28]
 8009b22:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009b24:	4413      	add	r3, r2
 8009b26:	9307      	str	r3, [sp, #28]
 8009b28:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8009b2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009b30:	9315      	str	r3, [sp, #84]	; 0x54
 8009b32:	2300      	movs	r3, #0
 8009b34:	461d      	mov	r5, r3
 8009b36:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8009b3a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009b3c:	b113      	cbz	r3, 8009b44 <_vfprintf_r+0x6b4>
 8009b3e:	232d      	movs	r3, #45	; 0x2d
 8009b40:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009b44:	2600      	movs	r6, #0
 8009b46:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8009b4a:	9b07      	ldr	r3, [sp, #28]
 8009b4c:	42b3      	cmp	r3, r6
 8009b4e:	bfb8      	it	lt
 8009b50:	4633      	movlt	r3, r6
 8009b52:	9315      	str	r3, [sp, #84]	; 0x54
 8009b54:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009b58:	b113      	cbz	r3, 8009b60 <_vfprintf_r+0x6d0>
 8009b5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009b5c:	3301      	adds	r3, #1
 8009b5e:	9315      	str	r3, [sp, #84]	; 0x54
 8009b60:	f018 0302 	ands.w	r3, r8, #2
 8009b64:	931c      	str	r3, [sp, #112]	; 0x70
 8009b66:	bf1e      	ittt	ne
 8009b68:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8009b6a:	3302      	addne	r3, #2
 8009b6c:	9315      	strne	r3, [sp, #84]	; 0x54
 8009b6e:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8009b72:	931d      	str	r3, [sp, #116]	; 0x74
 8009b74:	d121      	bne.n	8009bba <_vfprintf_r+0x72a>
 8009b76:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009b7a:	1a9b      	subs	r3, r3, r2
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	9317      	str	r3, [sp, #92]	; 0x5c
 8009b80:	dd1b      	ble.n	8009bba <_vfprintf_r+0x72a>
 8009b82:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009b86:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009b88:	3301      	adds	r3, #1
 8009b8a:	2810      	cmp	r0, #16
 8009b8c:	483e      	ldr	r0, [pc, #248]	; (8009c88 <_vfprintf_r+0x7f8>)
 8009b8e:	f104 0108 	add.w	r1, r4, #8
 8009b92:	6020      	str	r0, [r4, #0]
 8009b94:	f300 82df 	bgt.w	800a156 <_vfprintf_r+0xcc6>
 8009b98:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009b9a:	2b07      	cmp	r3, #7
 8009b9c:	4402      	add	r2, r0
 8009b9e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009ba2:	6060      	str	r0, [r4, #4]
 8009ba4:	f340 82ec 	ble.w	800a180 <_vfprintf_r+0xcf0>
 8009ba8:	4651      	mov	r1, sl
 8009baa:	4658      	mov	r0, fp
 8009bac:	aa26      	add	r2, sp, #152	; 0x98
 8009bae:	f002 fffe 	bl	800cbae <__sprint_r>
 8009bb2:	2800      	cmp	r0, #0
 8009bb4:	f040 8622 	bne.w	800a7fc <_vfprintf_r+0x136c>
 8009bb8:	ac29      	add	r4, sp, #164	; 0xa4
 8009bba:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009bbe:	b173      	cbz	r3, 8009bde <_vfprintf_r+0x74e>
 8009bc0:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8009bc4:	6023      	str	r3, [r4, #0]
 8009bc6:	2301      	movs	r3, #1
 8009bc8:	6063      	str	r3, [r4, #4]
 8009bca:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009bcc:	3301      	adds	r3, #1
 8009bce:	9328      	str	r3, [sp, #160]	; 0xa0
 8009bd0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009bd2:	3301      	adds	r3, #1
 8009bd4:	2b07      	cmp	r3, #7
 8009bd6:	9327      	str	r3, [sp, #156]	; 0x9c
 8009bd8:	f300 82d4 	bgt.w	800a184 <_vfprintf_r+0xcf4>
 8009bdc:	3408      	adds	r4, #8
 8009bde:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009be0:	b16b      	cbz	r3, 8009bfe <_vfprintf_r+0x76e>
 8009be2:	ab1f      	add	r3, sp, #124	; 0x7c
 8009be4:	6023      	str	r3, [r4, #0]
 8009be6:	2302      	movs	r3, #2
 8009be8:	6063      	str	r3, [r4, #4]
 8009bea:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009bec:	3302      	adds	r3, #2
 8009bee:	9328      	str	r3, [sp, #160]	; 0xa0
 8009bf0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009bf2:	3301      	adds	r3, #1
 8009bf4:	2b07      	cmp	r3, #7
 8009bf6:	9327      	str	r3, [sp, #156]	; 0x9c
 8009bf8:	f300 82ce 	bgt.w	800a198 <_vfprintf_r+0xd08>
 8009bfc:	3408      	adds	r4, #8
 8009bfe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009c00:	2b80      	cmp	r3, #128	; 0x80
 8009c02:	d121      	bne.n	8009c48 <_vfprintf_r+0x7b8>
 8009c04:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009c08:	1a9b      	subs	r3, r3, r2
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	9317      	str	r3, [sp, #92]	; 0x5c
 8009c0e:	dd1b      	ble.n	8009c48 <_vfprintf_r+0x7b8>
 8009c10:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009c14:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009c16:	3301      	adds	r3, #1
 8009c18:	2810      	cmp	r0, #16
 8009c1a:	481c      	ldr	r0, [pc, #112]	; (8009c8c <_vfprintf_r+0x7fc>)
 8009c1c:	f104 0108 	add.w	r1, r4, #8
 8009c20:	6020      	str	r0, [r4, #0]
 8009c22:	f300 82c3 	bgt.w	800a1ac <_vfprintf_r+0xd1c>
 8009c26:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009c28:	2b07      	cmp	r3, #7
 8009c2a:	4402      	add	r2, r0
 8009c2c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009c30:	6060      	str	r0, [r4, #4]
 8009c32:	f340 82d0 	ble.w	800a1d6 <_vfprintf_r+0xd46>
 8009c36:	4651      	mov	r1, sl
 8009c38:	4658      	mov	r0, fp
 8009c3a:	aa26      	add	r2, sp, #152	; 0x98
 8009c3c:	f002 ffb7 	bl	800cbae <__sprint_r>
 8009c40:	2800      	cmp	r0, #0
 8009c42:	f040 85db 	bne.w	800a7fc <_vfprintf_r+0x136c>
 8009c46:	ac29      	add	r4, sp, #164	; 0xa4
 8009c48:	9b07      	ldr	r3, [sp, #28]
 8009c4a:	1af6      	subs	r6, r6, r3
 8009c4c:	2e00      	cmp	r6, #0
 8009c4e:	dd28      	ble.n	8009ca2 <_vfprintf_r+0x812>
 8009c50:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009c54:	480d      	ldr	r0, [pc, #52]	; (8009c8c <_vfprintf_r+0x7fc>)
 8009c56:	2e10      	cmp	r6, #16
 8009c58:	f103 0301 	add.w	r3, r3, #1
 8009c5c:	f104 0108 	add.w	r1, r4, #8
 8009c60:	6020      	str	r0, [r4, #0]
 8009c62:	f300 82ba 	bgt.w	800a1da <_vfprintf_r+0xd4a>
 8009c66:	6066      	str	r6, [r4, #4]
 8009c68:	2b07      	cmp	r3, #7
 8009c6a:	4416      	add	r6, r2
 8009c6c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009c70:	f340 82c6 	ble.w	800a200 <_vfprintf_r+0xd70>
 8009c74:	e00c      	b.n	8009c90 <_vfprintf_r+0x800>
 8009c76:	bf00      	nop
 8009c78:	080168f5 	.word	0x080168f5
 8009c7c:	080168e4 	.word	0x080168e4
 8009c80:	40300000 	.word	0x40300000
 8009c84:	3fe00000 	.word	0x3fe00000
 8009c88:	08016928 	.word	0x08016928
 8009c8c:	08016938 	.word	0x08016938
 8009c90:	4651      	mov	r1, sl
 8009c92:	4658      	mov	r0, fp
 8009c94:	aa26      	add	r2, sp, #152	; 0x98
 8009c96:	f002 ff8a 	bl	800cbae <__sprint_r>
 8009c9a:	2800      	cmp	r0, #0
 8009c9c:	f040 85ae 	bne.w	800a7fc <_vfprintf_r+0x136c>
 8009ca0:	ac29      	add	r4, sp, #164	; 0xa4
 8009ca2:	f418 7f80 	tst.w	r8, #256	; 0x100
 8009ca6:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8009ca8:	f040 82b0 	bne.w	800a20c <_vfprintf_r+0xd7c>
 8009cac:	9b07      	ldr	r3, [sp, #28]
 8009cae:	f8c4 9000 	str.w	r9, [r4]
 8009cb2:	441e      	add	r6, r3
 8009cb4:	6063      	str	r3, [r4, #4]
 8009cb6:	9628      	str	r6, [sp, #160]	; 0xa0
 8009cb8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009cba:	3301      	adds	r3, #1
 8009cbc:	2b07      	cmp	r3, #7
 8009cbe:	9327      	str	r3, [sp, #156]	; 0x9c
 8009cc0:	f300 82ea 	bgt.w	800a298 <_vfprintf_r+0xe08>
 8009cc4:	3408      	adds	r4, #8
 8009cc6:	f018 0f04 	tst.w	r8, #4
 8009cca:	f040 8578 	bne.w	800a7be <_vfprintf_r+0x132e>
 8009cce:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8009cd2:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009cd4:	428a      	cmp	r2, r1
 8009cd6:	bfac      	ite	ge
 8009cd8:	189b      	addge	r3, r3, r2
 8009cda:	185b      	addlt	r3, r3, r1
 8009cdc:	9313      	str	r3, [sp, #76]	; 0x4c
 8009cde:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009ce0:	b13b      	cbz	r3, 8009cf2 <_vfprintf_r+0x862>
 8009ce2:	4651      	mov	r1, sl
 8009ce4:	4658      	mov	r0, fp
 8009ce6:	aa26      	add	r2, sp, #152	; 0x98
 8009ce8:	f002 ff61 	bl	800cbae <__sprint_r>
 8009cec:	2800      	cmp	r0, #0
 8009cee:	f040 8585 	bne.w	800a7fc <_vfprintf_r+0x136c>
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	9327      	str	r3, [sp, #156]	; 0x9c
 8009cf6:	2f00      	cmp	r7, #0
 8009cf8:	f040 859c 	bne.w	800a834 <_vfprintf_r+0x13a4>
 8009cfc:	ac29      	add	r4, sp, #164	; 0xa4
 8009cfe:	e0e7      	b.n	8009ed0 <_vfprintf_r+0xa40>
 8009d00:	4607      	mov	r7, r0
 8009d02:	e62d      	b.n	8009960 <_vfprintf_r+0x4d0>
 8009d04:	2306      	movs	r3, #6
 8009d06:	e61d      	b.n	8009944 <_vfprintf_r+0x4b4>
 8009d08:	f802 0c01 	strb.w	r0, [r2, #-1]
 8009d0c:	e699      	b.n	8009a42 <_vfprintf_r+0x5b2>
 8009d0e:	f803 0b01 	strb.w	r0, [r3], #1
 8009d12:	1aca      	subs	r2, r1, r3
 8009d14:	2a00      	cmp	r2, #0
 8009d16:	dafa      	bge.n	8009d0e <_vfprintf_r+0x87e>
 8009d18:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009d1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d1c:	3201      	adds	r2, #1
 8009d1e:	f103 0301 	add.w	r3, r3, #1
 8009d22:	bfb8      	it	lt
 8009d24:	2300      	movlt	r3, #0
 8009d26:	441d      	add	r5, r3
 8009d28:	e69b      	b.n	8009a62 <_vfprintf_r+0x5d2>
 8009d2a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009d2c:	462b      	mov	r3, r5
 8009d2e:	2030      	movs	r0, #48	; 0x30
 8009d30:	18a9      	adds	r1, r5, r2
 8009d32:	e7ee      	b.n	8009d12 <_vfprintf_r+0x882>
 8009d34:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d36:	2b46      	cmp	r3, #70	; 0x46
 8009d38:	d005      	beq.n	8009d46 <_vfprintf_r+0x8b6>
 8009d3a:	2b45      	cmp	r3, #69	; 0x45
 8009d3c:	d11b      	bne.n	8009d76 <_vfprintf_r+0x8e6>
 8009d3e:	9b07      	ldr	r3, [sp, #28]
 8009d40:	1c5e      	adds	r6, r3, #1
 8009d42:	2302      	movs	r3, #2
 8009d44:	e001      	b.n	8009d4a <_vfprintf_r+0x8ba>
 8009d46:	2303      	movs	r3, #3
 8009d48:	9e07      	ldr	r6, [sp, #28]
 8009d4a:	aa24      	add	r2, sp, #144	; 0x90
 8009d4c:	9204      	str	r2, [sp, #16]
 8009d4e:	aa21      	add	r2, sp, #132	; 0x84
 8009d50:	9203      	str	r2, [sp, #12]
 8009d52:	aa20      	add	r2, sp, #128	; 0x80
 8009d54:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8009d58:	9300      	str	r3, [sp, #0]
 8009d5a:	4658      	mov	r0, fp
 8009d5c:	462b      	mov	r3, r5
 8009d5e:	9a08      	ldr	r2, [sp, #32]
 8009d60:	f000 ff26 	bl	800abb0 <_dtoa_r>
 8009d64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d66:	4681      	mov	r9, r0
 8009d68:	2b47      	cmp	r3, #71	; 0x47
 8009d6a:	d106      	bne.n	8009d7a <_vfprintf_r+0x8ea>
 8009d6c:	f018 0f01 	tst.w	r8, #1
 8009d70:	d103      	bne.n	8009d7a <_vfprintf_r+0x8ea>
 8009d72:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8009d74:	e675      	b.n	8009a62 <_vfprintf_r+0x5d2>
 8009d76:	9e07      	ldr	r6, [sp, #28]
 8009d78:	e7e3      	b.n	8009d42 <_vfprintf_r+0x8b2>
 8009d7a:	eb09 0306 	add.w	r3, r9, r6
 8009d7e:	930d      	str	r3, [sp, #52]	; 0x34
 8009d80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d82:	2b46      	cmp	r3, #70	; 0x46
 8009d84:	d111      	bne.n	8009daa <_vfprintf_r+0x91a>
 8009d86:	f899 3000 	ldrb.w	r3, [r9]
 8009d8a:	2b30      	cmp	r3, #48	; 0x30
 8009d8c:	d109      	bne.n	8009da2 <_vfprintf_r+0x912>
 8009d8e:	2200      	movs	r2, #0
 8009d90:	2300      	movs	r3, #0
 8009d92:	4629      	mov	r1, r5
 8009d94:	9808      	ldr	r0, [sp, #32]
 8009d96:	f7f6 fe07 	bl	80009a8 <__aeabi_dcmpeq>
 8009d9a:	b910      	cbnz	r0, 8009da2 <_vfprintf_r+0x912>
 8009d9c:	f1c6 0601 	rsb	r6, r6, #1
 8009da0:	9620      	str	r6, [sp, #128]	; 0x80
 8009da2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009da4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009da6:	441a      	add	r2, r3
 8009da8:	920d      	str	r2, [sp, #52]	; 0x34
 8009daa:	2200      	movs	r2, #0
 8009dac:	2300      	movs	r3, #0
 8009dae:	4629      	mov	r1, r5
 8009db0:	9808      	ldr	r0, [sp, #32]
 8009db2:	f7f6 fdf9 	bl	80009a8 <__aeabi_dcmpeq>
 8009db6:	b108      	cbz	r0, 8009dbc <_vfprintf_r+0x92c>
 8009db8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009dba:	9324      	str	r3, [sp, #144]	; 0x90
 8009dbc:	2230      	movs	r2, #48	; 0x30
 8009dbe:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009dc0:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009dc2:	4299      	cmp	r1, r3
 8009dc4:	d9d5      	bls.n	8009d72 <_vfprintf_r+0x8e2>
 8009dc6:	1c59      	adds	r1, r3, #1
 8009dc8:	9124      	str	r1, [sp, #144]	; 0x90
 8009dca:	701a      	strb	r2, [r3, #0]
 8009dcc:	e7f7      	b.n	8009dbe <_vfprintf_r+0x92e>
 8009dce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009dd0:	2b46      	cmp	r3, #70	; 0x46
 8009dd2:	f47f ae57 	bne.w	8009a84 <_vfprintf_r+0x5f4>
 8009dd6:	9a07      	ldr	r2, [sp, #28]
 8009dd8:	f008 0301 	and.w	r3, r8, #1
 8009ddc:	2d00      	cmp	r5, #0
 8009dde:	ea43 0302 	orr.w	r3, r3, r2
 8009de2:	dd1a      	ble.n	8009e1a <_vfprintf_r+0x98a>
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d034      	beq.n	8009e52 <_vfprintf_r+0x9c2>
 8009de8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009dea:	18eb      	adds	r3, r5, r3
 8009dec:	441a      	add	r2, r3
 8009dee:	9207      	str	r2, [sp, #28]
 8009df0:	2366      	movs	r3, #102	; 0x66
 8009df2:	930b      	str	r3, [sp, #44]	; 0x2c
 8009df4:	e033      	b.n	8009e5e <_vfprintf_r+0x9ce>
 8009df6:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009dfa:	f802 6b01 	strb.w	r6, [r2], #1
 8009dfe:	e678      	b.n	8009af2 <_vfprintf_r+0x662>
 8009e00:	b941      	cbnz	r1, 8009e14 <_vfprintf_r+0x984>
 8009e02:	2230      	movs	r2, #48	; 0x30
 8009e04:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8009e08:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8009e0c:	3330      	adds	r3, #48	; 0x30
 8009e0e:	f802 3b01 	strb.w	r3, [r2], #1
 8009e12:	e67a      	b.n	8009b0a <_vfprintf_r+0x67a>
 8009e14:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8009e18:	e7f8      	b.n	8009e0c <_vfprintf_r+0x97c>
 8009e1a:	b1e3      	cbz	r3, 8009e56 <_vfprintf_r+0x9c6>
 8009e1c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009e1e:	9a07      	ldr	r2, [sp, #28]
 8009e20:	3301      	adds	r3, #1
 8009e22:	e7e3      	b.n	8009dec <_vfprintf_r+0x95c>
 8009e24:	9b08      	ldr	r3, [sp, #32]
 8009e26:	429d      	cmp	r5, r3
 8009e28:	db07      	blt.n	8009e3a <_vfprintf_r+0x9aa>
 8009e2a:	f018 0f01 	tst.w	r8, #1
 8009e2e:	d02d      	beq.n	8009e8c <_vfprintf_r+0x9fc>
 8009e30:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009e32:	18eb      	adds	r3, r5, r3
 8009e34:	9307      	str	r3, [sp, #28]
 8009e36:	2367      	movs	r3, #103	; 0x67
 8009e38:	e7db      	b.n	8009df2 <_vfprintf_r+0x962>
 8009e3a:	9b08      	ldr	r3, [sp, #32]
 8009e3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009e3e:	2d00      	cmp	r5, #0
 8009e40:	4413      	add	r3, r2
 8009e42:	9307      	str	r3, [sp, #28]
 8009e44:	dcf7      	bgt.n	8009e36 <_vfprintf_r+0x9a6>
 8009e46:	9a07      	ldr	r2, [sp, #28]
 8009e48:	f1c5 0301 	rsb	r3, r5, #1
 8009e4c:	441a      	add	r2, r3
 8009e4e:	4613      	mov	r3, r2
 8009e50:	e7f0      	b.n	8009e34 <_vfprintf_r+0x9a4>
 8009e52:	9507      	str	r5, [sp, #28]
 8009e54:	e7cc      	b.n	8009df0 <_vfprintf_r+0x960>
 8009e56:	2366      	movs	r3, #102	; 0x66
 8009e58:	930b      	str	r3, [sp, #44]	; 0x2c
 8009e5a:	2301      	movs	r3, #1
 8009e5c:	9307      	str	r3, [sp, #28]
 8009e5e:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8009e62:	930d      	str	r3, [sp, #52]	; 0x34
 8009e64:	d025      	beq.n	8009eb2 <_vfprintf_r+0xa22>
 8009e66:	2300      	movs	r3, #0
 8009e68:	2d00      	cmp	r5, #0
 8009e6a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8009e6e:	f77f ae64 	ble.w	8009b3a <_vfprintf_r+0x6aa>
 8009e72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e74:	781b      	ldrb	r3, [r3, #0]
 8009e76:	2bff      	cmp	r3, #255	; 0xff
 8009e78:	d10a      	bne.n	8009e90 <_vfprintf_r+0xa00>
 8009e7a:	9907      	ldr	r1, [sp, #28]
 8009e7c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009e80:	4413      	add	r3, r2
 8009e82:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009e84:	fb02 1303 	mla	r3, r2, r3, r1
 8009e88:	9307      	str	r3, [sp, #28]
 8009e8a:	e656      	b.n	8009b3a <_vfprintf_r+0x6aa>
 8009e8c:	9507      	str	r5, [sp, #28]
 8009e8e:	e7d2      	b.n	8009e36 <_vfprintf_r+0x9a6>
 8009e90:	42ab      	cmp	r3, r5
 8009e92:	daf2      	bge.n	8009e7a <_vfprintf_r+0x9ea>
 8009e94:	1aed      	subs	r5, r5, r3
 8009e96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e98:	785b      	ldrb	r3, [r3, #1]
 8009e9a:	b133      	cbz	r3, 8009eaa <_vfprintf_r+0xa1a>
 8009e9c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e9e:	3301      	adds	r3, #1
 8009ea0:	930d      	str	r3, [sp, #52]	; 0x34
 8009ea2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ea4:	3301      	adds	r3, #1
 8009ea6:	930e      	str	r3, [sp, #56]	; 0x38
 8009ea8:	e7e3      	b.n	8009e72 <_vfprintf_r+0x9e2>
 8009eaa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009eac:	3301      	adds	r3, #1
 8009eae:	930c      	str	r3, [sp, #48]	; 0x30
 8009eb0:	e7df      	b.n	8009e72 <_vfprintf_r+0x9e2>
 8009eb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009eb4:	930c      	str	r3, [sp, #48]	; 0x30
 8009eb6:	e640      	b.n	8009b3a <_vfprintf_r+0x6aa>
 8009eb8:	4632      	mov	r2, r6
 8009eba:	f852 3b04 	ldr.w	r3, [r2], #4
 8009ebe:	f018 0f20 	tst.w	r8, #32
 8009ec2:	920a      	str	r2, [sp, #40]	; 0x28
 8009ec4:	d009      	beq.n	8009eda <_vfprintf_r+0xa4a>
 8009ec6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009ec8:	4610      	mov	r0, r2
 8009eca:	17d1      	asrs	r1, r2, #31
 8009ecc:	e9c3 0100 	strd	r0, r1, [r3]
 8009ed0:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009ed2:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8009ed6:	f7ff bb5a 	b.w	800958e <_vfprintf_r+0xfe>
 8009eda:	f018 0f10 	tst.w	r8, #16
 8009ede:	d002      	beq.n	8009ee6 <_vfprintf_r+0xa56>
 8009ee0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009ee2:	601a      	str	r2, [r3, #0]
 8009ee4:	e7f4      	b.n	8009ed0 <_vfprintf_r+0xa40>
 8009ee6:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009eea:	d002      	beq.n	8009ef2 <_vfprintf_r+0xa62>
 8009eec:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009eee:	801a      	strh	r2, [r3, #0]
 8009ef0:	e7ee      	b.n	8009ed0 <_vfprintf_r+0xa40>
 8009ef2:	f418 7f00 	tst.w	r8, #512	; 0x200
 8009ef6:	d0f3      	beq.n	8009ee0 <_vfprintf_r+0xa50>
 8009ef8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009efa:	701a      	strb	r2, [r3, #0]
 8009efc:	e7e8      	b.n	8009ed0 <_vfprintf_r+0xa40>
 8009efe:	f048 0810 	orr.w	r8, r8, #16
 8009f02:	f018 0f20 	tst.w	r8, #32
 8009f06:	d01e      	beq.n	8009f46 <_vfprintf_r+0xab6>
 8009f08:	3607      	adds	r6, #7
 8009f0a:	f026 0307 	bic.w	r3, r6, #7
 8009f0e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009f12:	930a      	str	r3, [sp, #40]	; 0x28
 8009f14:	2300      	movs	r3, #0
 8009f16:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8009f20:	9a07      	ldr	r2, [sp, #28]
 8009f22:	3201      	adds	r2, #1
 8009f24:	f000 849b 	beq.w	800a85e <_vfprintf_r+0x13ce>
 8009f28:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8009f2c:	920c      	str	r2, [sp, #48]	; 0x30
 8009f2e:	ea56 0207 	orrs.w	r2, r6, r7
 8009f32:	f040 849a 	bne.w	800a86a <_vfprintf_r+0x13da>
 8009f36:	9a07      	ldr	r2, [sp, #28]
 8009f38:	2a00      	cmp	r2, #0
 8009f3a:	f000 80f5 	beq.w	800a128 <_vfprintf_r+0xc98>
 8009f3e:	2b01      	cmp	r3, #1
 8009f40:	f040 8496 	bne.w	800a870 <_vfprintf_r+0x13e0>
 8009f44:	e097      	b.n	800a076 <_vfprintf_r+0xbe6>
 8009f46:	1d33      	adds	r3, r6, #4
 8009f48:	f018 0f10 	tst.w	r8, #16
 8009f4c:	930a      	str	r3, [sp, #40]	; 0x28
 8009f4e:	d001      	beq.n	8009f54 <_vfprintf_r+0xac4>
 8009f50:	6836      	ldr	r6, [r6, #0]
 8009f52:	e003      	b.n	8009f5c <_vfprintf_r+0xacc>
 8009f54:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009f58:	d002      	beq.n	8009f60 <_vfprintf_r+0xad0>
 8009f5a:	8836      	ldrh	r6, [r6, #0]
 8009f5c:	2700      	movs	r7, #0
 8009f5e:	e7d9      	b.n	8009f14 <_vfprintf_r+0xa84>
 8009f60:	f418 7f00 	tst.w	r8, #512	; 0x200
 8009f64:	d0f4      	beq.n	8009f50 <_vfprintf_r+0xac0>
 8009f66:	7836      	ldrb	r6, [r6, #0]
 8009f68:	e7f8      	b.n	8009f5c <_vfprintf_r+0xacc>
 8009f6a:	4633      	mov	r3, r6
 8009f6c:	f853 6b04 	ldr.w	r6, [r3], #4
 8009f70:	2278      	movs	r2, #120	; 0x78
 8009f72:	930a      	str	r3, [sp, #40]	; 0x28
 8009f74:	f647 0330 	movw	r3, #30768	; 0x7830
 8009f78:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8009f7c:	4ba1      	ldr	r3, [pc, #644]	; (800a204 <_vfprintf_r+0xd74>)
 8009f7e:	2700      	movs	r7, #0
 8009f80:	931b      	str	r3, [sp, #108]	; 0x6c
 8009f82:	f048 0802 	orr.w	r8, r8, #2
 8009f86:	2302      	movs	r3, #2
 8009f88:	920b      	str	r2, [sp, #44]	; 0x2c
 8009f8a:	e7c6      	b.n	8009f1a <_vfprintf_r+0xa8a>
 8009f8c:	4633      	mov	r3, r6
 8009f8e:	2500      	movs	r5, #0
 8009f90:	f853 9b04 	ldr.w	r9, [r3], #4
 8009f94:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8009f98:	930a      	str	r3, [sp, #40]	; 0x28
 8009f9a:	9b07      	ldr	r3, [sp, #28]
 8009f9c:	1c5e      	adds	r6, r3, #1
 8009f9e:	d010      	beq.n	8009fc2 <_vfprintf_r+0xb32>
 8009fa0:	461a      	mov	r2, r3
 8009fa2:	4629      	mov	r1, r5
 8009fa4:	4648      	mov	r0, r9
 8009fa6:	f001 ffe9 	bl	800bf7c <memchr>
 8009faa:	4607      	mov	r7, r0
 8009fac:	2800      	cmp	r0, #0
 8009fae:	f43f ac74 	beq.w	800989a <_vfprintf_r+0x40a>
 8009fb2:	eba0 0309 	sub.w	r3, r0, r9
 8009fb6:	462f      	mov	r7, r5
 8009fb8:	462e      	mov	r6, r5
 8009fba:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8009fbe:	9307      	str	r3, [sp, #28]
 8009fc0:	e5c3      	b.n	8009b4a <_vfprintf_r+0x6ba>
 8009fc2:	4648      	mov	r0, r9
 8009fc4:	f7f6 f8c4 	bl	8000150 <strlen>
 8009fc8:	462f      	mov	r7, r5
 8009fca:	9007      	str	r0, [sp, #28]
 8009fcc:	e465      	b.n	800989a <_vfprintf_r+0x40a>
 8009fce:	f048 0810 	orr.w	r8, r8, #16
 8009fd2:	f018 0f20 	tst.w	r8, #32
 8009fd6:	d007      	beq.n	8009fe8 <_vfprintf_r+0xb58>
 8009fd8:	3607      	adds	r6, #7
 8009fda:	f026 0307 	bic.w	r3, r6, #7
 8009fde:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009fe2:	930a      	str	r3, [sp, #40]	; 0x28
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	e798      	b.n	8009f1a <_vfprintf_r+0xa8a>
 8009fe8:	1d33      	adds	r3, r6, #4
 8009fea:	f018 0f10 	tst.w	r8, #16
 8009fee:	930a      	str	r3, [sp, #40]	; 0x28
 8009ff0:	d001      	beq.n	8009ff6 <_vfprintf_r+0xb66>
 8009ff2:	6836      	ldr	r6, [r6, #0]
 8009ff4:	e003      	b.n	8009ffe <_vfprintf_r+0xb6e>
 8009ff6:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009ffa:	d002      	beq.n	800a002 <_vfprintf_r+0xb72>
 8009ffc:	8836      	ldrh	r6, [r6, #0]
 8009ffe:	2700      	movs	r7, #0
 800a000:	e7f0      	b.n	8009fe4 <_vfprintf_r+0xb54>
 800a002:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a006:	d0f4      	beq.n	8009ff2 <_vfprintf_r+0xb62>
 800a008:	7836      	ldrb	r6, [r6, #0]
 800a00a:	e7f8      	b.n	8009ffe <_vfprintf_r+0xb6e>
 800a00c:	4b7e      	ldr	r3, [pc, #504]	; (800a208 <_vfprintf_r+0xd78>)
 800a00e:	f018 0f20 	tst.w	r8, #32
 800a012:	931b      	str	r3, [sp, #108]	; 0x6c
 800a014:	d019      	beq.n	800a04a <_vfprintf_r+0xbba>
 800a016:	3607      	adds	r6, #7
 800a018:	f026 0307 	bic.w	r3, r6, #7
 800a01c:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800a020:	930a      	str	r3, [sp, #40]	; 0x28
 800a022:	f018 0f01 	tst.w	r8, #1
 800a026:	d00a      	beq.n	800a03e <_vfprintf_r+0xbae>
 800a028:	ea56 0307 	orrs.w	r3, r6, r7
 800a02c:	d007      	beq.n	800a03e <_vfprintf_r+0xbae>
 800a02e:	2330      	movs	r3, #48	; 0x30
 800a030:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800a034:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a036:	f048 0802 	orr.w	r8, r8, #2
 800a03a:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800a03e:	2302      	movs	r3, #2
 800a040:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800a044:	e769      	b.n	8009f1a <_vfprintf_r+0xa8a>
 800a046:	4b6f      	ldr	r3, [pc, #444]	; (800a204 <_vfprintf_r+0xd74>)
 800a048:	e7e1      	b.n	800a00e <_vfprintf_r+0xb7e>
 800a04a:	1d33      	adds	r3, r6, #4
 800a04c:	f018 0f10 	tst.w	r8, #16
 800a050:	930a      	str	r3, [sp, #40]	; 0x28
 800a052:	d001      	beq.n	800a058 <_vfprintf_r+0xbc8>
 800a054:	6836      	ldr	r6, [r6, #0]
 800a056:	e003      	b.n	800a060 <_vfprintf_r+0xbd0>
 800a058:	f018 0f40 	tst.w	r8, #64	; 0x40
 800a05c:	d002      	beq.n	800a064 <_vfprintf_r+0xbd4>
 800a05e:	8836      	ldrh	r6, [r6, #0]
 800a060:	2700      	movs	r7, #0
 800a062:	e7de      	b.n	800a022 <_vfprintf_r+0xb92>
 800a064:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a068:	d0f4      	beq.n	800a054 <_vfprintf_r+0xbc4>
 800a06a:	7836      	ldrb	r6, [r6, #0]
 800a06c:	e7f8      	b.n	800a060 <_vfprintf_r+0xbd0>
 800a06e:	2f00      	cmp	r7, #0
 800a070:	bf08      	it	eq
 800a072:	2e0a      	cmpeq	r6, #10
 800a074:	d206      	bcs.n	800a084 <_vfprintf_r+0xbf4>
 800a076:	3630      	adds	r6, #48	; 0x30
 800a078:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800a07c:	f20d 1947 	addw	r9, sp, #327	; 0x147
 800a080:	f000 bc14 	b.w	800a8ac <_vfprintf_r+0x141c>
 800a084:	2300      	movs	r3, #0
 800a086:	9308      	str	r3, [sp, #32]
 800a088:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a08a:	ad52      	add	r5, sp, #328	; 0x148
 800a08c:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 800a090:	220a      	movs	r2, #10
 800a092:	2300      	movs	r3, #0
 800a094:	4630      	mov	r0, r6
 800a096:	4639      	mov	r1, r7
 800a098:	f7f6 fd46 	bl	8000b28 <__aeabi_uldivmod>
 800a09c:	9b08      	ldr	r3, [sp, #32]
 800a09e:	3230      	adds	r2, #48	; 0x30
 800a0a0:	3301      	adds	r3, #1
 800a0a2:	f105 39ff 	add.w	r9, r5, #4294967295
 800a0a6:	f805 2c01 	strb.w	r2, [r5, #-1]
 800a0aa:	9308      	str	r3, [sp, #32]
 800a0ac:	f1b8 0f00 	cmp.w	r8, #0
 800a0b0:	d019      	beq.n	800a0e6 <_vfprintf_r+0xc56>
 800a0b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0b4:	9a08      	ldr	r2, [sp, #32]
 800a0b6:	781b      	ldrb	r3, [r3, #0]
 800a0b8:	429a      	cmp	r2, r3
 800a0ba:	d114      	bne.n	800a0e6 <_vfprintf_r+0xc56>
 800a0bc:	2aff      	cmp	r2, #255	; 0xff
 800a0be:	d012      	beq.n	800a0e6 <_vfprintf_r+0xc56>
 800a0c0:	2f00      	cmp	r7, #0
 800a0c2:	bf08      	it	eq
 800a0c4:	2e0a      	cmpeq	r6, #10
 800a0c6:	d30e      	bcc.n	800a0e6 <_vfprintf_r+0xc56>
 800a0c8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a0ca:	9919      	ldr	r1, [sp, #100]	; 0x64
 800a0cc:	eba9 0903 	sub.w	r9, r9, r3
 800a0d0:	461a      	mov	r2, r3
 800a0d2:	4648      	mov	r0, r9
 800a0d4:	f002 fcdd 	bl	800ca92 <strncpy>
 800a0d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0da:	785d      	ldrb	r5, [r3, #1]
 800a0dc:	b195      	cbz	r5, 800a104 <_vfprintf_r+0xc74>
 800a0de:	3301      	adds	r3, #1
 800a0e0:	930e      	str	r3, [sp, #56]	; 0x38
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	9308      	str	r3, [sp, #32]
 800a0e6:	220a      	movs	r2, #10
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	4630      	mov	r0, r6
 800a0ec:	4639      	mov	r1, r7
 800a0ee:	f7f6 fd1b 	bl	8000b28 <__aeabi_uldivmod>
 800a0f2:	2f00      	cmp	r7, #0
 800a0f4:	bf08      	it	eq
 800a0f6:	2e0a      	cmpeq	r6, #10
 800a0f8:	f0c0 83d8 	bcc.w	800a8ac <_vfprintf_r+0x141c>
 800a0fc:	4606      	mov	r6, r0
 800a0fe:	460f      	mov	r7, r1
 800a100:	464d      	mov	r5, r9
 800a102:	e7c5      	b.n	800a090 <_vfprintf_r+0xc00>
 800a104:	9508      	str	r5, [sp, #32]
 800a106:	e7ee      	b.n	800a0e6 <_vfprintf_r+0xc56>
 800a108:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a10a:	f006 030f 	and.w	r3, r6, #15
 800a10e:	5cd3      	ldrb	r3, [r2, r3]
 800a110:	093a      	lsrs	r2, r7, #4
 800a112:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800a116:	0933      	lsrs	r3, r6, #4
 800a118:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800a11c:	461e      	mov	r6, r3
 800a11e:	4617      	mov	r7, r2
 800a120:	ea56 0307 	orrs.w	r3, r6, r7
 800a124:	d1f0      	bne.n	800a108 <_vfprintf_r+0xc78>
 800a126:	e3c1      	b.n	800a8ac <_vfprintf_r+0x141c>
 800a128:	b933      	cbnz	r3, 800a138 <_vfprintf_r+0xca8>
 800a12a:	f018 0f01 	tst.w	r8, #1
 800a12e:	d003      	beq.n	800a138 <_vfprintf_r+0xca8>
 800a130:	2330      	movs	r3, #48	; 0x30
 800a132:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800a136:	e7a1      	b.n	800a07c <_vfprintf_r+0xbec>
 800a138:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800a13c:	e3b6      	b.n	800a8ac <_vfprintf_r+0x141c>
 800a13e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a140:	2b00      	cmp	r3, #0
 800a142:	f000 837d 	beq.w	800a840 <_vfprintf_r+0x13b0>
 800a146:	2000      	movs	r0, #0
 800a148:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800a14c:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800a150:	960a      	str	r6, [sp, #40]	; 0x28
 800a152:	f7ff bb3b 	b.w	80097cc <_vfprintf_r+0x33c>
 800a156:	2010      	movs	r0, #16
 800a158:	2b07      	cmp	r3, #7
 800a15a:	4402      	add	r2, r0
 800a15c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a160:	6060      	str	r0, [r4, #4]
 800a162:	dd08      	ble.n	800a176 <_vfprintf_r+0xce6>
 800a164:	4651      	mov	r1, sl
 800a166:	4658      	mov	r0, fp
 800a168:	aa26      	add	r2, sp, #152	; 0x98
 800a16a:	f002 fd20 	bl	800cbae <__sprint_r>
 800a16e:	2800      	cmp	r0, #0
 800a170:	f040 8344 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a174:	a929      	add	r1, sp, #164	; 0xa4
 800a176:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a178:	460c      	mov	r4, r1
 800a17a:	3b10      	subs	r3, #16
 800a17c:	9317      	str	r3, [sp, #92]	; 0x5c
 800a17e:	e500      	b.n	8009b82 <_vfprintf_r+0x6f2>
 800a180:	460c      	mov	r4, r1
 800a182:	e51a      	b.n	8009bba <_vfprintf_r+0x72a>
 800a184:	4651      	mov	r1, sl
 800a186:	4658      	mov	r0, fp
 800a188:	aa26      	add	r2, sp, #152	; 0x98
 800a18a:	f002 fd10 	bl	800cbae <__sprint_r>
 800a18e:	2800      	cmp	r0, #0
 800a190:	f040 8334 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a194:	ac29      	add	r4, sp, #164	; 0xa4
 800a196:	e522      	b.n	8009bde <_vfprintf_r+0x74e>
 800a198:	4651      	mov	r1, sl
 800a19a:	4658      	mov	r0, fp
 800a19c:	aa26      	add	r2, sp, #152	; 0x98
 800a19e:	f002 fd06 	bl	800cbae <__sprint_r>
 800a1a2:	2800      	cmp	r0, #0
 800a1a4:	f040 832a 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a1a8:	ac29      	add	r4, sp, #164	; 0xa4
 800a1aa:	e528      	b.n	8009bfe <_vfprintf_r+0x76e>
 800a1ac:	2010      	movs	r0, #16
 800a1ae:	2b07      	cmp	r3, #7
 800a1b0:	4402      	add	r2, r0
 800a1b2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a1b6:	6060      	str	r0, [r4, #4]
 800a1b8:	dd08      	ble.n	800a1cc <_vfprintf_r+0xd3c>
 800a1ba:	4651      	mov	r1, sl
 800a1bc:	4658      	mov	r0, fp
 800a1be:	aa26      	add	r2, sp, #152	; 0x98
 800a1c0:	f002 fcf5 	bl	800cbae <__sprint_r>
 800a1c4:	2800      	cmp	r0, #0
 800a1c6:	f040 8319 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a1ca:	a929      	add	r1, sp, #164	; 0xa4
 800a1cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a1ce:	460c      	mov	r4, r1
 800a1d0:	3b10      	subs	r3, #16
 800a1d2:	9317      	str	r3, [sp, #92]	; 0x5c
 800a1d4:	e51c      	b.n	8009c10 <_vfprintf_r+0x780>
 800a1d6:	460c      	mov	r4, r1
 800a1d8:	e536      	b.n	8009c48 <_vfprintf_r+0x7b8>
 800a1da:	2010      	movs	r0, #16
 800a1dc:	2b07      	cmp	r3, #7
 800a1de:	4402      	add	r2, r0
 800a1e0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a1e4:	6060      	str	r0, [r4, #4]
 800a1e6:	dd08      	ble.n	800a1fa <_vfprintf_r+0xd6a>
 800a1e8:	4651      	mov	r1, sl
 800a1ea:	4658      	mov	r0, fp
 800a1ec:	aa26      	add	r2, sp, #152	; 0x98
 800a1ee:	f002 fcde 	bl	800cbae <__sprint_r>
 800a1f2:	2800      	cmp	r0, #0
 800a1f4:	f040 8302 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a1f8:	a929      	add	r1, sp, #164	; 0xa4
 800a1fa:	460c      	mov	r4, r1
 800a1fc:	3e10      	subs	r6, #16
 800a1fe:	e527      	b.n	8009c50 <_vfprintf_r+0x7c0>
 800a200:	460c      	mov	r4, r1
 800a202:	e54e      	b.n	8009ca2 <_vfprintf_r+0x812>
 800a204:	080168e4 	.word	0x080168e4
 800a208:	080168f5 	.word	0x080168f5
 800a20c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a20e:	2b65      	cmp	r3, #101	; 0x65
 800a210:	f340 8238 	ble.w	800a684 <_vfprintf_r+0x11f4>
 800a214:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a218:	2200      	movs	r2, #0
 800a21a:	2300      	movs	r3, #0
 800a21c:	f7f6 fbc4 	bl	80009a8 <__aeabi_dcmpeq>
 800a220:	2800      	cmp	r0, #0
 800a222:	d06a      	beq.n	800a2fa <_vfprintf_r+0xe6a>
 800a224:	4b6e      	ldr	r3, [pc, #440]	; (800a3e0 <_vfprintf_r+0xf50>)
 800a226:	6023      	str	r3, [r4, #0]
 800a228:	2301      	movs	r3, #1
 800a22a:	441e      	add	r6, r3
 800a22c:	6063      	str	r3, [r4, #4]
 800a22e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a230:	9628      	str	r6, [sp, #160]	; 0xa0
 800a232:	3301      	adds	r3, #1
 800a234:	2b07      	cmp	r3, #7
 800a236:	9327      	str	r3, [sp, #156]	; 0x9c
 800a238:	dc38      	bgt.n	800a2ac <_vfprintf_r+0xe1c>
 800a23a:	3408      	adds	r4, #8
 800a23c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a23e:	9a08      	ldr	r2, [sp, #32]
 800a240:	4293      	cmp	r3, r2
 800a242:	db03      	blt.n	800a24c <_vfprintf_r+0xdbc>
 800a244:	f018 0f01 	tst.w	r8, #1
 800a248:	f43f ad3d 	beq.w	8009cc6 <_vfprintf_r+0x836>
 800a24c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a24e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a250:	6023      	str	r3, [r4, #0]
 800a252:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a254:	6063      	str	r3, [r4, #4]
 800a256:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a258:	4413      	add	r3, r2
 800a25a:	9328      	str	r3, [sp, #160]	; 0xa0
 800a25c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a25e:	3301      	adds	r3, #1
 800a260:	2b07      	cmp	r3, #7
 800a262:	9327      	str	r3, [sp, #156]	; 0x9c
 800a264:	dc2c      	bgt.n	800a2c0 <_vfprintf_r+0xe30>
 800a266:	3408      	adds	r4, #8
 800a268:	9b08      	ldr	r3, [sp, #32]
 800a26a:	1e5d      	subs	r5, r3, #1
 800a26c:	2d00      	cmp	r5, #0
 800a26e:	f77f ad2a 	ble.w	8009cc6 <_vfprintf_r+0x836>
 800a272:	f04f 0910 	mov.w	r9, #16
 800a276:	4e5b      	ldr	r6, [pc, #364]	; (800a3e4 <_vfprintf_r+0xf54>)
 800a278:	2d10      	cmp	r5, #16
 800a27a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a27e:	f104 0108 	add.w	r1, r4, #8
 800a282:	f103 0301 	add.w	r3, r3, #1
 800a286:	6026      	str	r6, [r4, #0]
 800a288:	dc24      	bgt.n	800a2d4 <_vfprintf_r+0xe44>
 800a28a:	6065      	str	r5, [r4, #4]
 800a28c:	2b07      	cmp	r3, #7
 800a28e:	4415      	add	r5, r2
 800a290:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800a294:	f340 8290 	ble.w	800a7b8 <_vfprintf_r+0x1328>
 800a298:	4651      	mov	r1, sl
 800a29a:	4658      	mov	r0, fp
 800a29c:	aa26      	add	r2, sp, #152	; 0x98
 800a29e:	f002 fc86 	bl	800cbae <__sprint_r>
 800a2a2:	2800      	cmp	r0, #0
 800a2a4:	f040 82aa 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a2a8:	ac29      	add	r4, sp, #164	; 0xa4
 800a2aa:	e50c      	b.n	8009cc6 <_vfprintf_r+0x836>
 800a2ac:	4651      	mov	r1, sl
 800a2ae:	4658      	mov	r0, fp
 800a2b0:	aa26      	add	r2, sp, #152	; 0x98
 800a2b2:	f002 fc7c 	bl	800cbae <__sprint_r>
 800a2b6:	2800      	cmp	r0, #0
 800a2b8:	f040 82a0 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a2bc:	ac29      	add	r4, sp, #164	; 0xa4
 800a2be:	e7bd      	b.n	800a23c <_vfprintf_r+0xdac>
 800a2c0:	4651      	mov	r1, sl
 800a2c2:	4658      	mov	r0, fp
 800a2c4:	aa26      	add	r2, sp, #152	; 0x98
 800a2c6:	f002 fc72 	bl	800cbae <__sprint_r>
 800a2ca:	2800      	cmp	r0, #0
 800a2cc:	f040 8296 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a2d0:	ac29      	add	r4, sp, #164	; 0xa4
 800a2d2:	e7c9      	b.n	800a268 <_vfprintf_r+0xdd8>
 800a2d4:	3210      	adds	r2, #16
 800a2d6:	2b07      	cmp	r3, #7
 800a2d8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a2dc:	f8c4 9004 	str.w	r9, [r4, #4]
 800a2e0:	dd08      	ble.n	800a2f4 <_vfprintf_r+0xe64>
 800a2e2:	4651      	mov	r1, sl
 800a2e4:	4658      	mov	r0, fp
 800a2e6:	aa26      	add	r2, sp, #152	; 0x98
 800a2e8:	f002 fc61 	bl	800cbae <__sprint_r>
 800a2ec:	2800      	cmp	r0, #0
 800a2ee:	f040 8285 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a2f2:	a929      	add	r1, sp, #164	; 0xa4
 800a2f4:	460c      	mov	r4, r1
 800a2f6:	3d10      	subs	r5, #16
 800a2f8:	e7be      	b.n	800a278 <_vfprintf_r+0xde8>
 800a2fa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	dc73      	bgt.n	800a3e8 <_vfprintf_r+0xf58>
 800a300:	4b37      	ldr	r3, [pc, #220]	; (800a3e0 <_vfprintf_r+0xf50>)
 800a302:	6023      	str	r3, [r4, #0]
 800a304:	2301      	movs	r3, #1
 800a306:	441e      	add	r6, r3
 800a308:	6063      	str	r3, [r4, #4]
 800a30a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a30c:	9628      	str	r6, [sp, #160]	; 0xa0
 800a30e:	3301      	adds	r3, #1
 800a310:	2b07      	cmp	r3, #7
 800a312:	9327      	str	r3, [sp, #156]	; 0x9c
 800a314:	dc3c      	bgt.n	800a390 <_vfprintf_r+0xf00>
 800a316:	3408      	adds	r4, #8
 800a318:	9908      	ldr	r1, [sp, #32]
 800a31a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a31c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a31e:	430a      	orrs	r2, r1
 800a320:	f008 0101 	and.w	r1, r8, #1
 800a324:	430a      	orrs	r2, r1
 800a326:	f43f acce 	beq.w	8009cc6 <_vfprintf_r+0x836>
 800a32a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a32c:	6022      	str	r2, [r4, #0]
 800a32e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a330:	4413      	add	r3, r2
 800a332:	9328      	str	r3, [sp, #160]	; 0xa0
 800a334:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a336:	6062      	str	r2, [r4, #4]
 800a338:	3301      	adds	r3, #1
 800a33a:	2b07      	cmp	r3, #7
 800a33c:	9327      	str	r3, [sp, #156]	; 0x9c
 800a33e:	dc31      	bgt.n	800a3a4 <_vfprintf_r+0xf14>
 800a340:	3408      	adds	r4, #8
 800a342:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a344:	2d00      	cmp	r5, #0
 800a346:	da1a      	bge.n	800a37e <_vfprintf_r+0xeee>
 800a348:	4623      	mov	r3, r4
 800a34a:	4e26      	ldr	r6, [pc, #152]	; (800a3e4 <_vfprintf_r+0xf54>)
 800a34c:	426d      	negs	r5, r5
 800a34e:	2d10      	cmp	r5, #16
 800a350:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800a354:	f104 0408 	add.w	r4, r4, #8
 800a358:	f102 0201 	add.w	r2, r2, #1
 800a35c:	601e      	str	r6, [r3, #0]
 800a35e:	dc2b      	bgt.n	800a3b8 <_vfprintf_r+0xf28>
 800a360:	605d      	str	r5, [r3, #4]
 800a362:	2a07      	cmp	r2, #7
 800a364:	440d      	add	r5, r1
 800a366:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800a36a:	dd08      	ble.n	800a37e <_vfprintf_r+0xeee>
 800a36c:	4651      	mov	r1, sl
 800a36e:	4658      	mov	r0, fp
 800a370:	aa26      	add	r2, sp, #152	; 0x98
 800a372:	f002 fc1c 	bl	800cbae <__sprint_r>
 800a376:	2800      	cmp	r0, #0
 800a378:	f040 8240 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a37c:	ac29      	add	r4, sp, #164	; 0xa4
 800a37e:	9b08      	ldr	r3, [sp, #32]
 800a380:	9a08      	ldr	r2, [sp, #32]
 800a382:	6063      	str	r3, [r4, #4]
 800a384:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a386:	f8c4 9000 	str.w	r9, [r4]
 800a38a:	4413      	add	r3, r2
 800a38c:	9328      	str	r3, [sp, #160]	; 0xa0
 800a38e:	e493      	b.n	8009cb8 <_vfprintf_r+0x828>
 800a390:	4651      	mov	r1, sl
 800a392:	4658      	mov	r0, fp
 800a394:	aa26      	add	r2, sp, #152	; 0x98
 800a396:	f002 fc0a 	bl	800cbae <__sprint_r>
 800a39a:	2800      	cmp	r0, #0
 800a39c:	f040 822e 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a3a0:	ac29      	add	r4, sp, #164	; 0xa4
 800a3a2:	e7b9      	b.n	800a318 <_vfprintf_r+0xe88>
 800a3a4:	4651      	mov	r1, sl
 800a3a6:	4658      	mov	r0, fp
 800a3a8:	aa26      	add	r2, sp, #152	; 0x98
 800a3aa:	f002 fc00 	bl	800cbae <__sprint_r>
 800a3ae:	2800      	cmp	r0, #0
 800a3b0:	f040 8224 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a3b4:	ac29      	add	r4, sp, #164	; 0xa4
 800a3b6:	e7c4      	b.n	800a342 <_vfprintf_r+0xeb2>
 800a3b8:	2010      	movs	r0, #16
 800a3ba:	2a07      	cmp	r2, #7
 800a3bc:	4401      	add	r1, r0
 800a3be:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800a3c2:	6058      	str	r0, [r3, #4]
 800a3c4:	dd08      	ble.n	800a3d8 <_vfprintf_r+0xf48>
 800a3c6:	4651      	mov	r1, sl
 800a3c8:	4658      	mov	r0, fp
 800a3ca:	aa26      	add	r2, sp, #152	; 0x98
 800a3cc:	f002 fbef 	bl	800cbae <__sprint_r>
 800a3d0:	2800      	cmp	r0, #0
 800a3d2:	f040 8213 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a3d6:	ac29      	add	r4, sp, #164	; 0xa4
 800a3d8:	4623      	mov	r3, r4
 800a3da:	3d10      	subs	r5, #16
 800a3dc:	e7b7      	b.n	800a34e <_vfprintf_r+0xebe>
 800a3de:	bf00      	nop
 800a3e0:	08016906 	.word	0x08016906
 800a3e4:	08016938 	.word	0x08016938
 800a3e8:	9b08      	ldr	r3, [sp, #32]
 800a3ea:	42ab      	cmp	r3, r5
 800a3ec:	bfa8      	it	ge
 800a3ee:	462b      	movge	r3, r5
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	9307      	str	r3, [sp, #28]
 800a3f4:	dd0a      	ble.n	800a40c <_vfprintf_r+0xf7c>
 800a3f6:	441e      	add	r6, r3
 800a3f8:	e9c4 9300 	strd	r9, r3, [r4]
 800a3fc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a3fe:	9628      	str	r6, [sp, #160]	; 0xa0
 800a400:	3301      	adds	r3, #1
 800a402:	2b07      	cmp	r3, #7
 800a404:	9327      	str	r3, [sp, #156]	; 0x9c
 800a406:	f300 8088 	bgt.w	800a51a <_vfprintf_r+0x108a>
 800a40a:	3408      	adds	r4, #8
 800a40c:	9b07      	ldr	r3, [sp, #28]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	bfb4      	ite	lt
 800a412:	462e      	movlt	r6, r5
 800a414:	1aee      	subge	r6, r5, r3
 800a416:	2e00      	cmp	r6, #0
 800a418:	dd19      	ble.n	800a44e <_vfprintf_r+0xfbe>
 800a41a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a41e:	4898      	ldr	r0, [pc, #608]	; (800a680 <_vfprintf_r+0x11f0>)
 800a420:	2e10      	cmp	r6, #16
 800a422:	f103 0301 	add.w	r3, r3, #1
 800a426:	f104 0108 	add.w	r1, r4, #8
 800a42a:	6020      	str	r0, [r4, #0]
 800a42c:	dc7f      	bgt.n	800a52e <_vfprintf_r+0x109e>
 800a42e:	6066      	str	r6, [r4, #4]
 800a430:	2b07      	cmp	r3, #7
 800a432:	4416      	add	r6, r2
 800a434:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a438:	f340 808c 	ble.w	800a554 <_vfprintf_r+0x10c4>
 800a43c:	4651      	mov	r1, sl
 800a43e:	4658      	mov	r0, fp
 800a440:	aa26      	add	r2, sp, #152	; 0x98
 800a442:	f002 fbb4 	bl	800cbae <__sprint_r>
 800a446:	2800      	cmp	r0, #0
 800a448:	f040 81d8 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a44c:	ac29      	add	r4, sp, #164	; 0xa4
 800a44e:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800a452:	444d      	add	r5, r9
 800a454:	d00a      	beq.n	800a46c <_vfprintf_r+0xfdc>
 800a456:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d17d      	bne.n	800a558 <_vfprintf_r+0x10c8>
 800a45c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d17d      	bne.n	800a55e <_vfprintf_r+0x10ce>
 800a462:	9b08      	ldr	r3, [sp, #32]
 800a464:	444b      	add	r3, r9
 800a466:	429d      	cmp	r5, r3
 800a468:	bf28      	it	cs
 800a46a:	461d      	movcs	r5, r3
 800a46c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a46e:	9a08      	ldr	r2, [sp, #32]
 800a470:	4293      	cmp	r3, r2
 800a472:	db02      	blt.n	800a47a <_vfprintf_r+0xfea>
 800a474:	f018 0f01 	tst.w	r8, #1
 800a478:	d00e      	beq.n	800a498 <_vfprintf_r+0x1008>
 800a47a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a47c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a47e:	6023      	str	r3, [r4, #0]
 800a480:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a482:	6063      	str	r3, [r4, #4]
 800a484:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a486:	4413      	add	r3, r2
 800a488:	9328      	str	r3, [sp, #160]	; 0xa0
 800a48a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a48c:	3301      	adds	r3, #1
 800a48e:	2b07      	cmp	r3, #7
 800a490:	9327      	str	r3, [sp, #156]	; 0x9c
 800a492:	f300 80e0 	bgt.w	800a656 <_vfprintf_r+0x11c6>
 800a496:	3408      	adds	r4, #8
 800a498:	9b08      	ldr	r3, [sp, #32]
 800a49a:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800a49c:	eb09 0203 	add.w	r2, r9, r3
 800a4a0:	1b9e      	subs	r6, r3, r6
 800a4a2:	1b52      	subs	r2, r2, r5
 800a4a4:	4296      	cmp	r6, r2
 800a4a6:	bfa8      	it	ge
 800a4a8:	4616      	movge	r6, r2
 800a4aa:	2e00      	cmp	r6, #0
 800a4ac:	dd0b      	ble.n	800a4c6 <_vfprintf_r+0x1036>
 800a4ae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a4b0:	e9c4 5600 	strd	r5, r6, [r4]
 800a4b4:	4433      	add	r3, r6
 800a4b6:	9328      	str	r3, [sp, #160]	; 0xa0
 800a4b8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a4ba:	3301      	adds	r3, #1
 800a4bc:	2b07      	cmp	r3, #7
 800a4be:	9327      	str	r3, [sp, #156]	; 0x9c
 800a4c0:	f300 80d3 	bgt.w	800a66a <_vfprintf_r+0x11da>
 800a4c4:	3408      	adds	r4, #8
 800a4c6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a4c8:	9b08      	ldr	r3, [sp, #32]
 800a4ca:	2e00      	cmp	r6, #0
 800a4cc:	eba3 0505 	sub.w	r5, r3, r5
 800a4d0:	bfa8      	it	ge
 800a4d2:	1bad      	subge	r5, r5, r6
 800a4d4:	2d00      	cmp	r5, #0
 800a4d6:	f77f abf6 	ble.w	8009cc6 <_vfprintf_r+0x836>
 800a4da:	f04f 0910 	mov.w	r9, #16
 800a4de:	4e68      	ldr	r6, [pc, #416]	; (800a680 <_vfprintf_r+0x11f0>)
 800a4e0:	2d10      	cmp	r5, #16
 800a4e2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a4e6:	f104 0108 	add.w	r1, r4, #8
 800a4ea:	f103 0301 	add.w	r3, r3, #1
 800a4ee:	6026      	str	r6, [r4, #0]
 800a4f0:	f77f aecb 	ble.w	800a28a <_vfprintf_r+0xdfa>
 800a4f4:	3210      	adds	r2, #16
 800a4f6:	2b07      	cmp	r3, #7
 800a4f8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a4fc:	f8c4 9004 	str.w	r9, [r4, #4]
 800a500:	dd08      	ble.n	800a514 <_vfprintf_r+0x1084>
 800a502:	4651      	mov	r1, sl
 800a504:	4658      	mov	r0, fp
 800a506:	aa26      	add	r2, sp, #152	; 0x98
 800a508:	f002 fb51 	bl	800cbae <__sprint_r>
 800a50c:	2800      	cmp	r0, #0
 800a50e:	f040 8175 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a512:	a929      	add	r1, sp, #164	; 0xa4
 800a514:	460c      	mov	r4, r1
 800a516:	3d10      	subs	r5, #16
 800a518:	e7e2      	b.n	800a4e0 <_vfprintf_r+0x1050>
 800a51a:	4651      	mov	r1, sl
 800a51c:	4658      	mov	r0, fp
 800a51e:	aa26      	add	r2, sp, #152	; 0x98
 800a520:	f002 fb45 	bl	800cbae <__sprint_r>
 800a524:	2800      	cmp	r0, #0
 800a526:	f040 8169 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a52a:	ac29      	add	r4, sp, #164	; 0xa4
 800a52c:	e76e      	b.n	800a40c <_vfprintf_r+0xf7c>
 800a52e:	2010      	movs	r0, #16
 800a530:	2b07      	cmp	r3, #7
 800a532:	4402      	add	r2, r0
 800a534:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a538:	6060      	str	r0, [r4, #4]
 800a53a:	dd08      	ble.n	800a54e <_vfprintf_r+0x10be>
 800a53c:	4651      	mov	r1, sl
 800a53e:	4658      	mov	r0, fp
 800a540:	aa26      	add	r2, sp, #152	; 0x98
 800a542:	f002 fb34 	bl	800cbae <__sprint_r>
 800a546:	2800      	cmp	r0, #0
 800a548:	f040 8158 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a54c:	a929      	add	r1, sp, #164	; 0xa4
 800a54e:	460c      	mov	r4, r1
 800a550:	3e10      	subs	r6, #16
 800a552:	e762      	b.n	800a41a <_vfprintf_r+0xf8a>
 800a554:	460c      	mov	r4, r1
 800a556:	e77a      	b.n	800a44e <_vfprintf_r+0xfbe>
 800a558:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d04b      	beq.n	800a5f6 <_vfprintf_r+0x1166>
 800a55e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a560:	3b01      	subs	r3, #1
 800a562:	930c      	str	r3, [sp, #48]	; 0x30
 800a564:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a566:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a568:	6023      	str	r3, [r4, #0]
 800a56a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a56c:	6063      	str	r3, [r4, #4]
 800a56e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a570:	4413      	add	r3, r2
 800a572:	9328      	str	r3, [sp, #160]	; 0xa0
 800a574:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a576:	3301      	adds	r3, #1
 800a578:	2b07      	cmp	r3, #7
 800a57a:	9327      	str	r3, [sp, #156]	; 0x9c
 800a57c:	dc42      	bgt.n	800a604 <_vfprintf_r+0x1174>
 800a57e:	3408      	adds	r4, #8
 800a580:	9b08      	ldr	r3, [sp, #32]
 800a582:	444b      	add	r3, r9
 800a584:	1b5a      	subs	r2, r3, r5
 800a586:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a588:	781b      	ldrb	r3, [r3, #0]
 800a58a:	4293      	cmp	r3, r2
 800a58c:	bfa8      	it	ge
 800a58e:	4613      	movge	r3, r2
 800a590:	2b00      	cmp	r3, #0
 800a592:	461e      	mov	r6, r3
 800a594:	dd0a      	ble.n	800a5ac <_vfprintf_r+0x111c>
 800a596:	e9c4 5300 	strd	r5, r3, [r4]
 800a59a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a59c:	4433      	add	r3, r6
 800a59e:	9328      	str	r3, [sp, #160]	; 0xa0
 800a5a0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a5a2:	3301      	adds	r3, #1
 800a5a4:	2b07      	cmp	r3, #7
 800a5a6:	9327      	str	r3, [sp, #156]	; 0x9c
 800a5a8:	dc36      	bgt.n	800a618 <_vfprintf_r+0x1188>
 800a5aa:	3408      	adds	r4, #8
 800a5ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a5ae:	2e00      	cmp	r6, #0
 800a5b0:	781b      	ldrb	r3, [r3, #0]
 800a5b2:	bfb4      	ite	lt
 800a5b4:	461e      	movlt	r6, r3
 800a5b6:	1b9e      	subge	r6, r3, r6
 800a5b8:	2e00      	cmp	r6, #0
 800a5ba:	dd18      	ble.n	800a5ee <_vfprintf_r+0x115e>
 800a5bc:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800a5c0:	482f      	ldr	r0, [pc, #188]	; (800a680 <_vfprintf_r+0x11f0>)
 800a5c2:	2e10      	cmp	r6, #16
 800a5c4:	f102 0201 	add.w	r2, r2, #1
 800a5c8:	f104 0108 	add.w	r1, r4, #8
 800a5cc:	6020      	str	r0, [r4, #0]
 800a5ce:	dc2d      	bgt.n	800a62c <_vfprintf_r+0x119c>
 800a5d0:	4433      	add	r3, r6
 800a5d2:	2a07      	cmp	r2, #7
 800a5d4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a5d8:	6066      	str	r6, [r4, #4]
 800a5da:	dd3a      	ble.n	800a652 <_vfprintf_r+0x11c2>
 800a5dc:	4651      	mov	r1, sl
 800a5de:	4658      	mov	r0, fp
 800a5e0:	aa26      	add	r2, sp, #152	; 0x98
 800a5e2:	f002 fae4 	bl	800cbae <__sprint_r>
 800a5e6:	2800      	cmp	r0, #0
 800a5e8:	f040 8108 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a5ec:	ac29      	add	r4, sp, #164	; 0xa4
 800a5ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a5f0:	781b      	ldrb	r3, [r3, #0]
 800a5f2:	441d      	add	r5, r3
 800a5f4:	e72f      	b.n	800a456 <_vfprintf_r+0xfc6>
 800a5f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a5f8:	3b01      	subs	r3, #1
 800a5fa:	930e      	str	r3, [sp, #56]	; 0x38
 800a5fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a5fe:	3b01      	subs	r3, #1
 800a600:	930d      	str	r3, [sp, #52]	; 0x34
 800a602:	e7af      	b.n	800a564 <_vfprintf_r+0x10d4>
 800a604:	4651      	mov	r1, sl
 800a606:	4658      	mov	r0, fp
 800a608:	aa26      	add	r2, sp, #152	; 0x98
 800a60a:	f002 fad0 	bl	800cbae <__sprint_r>
 800a60e:	2800      	cmp	r0, #0
 800a610:	f040 80f4 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a614:	ac29      	add	r4, sp, #164	; 0xa4
 800a616:	e7b3      	b.n	800a580 <_vfprintf_r+0x10f0>
 800a618:	4651      	mov	r1, sl
 800a61a:	4658      	mov	r0, fp
 800a61c:	aa26      	add	r2, sp, #152	; 0x98
 800a61e:	f002 fac6 	bl	800cbae <__sprint_r>
 800a622:	2800      	cmp	r0, #0
 800a624:	f040 80ea 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a628:	ac29      	add	r4, sp, #164	; 0xa4
 800a62a:	e7bf      	b.n	800a5ac <_vfprintf_r+0x111c>
 800a62c:	2010      	movs	r0, #16
 800a62e:	2a07      	cmp	r2, #7
 800a630:	4403      	add	r3, r0
 800a632:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a636:	6060      	str	r0, [r4, #4]
 800a638:	dd08      	ble.n	800a64c <_vfprintf_r+0x11bc>
 800a63a:	4651      	mov	r1, sl
 800a63c:	4658      	mov	r0, fp
 800a63e:	aa26      	add	r2, sp, #152	; 0x98
 800a640:	f002 fab5 	bl	800cbae <__sprint_r>
 800a644:	2800      	cmp	r0, #0
 800a646:	f040 80d9 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a64a:	a929      	add	r1, sp, #164	; 0xa4
 800a64c:	460c      	mov	r4, r1
 800a64e:	3e10      	subs	r6, #16
 800a650:	e7b4      	b.n	800a5bc <_vfprintf_r+0x112c>
 800a652:	460c      	mov	r4, r1
 800a654:	e7cb      	b.n	800a5ee <_vfprintf_r+0x115e>
 800a656:	4651      	mov	r1, sl
 800a658:	4658      	mov	r0, fp
 800a65a:	aa26      	add	r2, sp, #152	; 0x98
 800a65c:	f002 faa7 	bl	800cbae <__sprint_r>
 800a660:	2800      	cmp	r0, #0
 800a662:	f040 80cb 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a666:	ac29      	add	r4, sp, #164	; 0xa4
 800a668:	e716      	b.n	800a498 <_vfprintf_r+0x1008>
 800a66a:	4651      	mov	r1, sl
 800a66c:	4658      	mov	r0, fp
 800a66e:	aa26      	add	r2, sp, #152	; 0x98
 800a670:	f002 fa9d 	bl	800cbae <__sprint_r>
 800a674:	2800      	cmp	r0, #0
 800a676:	f040 80c1 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a67a:	ac29      	add	r4, sp, #164	; 0xa4
 800a67c:	e723      	b.n	800a4c6 <_vfprintf_r+0x1036>
 800a67e:	bf00      	nop
 800a680:	08016938 	.word	0x08016938
 800a684:	9a08      	ldr	r2, [sp, #32]
 800a686:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a688:	2a01      	cmp	r2, #1
 800a68a:	f106 0601 	add.w	r6, r6, #1
 800a68e:	f103 0301 	add.w	r3, r3, #1
 800a692:	f104 0508 	add.w	r5, r4, #8
 800a696:	dc03      	bgt.n	800a6a0 <_vfprintf_r+0x1210>
 800a698:	f018 0f01 	tst.w	r8, #1
 800a69c:	f000 8081 	beq.w	800a7a2 <_vfprintf_r+0x1312>
 800a6a0:	2201      	movs	r2, #1
 800a6a2:	2b07      	cmp	r3, #7
 800a6a4:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a6a8:	f8c4 9000 	str.w	r9, [r4]
 800a6ac:	6062      	str	r2, [r4, #4]
 800a6ae:	dd08      	ble.n	800a6c2 <_vfprintf_r+0x1232>
 800a6b0:	4651      	mov	r1, sl
 800a6b2:	4658      	mov	r0, fp
 800a6b4:	aa26      	add	r2, sp, #152	; 0x98
 800a6b6:	f002 fa7a 	bl	800cbae <__sprint_r>
 800a6ba:	2800      	cmp	r0, #0
 800a6bc:	f040 809e 	bne.w	800a7fc <_vfprintf_r+0x136c>
 800a6c0:	ad29      	add	r5, sp, #164	; 0xa4
 800a6c2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a6c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a6c6:	602b      	str	r3, [r5, #0]
 800a6c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a6ca:	606b      	str	r3, [r5, #4]
 800a6cc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a6ce:	4413      	add	r3, r2
 800a6d0:	9328      	str	r3, [sp, #160]	; 0xa0
 800a6d2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a6d4:	3301      	adds	r3, #1
 800a6d6:	2b07      	cmp	r3, #7
 800a6d8:	9327      	str	r3, [sp, #156]	; 0x9c
 800a6da:	dc32      	bgt.n	800a742 <_vfprintf_r+0x12b2>
 800a6dc:	3508      	adds	r5, #8
 800a6de:	9b08      	ldr	r3, [sp, #32]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a6e6:	1e5c      	subs	r4, r3, #1
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	f7f6 f95d 	bl	80009a8 <__aeabi_dcmpeq>
 800a6ee:	2800      	cmp	r0, #0
 800a6f0:	d130      	bne.n	800a754 <_vfprintf_r+0x12c4>
 800a6f2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a6f4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a6f6:	9a08      	ldr	r2, [sp, #32]
 800a6f8:	3101      	adds	r1, #1
 800a6fa:	3b01      	subs	r3, #1
 800a6fc:	f109 0001 	add.w	r0, r9, #1
 800a700:	4413      	add	r3, r2
 800a702:	2907      	cmp	r1, #7
 800a704:	e9c5 0400 	strd	r0, r4, [r5]
 800a708:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800a70c:	dd52      	ble.n	800a7b4 <_vfprintf_r+0x1324>
 800a70e:	4651      	mov	r1, sl
 800a710:	4658      	mov	r0, fp
 800a712:	aa26      	add	r2, sp, #152	; 0x98
 800a714:	f002 fa4b 	bl	800cbae <__sprint_r>
 800a718:	2800      	cmp	r0, #0
 800a71a:	d16f      	bne.n	800a7fc <_vfprintf_r+0x136c>
 800a71c:	ad29      	add	r5, sp, #164	; 0xa4
 800a71e:	ab22      	add	r3, sp, #136	; 0x88
 800a720:	602b      	str	r3, [r5, #0]
 800a722:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a724:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a726:	606b      	str	r3, [r5, #4]
 800a728:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a72a:	4413      	add	r3, r2
 800a72c:	9328      	str	r3, [sp, #160]	; 0xa0
 800a72e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a730:	3301      	adds	r3, #1
 800a732:	2b07      	cmp	r3, #7
 800a734:	9327      	str	r3, [sp, #156]	; 0x9c
 800a736:	f73f adaf 	bgt.w	800a298 <_vfprintf_r+0xe08>
 800a73a:	f105 0408 	add.w	r4, r5, #8
 800a73e:	f7ff bac2 	b.w	8009cc6 <_vfprintf_r+0x836>
 800a742:	4651      	mov	r1, sl
 800a744:	4658      	mov	r0, fp
 800a746:	aa26      	add	r2, sp, #152	; 0x98
 800a748:	f002 fa31 	bl	800cbae <__sprint_r>
 800a74c:	2800      	cmp	r0, #0
 800a74e:	d155      	bne.n	800a7fc <_vfprintf_r+0x136c>
 800a750:	ad29      	add	r5, sp, #164	; 0xa4
 800a752:	e7c4      	b.n	800a6de <_vfprintf_r+0x124e>
 800a754:	2c00      	cmp	r4, #0
 800a756:	dde2      	ble.n	800a71e <_vfprintf_r+0x128e>
 800a758:	f04f 0910 	mov.w	r9, #16
 800a75c:	4e5a      	ldr	r6, [pc, #360]	; (800a8c8 <_vfprintf_r+0x1438>)
 800a75e:	2c10      	cmp	r4, #16
 800a760:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a764:	f105 0108 	add.w	r1, r5, #8
 800a768:	f103 0301 	add.w	r3, r3, #1
 800a76c:	602e      	str	r6, [r5, #0]
 800a76e:	dc07      	bgt.n	800a780 <_vfprintf_r+0x12f0>
 800a770:	606c      	str	r4, [r5, #4]
 800a772:	2b07      	cmp	r3, #7
 800a774:	4414      	add	r4, r2
 800a776:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800a77a:	dcc8      	bgt.n	800a70e <_vfprintf_r+0x127e>
 800a77c:	460d      	mov	r5, r1
 800a77e:	e7ce      	b.n	800a71e <_vfprintf_r+0x128e>
 800a780:	3210      	adds	r2, #16
 800a782:	2b07      	cmp	r3, #7
 800a784:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a788:	f8c5 9004 	str.w	r9, [r5, #4]
 800a78c:	dd06      	ble.n	800a79c <_vfprintf_r+0x130c>
 800a78e:	4651      	mov	r1, sl
 800a790:	4658      	mov	r0, fp
 800a792:	aa26      	add	r2, sp, #152	; 0x98
 800a794:	f002 fa0b 	bl	800cbae <__sprint_r>
 800a798:	bb80      	cbnz	r0, 800a7fc <_vfprintf_r+0x136c>
 800a79a:	a929      	add	r1, sp, #164	; 0xa4
 800a79c:	460d      	mov	r5, r1
 800a79e:	3c10      	subs	r4, #16
 800a7a0:	e7dd      	b.n	800a75e <_vfprintf_r+0x12ce>
 800a7a2:	2201      	movs	r2, #1
 800a7a4:	2b07      	cmp	r3, #7
 800a7a6:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a7aa:	f8c4 9000 	str.w	r9, [r4]
 800a7ae:	6062      	str	r2, [r4, #4]
 800a7b0:	ddb5      	ble.n	800a71e <_vfprintf_r+0x128e>
 800a7b2:	e7ac      	b.n	800a70e <_vfprintf_r+0x127e>
 800a7b4:	3508      	adds	r5, #8
 800a7b6:	e7b2      	b.n	800a71e <_vfprintf_r+0x128e>
 800a7b8:	460c      	mov	r4, r1
 800a7ba:	f7ff ba84 	b.w	8009cc6 <_vfprintf_r+0x836>
 800a7be:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800a7c2:	1a9d      	subs	r5, r3, r2
 800a7c4:	2d00      	cmp	r5, #0
 800a7c6:	f77f aa82 	ble.w	8009cce <_vfprintf_r+0x83e>
 800a7ca:	f04f 0810 	mov.w	r8, #16
 800a7ce:	4e3f      	ldr	r6, [pc, #252]	; (800a8cc <_vfprintf_r+0x143c>)
 800a7d0:	2d10      	cmp	r5, #16
 800a7d2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a7d6:	6026      	str	r6, [r4, #0]
 800a7d8:	f103 0301 	add.w	r3, r3, #1
 800a7dc:	dc17      	bgt.n	800a80e <_vfprintf_r+0x137e>
 800a7de:	6065      	str	r5, [r4, #4]
 800a7e0:	2b07      	cmp	r3, #7
 800a7e2:	4415      	add	r5, r2
 800a7e4:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800a7e8:	f77f aa71 	ble.w	8009cce <_vfprintf_r+0x83e>
 800a7ec:	4651      	mov	r1, sl
 800a7ee:	4658      	mov	r0, fp
 800a7f0:	aa26      	add	r2, sp, #152	; 0x98
 800a7f2:	f002 f9dc 	bl	800cbae <__sprint_r>
 800a7f6:	2800      	cmp	r0, #0
 800a7f8:	f43f aa69 	beq.w	8009cce <_vfprintf_r+0x83e>
 800a7fc:	2f00      	cmp	r7, #0
 800a7fe:	f43f a884 	beq.w	800990a <_vfprintf_r+0x47a>
 800a802:	4639      	mov	r1, r7
 800a804:	4658      	mov	r0, fp
 800a806:	f001 f91b 	bl	800ba40 <_free_r>
 800a80a:	f7ff b87e 	b.w	800990a <_vfprintf_r+0x47a>
 800a80e:	3210      	adds	r2, #16
 800a810:	2b07      	cmp	r3, #7
 800a812:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a816:	f8c4 8004 	str.w	r8, [r4, #4]
 800a81a:	dc02      	bgt.n	800a822 <_vfprintf_r+0x1392>
 800a81c:	3408      	adds	r4, #8
 800a81e:	3d10      	subs	r5, #16
 800a820:	e7d6      	b.n	800a7d0 <_vfprintf_r+0x1340>
 800a822:	4651      	mov	r1, sl
 800a824:	4658      	mov	r0, fp
 800a826:	aa26      	add	r2, sp, #152	; 0x98
 800a828:	f002 f9c1 	bl	800cbae <__sprint_r>
 800a82c:	2800      	cmp	r0, #0
 800a82e:	d1e5      	bne.n	800a7fc <_vfprintf_r+0x136c>
 800a830:	ac29      	add	r4, sp, #164	; 0xa4
 800a832:	e7f4      	b.n	800a81e <_vfprintf_r+0x138e>
 800a834:	4639      	mov	r1, r7
 800a836:	4658      	mov	r0, fp
 800a838:	f001 f902 	bl	800ba40 <_free_r>
 800a83c:	f7ff ba5e 	b.w	8009cfc <_vfprintf_r+0x86c>
 800a840:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a842:	b91b      	cbnz	r3, 800a84c <_vfprintf_r+0x13bc>
 800a844:	2300      	movs	r3, #0
 800a846:	9327      	str	r3, [sp, #156]	; 0x9c
 800a848:	f7ff b85f 	b.w	800990a <_vfprintf_r+0x47a>
 800a84c:	4651      	mov	r1, sl
 800a84e:	4658      	mov	r0, fp
 800a850:	aa26      	add	r2, sp, #152	; 0x98
 800a852:	f002 f9ac 	bl	800cbae <__sprint_r>
 800a856:	2800      	cmp	r0, #0
 800a858:	d0f4      	beq.n	800a844 <_vfprintf_r+0x13b4>
 800a85a:	f7ff b856 	b.w	800990a <_vfprintf_r+0x47a>
 800a85e:	ea56 0207 	orrs.w	r2, r6, r7
 800a862:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800a866:	f43f ab6a 	beq.w	8009f3e <_vfprintf_r+0xaae>
 800a86a:	2b01      	cmp	r3, #1
 800a86c:	f43f abff 	beq.w	800a06e <_vfprintf_r+0xbde>
 800a870:	2b02      	cmp	r3, #2
 800a872:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800a876:	f43f ac47 	beq.w	800a108 <_vfprintf_r+0xc78>
 800a87a:	08f2      	lsrs	r2, r6, #3
 800a87c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800a880:	08f8      	lsrs	r0, r7, #3
 800a882:	f006 0307 	and.w	r3, r6, #7
 800a886:	4607      	mov	r7, r0
 800a888:	4616      	mov	r6, r2
 800a88a:	3330      	adds	r3, #48	; 0x30
 800a88c:	ea56 0207 	orrs.w	r2, r6, r7
 800a890:	4649      	mov	r1, r9
 800a892:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800a896:	d1f0      	bne.n	800a87a <_vfprintf_r+0x13ea>
 800a898:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a89a:	07d0      	lsls	r0, r2, #31
 800a89c:	d506      	bpl.n	800a8ac <_vfprintf_r+0x141c>
 800a89e:	2b30      	cmp	r3, #48	; 0x30
 800a8a0:	d004      	beq.n	800a8ac <_vfprintf_r+0x141c>
 800a8a2:	2330      	movs	r3, #48	; 0x30
 800a8a4:	f809 3c01 	strb.w	r3, [r9, #-1]
 800a8a8:	f1a1 0902 	sub.w	r9, r1, #2
 800a8ac:	2700      	movs	r7, #0
 800a8ae:	ab52      	add	r3, sp, #328	; 0x148
 800a8b0:	eba3 0309 	sub.w	r3, r3, r9
 800a8b4:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800a8b8:	9e07      	ldr	r6, [sp, #28]
 800a8ba:	9307      	str	r3, [sp, #28]
 800a8bc:	463d      	mov	r5, r7
 800a8be:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800a8c2:	f7ff b942 	b.w	8009b4a <_vfprintf_r+0x6ba>
 800a8c6:	bf00      	nop
 800a8c8:	08016938 	.word	0x08016938
 800a8cc:	08016928 	.word	0x08016928

0800a8d0 <__sbprintf>:
 800a8d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a8d2:	461f      	mov	r7, r3
 800a8d4:	898b      	ldrh	r3, [r1, #12]
 800a8d6:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800a8da:	f023 0302 	bic.w	r3, r3, #2
 800a8de:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a8e2:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800a8e4:	4615      	mov	r5, r2
 800a8e6:	9319      	str	r3, [sp, #100]	; 0x64
 800a8e8:	89cb      	ldrh	r3, [r1, #14]
 800a8ea:	4606      	mov	r6, r0
 800a8ec:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a8f0:	69cb      	ldr	r3, [r1, #28]
 800a8f2:	a816      	add	r0, sp, #88	; 0x58
 800a8f4:	9307      	str	r3, [sp, #28]
 800a8f6:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800a8f8:	460c      	mov	r4, r1
 800a8fa:	9309      	str	r3, [sp, #36]	; 0x24
 800a8fc:	ab1a      	add	r3, sp, #104	; 0x68
 800a8fe:	9300      	str	r3, [sp, #0]
 800a900:	9304      	str	r3, [sp, #16]
 800a902:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a906:	9302      	str	r3, [sp, #8]
 800a908:	9305      	str	r3, [sp, #20]
 800a90a:	2300      	movs	r3, #0
 800a90c:	9306      	str	r3, [sp, #24]
 800a90e:	f001 fac5 	bl	800be9c <__retarget_lock_init_recursive>
 800a912:	462a      	mov	r2, r5
 800a914:	463b      	mov	r3, r7
 800a916:	4669      	mov	r1, sp
 800a918:	4630      	mov	r0, r6
 800a91a:	f7fe fdb9 	bl	8009490 <_vfprintf_r>
 800a91e:	1e05      	subs	r5, r0, #0
 800a920:	db07      	blt.n	800a932 <__sbprintf+0x62>
 800a922:	4669      	mov	r1, sp
 800a924:	4630      	mov	r0, r6
 800a926:	f000 ff8f 	bl	800b848 <_fflush_r>
 800a92a:	2800      	cmp	r0, #0
 800a92c:	bf18      	it	ne
 800a92e:	f04f 35ff 	movne.w	r5, #4294967295
 800a932:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800a936:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a938:	065b      	lsls	r3, r3, #25
 800a93a:	bf42      	ittt	mi
 800a93c:	89a3      	ldrhmi	r3, [r4, #12]
 800a93e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800a942:	81a3      	strhmi	r3, [r4, #12]
 800a944:	f001 faab 	bl	800be9e <__retarget_lock_close_recursive>
 800a948:	4628      	mov	r0, r5
 800a94a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800a94e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a950 <_vsnprintf_r>:
 800a950:	b530      	push	{r4, r5, lr}
 800a952:	1e14      	subs	r4, r2, #0
 800a954:	4605      	mov	r5, r0
 800a956:	b09b      	sub	sp, #108	; 0x6c
 800a958:	4618      	mov	r0, r3
 800a95a:	da05      	bge.n	800a968 <_vsnprintf_r+0x18>
 800a95c:	238b      	movs	r3, #139	; 0x8b
 800a95e:	f04f 30ff 	mov.w	r0, #4294967295
 800a962:	602b      	str	r3, [r5, #0]
 800a964:	b01b      	add	sp, #108	; 0x6c
 800a966:	bd30      	pop	{r4, r5, pc}
 800a968:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a96c:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a970:	bf0c      	ite	eq
 800a972:	4623      	moveq	r3, r4
 800a974:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a978:	9302      	str	r3, [sp, #8]
 800a97a:	9305      	str	r3, [sp, #20]
 800a97c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a980:	4602      	mov	r2, r0
 800a982:	9100      	str	r1, [sp, #0]
 800a984:	9104      	str	r1, [sp, #16]
 800a986:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a98a:	4669      	mov	r1, sp
 800a98c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a98e:	4628      	mov	r0, r5
 800a990:	f7fd fb9a 	bl	80080c8 <_svfprintf_r>
 800a994:	1c43      	adds	r3, r0, #1
 800a996:	bfbc      	itt	lt
 800a998:	238b      	movlt	r3, #139	; 0x8b
 800a99a:	602b      	strlt	r3, [r5, #0]
 800a99c:	2c00      	cmp	r4, #0
 800a99e:	d0e1      	beq.n	800a964 <_vsnprintf_r+0x14>
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	9b00      	ldr	r3, [sp, #0]
 800a9a4:	701a      	strb	r2, [r3, #0]
 800a9a6:	e7dd      	b.n	800a964 <_vsnprintf_r+0x14>

0800a9a8 <vsnprintf>:
 800a9a8:	b507      	push	{r0, r1, r2, lr}
 800a9aa:	9300      	str	r3, [sp, #0]
 800a9ac:	4613      	mov	r3, r2
 800a9ae:	460a      	mov	r2, r1
 800a9b0:	4601      	mov	r1, r0
 800a9b2:	4803      	ldr	r0, [pc, #12]	; (800a9c0 <vsnprintf+0x18>)
 800a9b4:	6800      	ldr	r0, [r0, #0]
 800a9b6:	f7ff ffcb 	bl	800a950 <_vsnprintf_r>
 800a9ba:	b003      	add	sp, #12
 800a9bc:	f85d fb04 	ldr.w	pc, [sp], #4
 800a9c0:	20000034 	.word	0x20000034

0800a9c4 <__swsetup_r>:
 800a9c4:	b538      	push	{r3, r4, r5, lr}
 800a9c6:	4b2a      	ldr	r3, [pc, #168]	; (800aa70 <__swsetup_r+0xac>)
 800a9c8:	4605      	mov	r5, r0
 800a9ca:	6818      	ldr	r0, [r3, #0]
 800a9cc:	460c      	mov	r4, r1
 800a9ce:	b118      	cbz	r0, 800a9d8 <__swsetup_r+0x14>
 800a9d0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a9d2:	b90b      	cbnz	r3, 800a9d8 <__swsetup_r+0x14>
 800a9d4:	f000 ffa4 	bl	800b920 <__sinit>
 800a9d8:	89a3      	ldrh	r3, [r4, #12]
 800a9da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a9de:	0718      	lsls	r0, r3, #28
 800a9e0:	d422      	bmi.n	800aa28 <__swsetup_r+0x64>
 800a9e2:	06d9      	lsls	r1, r3, #27
 800a9e4:	d407      	bmi.n	800a9f6 <__swsetup_r+0x32>
 800a9e6:	2309      	movs	r3, #9
 800a9e8:	602b      	str	r3, [r5, #0]
 800a9ea:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a9ee:	f04f 30ff 	mov.w	r0, #4294967295
 800a9f2:	81a3      	strh	r3, [r4, #12]
 800a9f4:	e034      	b.n	800aa60 <__swsetup_r+0x9c>
 800a9f6:	0758      	lsls	r0, r3, #29
 800a9f8:	d512      	bpl.n	800aa20 <__swsetup_r+0x5c>
 800a9fa:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a9fc:	b141      	cbz	r1, 800aa10 <__swsetup_r+0x4c>
 800a9fe:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800aa02:	4299      	cmp	r1, r3
 800aa04:	d002      	beq.n	800aa0c <__swsetup_r+0x48>
 800aa06:	4628      	mov	r0, r5
 800aa08:	f001 f81a 	bl	800ba40 <_free_r>
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	6323      	str	r3, [r4, #48]	; 0x30
 800aa10:	89a3      	ldrh	r3, [r4, #12]
 800aa12:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800aa16:	81a3      	strh	r3, [r4, #12]
 800aa18:	2300      	movs	r3, #0
 800aa1a:	6063      	str	r3, [r4, #4]
 800aa1c:	6923      	ldr	r3, [r4, #16]
 800aa1e:	6023      	str	r3, [r4, #0]
 800aa20:	89a3      	ldrh	r3, [r4, #12]
 800aa22:	f043 0308 	orr.w	r3, r3, #8
 800aa26:	81a3      	strh	r3, [r4, #12]
 800aa28:	6923      	ldr	r3, [r4, #16]
 800aa2a:	b94b      	cbnz	r3, 800aa40 <__swsetup_r+0x7c>
 800aa2c:	89a3      	ldrh	r3, [r4, #12]
 800aa2e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800aa32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aa36:	d003      	beq.n	800aa40 <__swsetup_r+0x7c>
 800aa38:	4621      	mov	r1, r4
 800aa3a:	4628      	mov	r0, r5
 800aa3c:	f001 fa5e 	bl	800befc <__smakebuf_r>
 800aa40:	89a0      	ldrh	r0, [r4, #12]
 800aa42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aa46:	f010 0301 	ands.w	r3, r0, #1
 800aa4a:	d00a      	beq.n	800aa62 <__swsetup_r+0x9e>
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	60a3      	str	r3, [r4, #8]
 800aa50:	6963      	ldr	r3, [r4, #20]
 800aa52:	425b      	negs	r3, r3
 800aa54:	61a3      	str	r3, [r4, #24]
 800aa56:	6923      	ldr	r3, [r4, #16]
 800aa58:	b943      	cbnz	r3, 800aa6c <__swsetup_r+0xa8>
 800aa5a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800aa5e:	d1c4      	bne.n	800a9ea <__swsetup_r+0x26>
 800aa60:	bd38      	pop	{r3, r4, r5, pc}
 800aa62:	0781      	lsls	r1, r0, #30
 800aa64:	bf58      	it	pl
 800aa66:	6963      	ldrpl	r3, [r4, #20]
 800aa68:	60a3      	str	r3, [r4, #8]
 800aa6a:	e7f4      	b.n	800aa56 <__swsetup_r+0x92>
 800aa6c:	2000      	movs	r0, #0
 800aa6e:	e7f7      	b.n	800aa60 <__swsetup_r+0x9c>
 800aa70:	20000034 	.word	0x20000034

0800aa74 <register_fini>:
 800aa74:	4b02      	ldr	r3, [pc, #8]	; (800aa80 <register_fini+0xc>)
 800aa76:	b113      	cbz	r3, 800aa7e <register_fini+0xa>
 800aa78:	4802      	ldr	r0, [pc, #8]	; (800aa84 <register_fini+0x10>)
 800aa7a:	f000 b805 	b.w	800aa88 <atexit>
 800aa7e:	4770      	bx	lr
 800aa80:	00000000 	.word	0x00000000
 800aa84:	0800b971 	.word	0x0800b971

0800aa88 <atexit>:
 800aa88:	2300      	movs	r3, #0
 800aa8a:	4601      	mov	r1, r0
 800aa8c:	461a      	mov	r2, r3
 800aa8e:	4618      	mov	r0, r3
 800aa90:	f002 bddc 	b.w	800d64c <__register_exitproc>

0800aa94 <quorem>:
 800aa94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa98:	6903      	ldr	r3, [r0, #16]
 800aa9a:	690c      	ldr	r4, [r1, #16]
 800aa9c:	4607      	mov	r7, r0
 800aa9e:	42a3      	cmp	r3, r4
 800aaa0:	f2c0 8083 	blt.w	800abaa <quorem+0x116>
 800aaa4:	3c01      	subs	r4, #1
 800aaa6:	f100 0514 	add.w	r5, r0, #20
 800aaaa:	f101 0814 	add.w	r8, r1, #20
 800aaae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aab2:	9301      	str	r3, [sp, #4]
 800aab4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aab8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aabc:	3301      	adds	r3, #1
 800aabe:	429a      	cmp	r2, r3
 800aac0:	fbb2 f6f3 	udiv	r6, r2, r3
 800aac4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800aac8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800aacc:	d332      	bcc.n	800ab34 <quorem+0xa0>
 800aace:	f04f 0e00 	mov.w	lr, #0
 800aad2:	4640      	mov	r0, r8
 800aad4:	46ac      	mov	ip, r5
 800aad6:	46f2      	mov	sl, lr
 800aad8:	f850 2b04 	ldr.w	r2, [r0], #4
 800aadc:	b293      	uxth	r3, r2
 800aade:	fb06 e303 	mla	r3, r6, r3, lr
 800aae2:	0c12      	lsrs	r2, r2, #16
 800aae4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800aae8:	fb06 e202 	mla	r2, r6, r2, lr
 800aaec:	b29b      	uxth	r3, r3
 800aaee:	ebaa 0303 	sub.w	r3, sl, r3
 800aaf2:	f8dc a000 	ldr.w	sl, [ip]
 800aaf6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800aafa:	fa1f fa8a 	uxth.w	sl, sl
 800aafe:	4453      	add	r3, sl
 800ab00:	fa1f fa82 	uxth.w	sl, r2
 800ab04:	f8dc 2000 	ldr.w	r2, [ip]
 800ab08:	4581      	cmp	r9, r0
 800ab0a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800ab0e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ab12:	b29b      	uxth	r3, r3
 800ab14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab18:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ab1c:	f84c 3b04 	str.w	r3, [ip], #4
 800ab20:	d2da      	bcs.n	800aad8 <quorem+0x44>
 800ab22:	f855 300b 	ldr.w	r3, [r5, fp]
 800ab26:	b92b      	cbnz	r3, 800ab34 <quorem+0xa0>
 800ab28:	9b01      	ldr	r3, [sp, #4]
 800ab2a:	3b04      	subs	r3, #4
 800ab2c:	429d      	cmp	r5, r3
 800ab2e:	461a      	mov	r2, r3
 800ab30:	d32f      	bcc.n	800ab92 <quorem+0xfe>
 800ab32:	613c      	str	r4, [r7, #16]
 800ab34:	4638      	mov	r0, r7
 800ab36:	f001 fc83 	bl	800c440 <__mcmp>
 800ab3a:	2800      	cmp	r0, #0
 800ab3c:	db25      	blt.n	800ab8a <quorem+0xf6>
 800ab3e:	4628      	mov	r0, r5
 800ab40:	f04f 0c00 	mov.w	ip, #0
 800ab44:	3601      	adds	r6, #1
 800ab46:	f858 1b04 	ldr.w	r1, [r8], #4
 800ab4a:	f8d0 e000 	ldr.w	lr, [r0]
 800ab4e:	b28b      	uxth	r3, r1
 800ab50:	ebac 0303 	sub.w	r3, ip, r3
 800ab54:	fa1f f28e 	uxth.w	r2, lr
 800ab58:	4413      	add	r3, r2
 800ab5a:	0c0a      	lsrs	r2, r1, #16
 800ab5c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ab60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ab64:	b29b      	uxth	r3, r3
 800ab66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab6a:	45c1      	cmp	r9, r8
 800ab6c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ab70:	f840 3b04 	str.w	r3, [r0], #4
 800ab74:	d2e7      	bcs.n	800ab46 <quorem+0xb2>
 800ab76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ab7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ab7e:	b922      	cbnz	r2, 800ab8a <quorem+0xf6>
 800ab80:	3b04      	subs	r3, #4
 800ab82:	429d      	cmp	r5, r3
 800ab84:	461a      	mov	r2, r3
 800ab86:	d30a      	bcc.n	800ab9e <quorem+0x10a>
 800ab88:	613c      	str	r4, [r7, #16]
 800ab8a:	4630      	mov	r0, r6
 800ab8c:	b003      	add	sp, #12
 800ab8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab92:	6812      	ldr	r2, [r2, #0]
 800ab94:	3b04      	subs	r3, #4
 800ab96:	2a00      	cmp	r2, #0
 800ab98:	d1cb      	bne.n	800ab32 <quorem+0x9e>
 800ab9a:	3c01      	subs	r4, #1
 800ab9c:	e7c6      	b.n	800ab2c <quorem+0x98>
 800ab9e:	6812      	ldr	r2, [r2, #0]
 800aba0:	3b04      	subs	r3, #4
 800aba2:	2a00      	cmp	r2, #0
 800aba4:	d1f0      	bne.n	800ab88 <quorem+0xf4>
 800aba6:	3c01      	subs	r4, #1
 800aba8:	e7eb      	b.n	800ab82 <quorem+0xee>
 800abaa:	2000      	movs	r0, #0
 800abac:	e7ee      	b.n	800ab8c <quorem+0xf8>
	...

0800abb0 <_dtoa_r>:
 800abb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abb4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800abb6:	b097      	sub	sp, #92	; 0x5c
 800abb8:	4681      	mov	r9, r0
 800abba:	4614      	mov	r4, r2
 800abbc:	461d      	mov	r5, r3
 800abbe:	4692      	mov	sl, r2
 800abc0:	469b      	mov	fp, r3
 800abc2:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800abc4:	b149      	cbz	r1, 800abda <_dtoa_r+0x2a>
 800abc6:	2301      	movs	r3, #1
 800abc8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800abca:	4093      	lsls	r3, r2
 800abcc:	608b      	str	r3, [r1, #8]
 800abce:	604a      	str	r2, [r1, #4]
 800abd0:	f001 fa2f 	bl	800c032 <_Bfree>
 800abd4:	2300      	movs	r3, #0
 800abd6:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800abda:	1e2b      	subs	r3, r5, #0
 800abdc:	bfad      	iteet	ge
 800abde:	2300      	movge	r3, #0
 800abe0:	2201      	movlt	r2, #1
 800abe2:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800abe6:	6033      	strge	r3, [r6, #0]
 800abe8:	4ba3      	ldr	r3, [pc, #652]	; (800ae78 <_dtoa_r+0x2c8>)
 800abea:	bfb8      	it	lt
 800abec:	6032      	strlt	r2, [r6, #0]
 800abee:	ea33 030b 	bics.w	r3, r3, fp
 800abf2:	f8cd b00c 	str.w	fp, [sp, #12]
 800abf6:	d119      	bne.n	800ac2c <_dtoa_r+0x7c>
 800abf8:	f242 730f 	movw	r3, #9999	; 0x270f
 800abfc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800abfe:	6013      	str	r3, [r2, #0]
 800ac00:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ac04:	4323      	orrs	r3, r4
 800ac06:	f000 857b 	beq.w	800b700 <_dtoa_r+0xb50>
 800ac0a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ac0c:	b90b      	cbnz	r3, 800ac12 <_dtoa_r+0x62>
 800ac0e:	4b9b      	ldr	r3, [pc, #620]	; (800ae7c <_dtoa_r+0x2cc>)
 800ac10:	e020      	b.n	800ac54 <_dtoa_r+0xa4>
 800ac12:	4b9a      	ldr	r3, [pc, #616]	; (800ae7c <_dtoa_r+0x2cc>)
 800ac14:	9306      	str	r3, [sp, #24]
 800ac16:	3303      	adds	r3, #3
 800ac18:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ac1a:	6013      	str	r3, [r2, #0]
 800ac1c:	9806      	ldr	r0, [sp, #24]
 800ac1e:	b017      	add	sp, #92	; 0x5c
 800ac20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac24:	4b96      	ldr	r3, [pc, #600]	; (800ae80 <_dtoa_r+0x2d0>)
 800ac26:	9306      	str	r3, [sp, #24]
 800ac28:	3308      	adds	r3, #8
 800ac2a:	e7f5      	b.n	800ac18 <_dtoa_r+0x68>
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	2300      	movs	r3, #0
 800ac30:	4650      	mov	r0, sl
 800ac32:	4659      	mov	r1, fp
 800ac34:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800ac38:	f7f5 feb6 	bl	80009a8 <__aeabi_dcmpeq>
 800ac3c:	4607      	mov	r7, r0
 800ac3e:	b158      	cbz	r0, 800ac58 <_dtoa_r+0xa8>
 800ac40:	2301      	movs	r3, #1
 800ac42:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800ac44:	6013      	str	r3, [r2, #0]
 800ac46:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	f000 8556 	beq.w	800b6fa <_dtoa_r+0xb4a>
 800ac4e:	488d      	ldr	r0, [pc, #564]	; (800ae84 <_dtoa_r+0x2d4>)
 800ac50:	6018      	str	r0, [r3, #0]
 800ac52:	1e43      	subs	r3, r0, #1
 800ac54:	9306      	str	r3, [sp, #24]
 800ac56:	e7e1      	b.n	800ac1c <_dtoa_r+0x6c>
 800ac58:	ab14      	add	r3, sp, #80	; 0x50
 800ac5a:	9301      	str	r3, [sp, #4]
 800ac5c:	ab15      	add	r3, sp, #84	; 0x54
 800ac5e:	9300      	str	r3, [sp, #0]
 800ac60:	4648      	mov	r0, r9
 800ac62:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ac66:	f001 fc97 	bl	800c598 <__d2b>
 800ac6a:	9b03      	ldr	r3, [sp, #12]
 800ac6c:	4680      	mov	r8, r0
 800ac6e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800ac72:	2e00      	cmp	r6, #0
 800ac74:	d07f      	beq.n	800ad76 <_dtoa_r+0x1c6>
 800ac76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ac7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac7c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800ac80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac84:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800ac88:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800ac8c:	9713      	str	r7, [sp, #76]	; 0x4c
 800ac8e:	2200      	movs	r2, #0
 800ac90:	4b7d      	ldr	r3, [pc, #500]	; (800ae88 <_dtoa_r+0x2d8>)
 800ac92:	f7f5 fa69 	bl	8000168 <__aeabi_dsub>
 800ac96:	a372      	add	r3, pc, #456	; (adr r3, 800ae60 <_dtoa_r+0x2b0>)
 800ac98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac9c:	f7f5 fc1c 	bl	80004d8 <__aeabi_dmul>
 800aca0:	a371      	add	r3, pc, #452	; (adr r3, 800ae68 <_dtoa_r+0x2b8>)
 800aca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aca6:	f7f5 fa61 	bl	800016c <__adddf3>
 800acaa:	4604      	mov	r4, r0
 800acac:	4630      	mov	r0, r6
 800acae:	460d      	mov	r5, r1
 800acb0:	f7f5 fba8 	bl	8000404 <__aeabi_i2d>
 800acb4:	a36e      	add	r3, pc, #440	; (adr r3, 800ae70 <_dtoa_r+0x2c0>)
 800acb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acba:	f7f5 fc0d 	bl	80004d8 <__aeabi_dmul>
 800acbe:	4602      	mov	r2, r0
 800acc0:	460b      	mov	r3, r1
 800acc2:	4620      	mov	r0, r4
 800acc4:	4629      	mov	r1, r5
 800acc6:	f7f5 fa51 	bl	800016c <__adddf3>
 800acca:	4604      	mov	r4, r0
 800accc:	460d      	mov	r5, r1
 800acce:	f7f5 feb3 	bl	8000a38 <__aeabi_d2iz>
 800acd2:	2200      	movs	r2, #0
 800acd4:	9003      	str	r0, [sp, #12]
 800acd6:	2300      	movs	r3, #0
 800acd8:	4620      	mov	r0, r4
 800acda:	4629      	mov	r1, r5
 800acdc:	f7f5 fe6e 	bl	80009bc <__aeabi_dcmplt>
 800ace0:	b150      	cbz	r0, 800acf8 <_dtoa_r+0x148>
 800ace2:	9803      	ldr	r0, [sp, #12]
 800ace4:	f7f5 fb8e 	bl	8000404 <__aeabi_i2d>
 800ace8:	4622      	mov	r2, r4
 800acea:	462b      	mov	r3, r5
 800acec:	f7f5 fe5c 	bl	80009a8 <__aeabi_dcmpeq>
 800acf0:	b910      	cbnz	r0, 800acf8 <_dtoa_r+0x148>
 800acf2:	9b03      	ldr	r3, [sp, #12]
 800acf4:	3b01      	subs	r3, #1
 800acf6:	9303      	str	r3, [sp, #12]
 800acf8:	9b03      	ldr	r3, [sp, #12]
 800acfa:	2b16      	cmp	r3, #22
 800acfc:	d858      	bhi.n	800adb0 <_dtoa_r+0x200>
 800acfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ad02:	9a03      	ldr	r2, [sp, #12]
 800ad04:	4b61      	ldr	r3, [pc, #388]	; (800ae8c <_dtoa_r+0x2dc>)
 800ad06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad0e:	f7f5 fe55 	bl	80009bc <__aeabi_dcmplt>
 800ad12:	2800      	cmp	r0, #0
 800ad14:	d04e      	beq.n	800adb4 <_dtoa_r+0x204>
 800ad16:	9b03      	ldr	r3, [sp, #12]
 800ad18:	3b01      	subs	r3, #1
 800ad1a:	9303      	str	r3, [sp, #12]
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad20:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ad22:	1b9e      	subs	r6, r3, r6
 800ad24:	1e73      	subs	r3, r6, #1
 800ad26:	9309      	str	r3, [sp, #36]	; 0x24
 800ad28:	bf49      	itett	mi
 800ad2a:	f1c6 0301 	rsbmi	r3, r6, #1
 800ad2e:	2300      	movpl	r3, #0
 800ad30:	9308      	strmi	r3, [sp, #32]
 800ad32:	2300      	movmi	r3, #0
 800ad34:	bf54      	ite	pl
 800ad36:	9308      	strpl	r3, [sp, #32]
 800ad38:	9309      	strmi	r3, [sp, #36]	; 0x24
 800ad3a:	9b03      	ldr	r3, [sp, #12]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	db3b      	blt.n	800adb8 <_dtoa_r+0x208>
 800ad40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad42:	9a03      	ldr	r2, [sp, #12]
 800ad44:	4413      	add	r3, r2
 800ad46:	9309      	str	r3, [sp, #36]	; 0x24
 800ad48:	2300      	movs	r3, #0
 800ad4a:	920e      	str	r2, [sp, #56]	; 0x38
 800ad4c:	930a      	str	r3, [sp, #40]	; 0x28
 800ad4e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ad50:	2b09      	cmp	r3, #9
 800ad52:	d86b      	bhi.n	800ae2c <_dtoa_r+0x27c>
 800ad54:	2b05      	cmp	r3, #5
 800ad56:	bfc4      	itt	gt
 800ad58:	3b04      	subgt	r3, #4
 800ad5a:	9320      	strgt	r3, [sp, #128]	; 0x80
 800ad5c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ad5e:	bfc8      	it	gt
 800ad60:	2400      	movgt	r4, #0
 800ad62:	f1a3 0302 	sub.w	r3, r3, #2
 800ad66:	bfd8      	it	le
 800ad68:	2401      	movle	r4, #1
 800ad6a:	2b03      	cmp	r3, #3
 800ad6c:	d869      	bhi.n	800ae42 <_dtoa_r+0x292>
 800ad6e:	e8df f003 	tbb	[pc, r3]
 800ad72:	392c      	.short	0x392c
 800ad74:	5b37      	.short	0x5b37
 800ad76:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800ad7a:	441e      	add	r6, r3
 800ad7c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800ad80:	2b20      	cmp	r3, #32
 800ad82:	dd10      	ble.n	800ada6 <_dtoa_r+0x1f6>
 800ad84:	9a03      	ldr	r2, [sp, #12]
 800ad86:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800ad8a:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800ad8e:	409a      	lsls	r2, r3
 800ad90:	fa24 f000 	lsr.w	r0, r4, r0
 800ad94:	4310      	orrs	r0, r2
 800ad96:	f7f5 fb25 	bl	80003e4 <__aeabi_ui2d>
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800ada0:	3e01      	subs	r6, #1
 800ada2:	9313      	str	r3, [sp, #76]	; 0x4c
 800ada4:	e773      	b.n	800ac8e <_dtoa_r+0xde>
 800ada6:	f1c3 0320 	rsb	r3, r3, #32
 800adaa:	fa04 f003 	lsl.w	r0, r4, r3
 800adae:	e7f2      	b.n	800ad96 <_dtoa_r+0x1e6>
 800adb0:	2301      	movs	r3, #1
 800adb2:	e7b4      	b.n	800ad1e <_dtoa_r+0x16e>
 800adb4:	900f      	str	r0, [sp, #60]	; 0x3c
 800adb6:	e7b3      	b.n	800ad20 <_dtoa_r+0x170>
 800adb8:	9b08      	ldr	r3, [sp, #32]
 800adba:	9a03      	ldr	r2, [sp, #12]
 800adbc:	1a9b      	subs	r3, r3, r2
 800adbe:	9308      	str	r3, [sp, #32]
 800adc0:	4253      	negs	r3, r2
 800adc2:	930a      	str	r3, [sp, #40]	; 0x28
 800adc4:	2300      	movs	r3, #0
 800adc6:	930e      	str	r3, [sp, #56]	; 0x38
 800adc8:	e7c1      	b.n	800ad4e <_dtoa_r+0x19e>
 800adca:	2300      	movs	r3, #0
 800adcc:	930b      	str	r3, [sp, #44]	; 0x2c
 800adce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800add0:	2b00      	cmp	r3, #0
 800add2:	dc39      	bgt.n	800ae48 <_dtoa_r+0x298>
 800add4:	2301      	movs	r3, #1
 800add6:	461a      	mov	r2, r3
 800add8:	9304      	str	r3, [sp, #16]
 800adda:	9307      	str	r3, [sp, #28]
 800addc:	9221      	str	r2, [sp, #132]	; 0x84
 800adde:	e00c      	b.n	800adfa <_dtoa_r+0x24a>
 800ade0:	2301      	movs	r3, #1
 800ade2:	e7f3      	b.n	800adcc <_dtoa_r+0x21c>
 800ade4:	2300      	movs	r3, #0
 800ade6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ade8:	930b      	str	r3, [sp, #44]	; 0x2c
 800adea:	9b03      	ldr	r3, [sp, #12]
 800adec:	4413      	add	r3, r2
 800adee:	9304      	str	r3, [sp, #16]
 800adf0:	3301      	adds	r3, #1
 800adf2:	2b01      	cmp	r3, #1
 800adf4:	9307      	str	r3, [sp, #28]
 800adf6:	bfb8      	it	lt
 800adf8:	2301      	movlt	r3, #1
 800adfa:	2200      	movs	r2, #0
 800adfc:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800ae00:	2204      	movs	r2, #4
 800ae02:	f102 0014 	add.w	r0, r2, #20
 800ae06:	4298      	cmp	r0, r3
 800ae08:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 800ae0c:	d920      	bls.n	800ae50 <_dtoa_r+0x2a0>
 800ae0e:	4648      	mov	r0, r9
 800ae10:	f001 f8ea 	bl	800bfe8 <_Balloc>
 800ae14:	9006      	str	r0, [sp, #24]
 800ae16:	2800      	cmp	r0, #0
 800ae18:	d13e      	bne.n	800ae98 <_dtoa_r+0x2e8>
 800ae1a:	4602      	mov	r2, r0
 800ae1c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ae20:	4b1b      	ldr	r3, [pc, #108]	; (800ae90 <_dtoa_r+0x2e0>)
 800ae22:	481c      	ldr	r0, [pc, #112]	; (800ae94 <_dtoa_r+0x2e4>)
 800ae24:	f002 fc52 	bl	800d6cc <__assert_func>
 800ae28:	2301      	movs	r3, #1
 800ae2a:	e7dc      	b.n	800ade6 <_dtoa_r+0x236>
 800ae2c:	2401      	movs	r4, #1
 800ae2e:	2300      	movs	r3, #0
 800ae30:	940b      	str	r4, [sp, #44]	; 0x2c
 800ae32:	9320      	str	r3, [sp, #128]	; 0x80
 800ae34:	f04f 33ff 	mov.w	r3, #4294967295
 800ae38:	2200      	movs	r2, #0
 800ae3a:	9304      	str	r3, [sp, #16]
 800ae3c:	9307      	str	r3, [sp, #28]
 800ae3e:	2312      	movs	r3, #18
 800ae40:	e7cc      	b.n	800addc <_dtoa_r+0x22c>
 800ae42:	2301      	movs	r3, #1
 800ae44:	930b      	str	r3, [sp, #44]	; 0x2c
 800ae46:	e7f5      	b.n	800ae34 <_dtoa_r+0x284>
 800ae48:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae4a:	9304      	str	r3, [sp, #16]
 800ae4c:	9307      	str	r3, [sp, #28]
 800ae4e:	e7d4      	b.n	800adfa <_dtoa_r+0x24a>
 800ae50:	3101      	adds	r1, #1
 800ae52:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800ae56:	0052      	lsls	r2, r2, #1
 800ae58:	e7d3      	b.n	800ae02 <_dtoa_r+0x252>
 800ae5a:	bf00      	nop
 800ae5c:	f3af 8000 	nop.w
 800ae60:	636f4361 	.word	0x636f4361
 800ae64:	3fd287a7 	.word	0x3fd287a7
 800ae68:	8b60c8b3 	.word	0x8b60c8b3
 800ae6c:	3fc68a28 	.word	0x3fc68a28
 800ae70:	509f79fb 	.word	0x509f79fb
 800ae74:	3fd34413 	.word	0x3fd34413
 800ae78:	7ff00000 	.word	0x7ff00000
 800ae7c:	08016948 	.word	0x08016948
 800ae80:	0801694c 	.word	0x0801694c
 800ae84:	08016907 	.word	0x08016907
 800ae88:	3ff80000 	.word	0x3ff80000
 800ae8c:	08016a50 	.word	0x08016a50
 800ae90:	08016955 	.word	0x08016955
 800ae94:	08016966 	.word	0x08016966
 800ae98:	9b06      	ldr	r3, [sp, #24]
 800ae9a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800ae9e:	9b07      	ldr	r3, [sp, #28]
 800aea0:	2b0e      	cmp	r3, #14
 800aea2:	f200 80a1 	bhi.w	800afe8 <_dtoa_r+0x438>
 800aea6:	2c00      	cmp	r4, #0
 800aea8:	f000 809e 	beq.w	800afe8 <_dtoa_r+0x438>
 800aeac:	9b03      	ldr	r3, [sp, #12]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	dd34      	ble.n	800af1c <_dtoa_r+0x36c>
 800aeb2:	4a96      	ldr	r2, [pc, #600]	; (800b10c <_dtoa_r+0x55c>)
 800aeb4:	f003 030f 	and.w	r3, r3, #15
 800aeb8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800aebc:	e9d3 3400 	ldrd	r3, r4, [r3]
 800aec0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800aec4:	9b03      	ldr	r3, [sp, #12]
 800aec6:	05d8      	lsls	r0, r3, #23
 800aec8:	ea4f 1523 	mov.w	r5, r3, asr #4
 800aecc:	d516      	bpl.n	800aefc <_dtoa_r+0x34c>
 800aece:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aed2:	4b8f      	ldr	r3, [pc, #572]	; (800b110 <_dtoa_r+0x560>)
 800aed4:	2603      	movs	r6, #3
 800aed6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aeda:	f7f5 fc27 	bl	800072c <__aeabi_ddiv>
 800aede:	4682      	mov	sl, r0
 800aee0:	468b      	mov	fp, r1
 800aee2:	f005 050f 	and.w	r5, r5, #15
 800aee6:	4c8a      	ldr	r4, [pc, #552]	; (800b110 <_dtoa_r+0x560>)
 800aee8:	b955      	cbnz	r5, 800af00 <_dtoa_r+0x350>
 800aeea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800aeee:	4650      	mov	r0, sl
 800aef0:	4659      	mov	r1, fp
 800aef2:	f7f5 fc1b 	bl	800072c <__aeabi_ddiv>
 800aef6:	4682      	mov	sl, r0
 800aef8:	468b      	mov	fp, r1
 800aefa:	e028      	b.n	800af4e <_dtoa_r+0x39e>
 800aefc:	2602      	movs	r6, #2
 800aefe:	e7f2      	b.n	800aee6 <_dtoa_r+0x336>
 800af00:	07e9      	lsls	r1, r5, #31
 800af02:	d508      	bpl.n	800af16 <_dtoa_r+0x366>
 800af04:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800af08:	e9d4 2300 	ldrd	r2, r3, [r4]
 800af0c:	f7f5 fae4 	bl	80004d8 <__aeabi_dmul>
 800af10:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800af14:	3601      	adds	r6, #1
 800af16:	106d      	asrs	r5, r5, #1
 800af18:	3408      	adds	r4, #8
 800af1a:	e7e5      	b.n	800aee8 <_dtoa_r+0x338>
 800af1c:	f000 809f 	beq.w	800b05e <_dtoa_r+0x4ae>
 800af20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800af24:	9b03      	ldr	r3, [sp, #12]
 800af26:	2602      	movs	r6, #2
 800af28:	425c      	negs	r4, r3
 800af2a:	4b78      	ldr	r3, [pc, #480]	; (800b10c <_dtoa_r+0x55c>)
 800af2c:	f004 020f 	and.w	r2, r4, #15
 800af30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800af34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af38:	f7f5 face 	bl	80004d8 <__aeabi_dmul>
 800af3c:	2300      	movs	r3, #0
 800af3e:	4682      	mov	sl, r0
 800af40:	468b      	mov	fp, r1
 800af42:	4d73      	ldr	r5, [pc, #460]	; (800b110 <_dtoa_r+0x560>)
 800af44:	1124      	asrs	r4, r4, #4
 800af46:	2c00      	cmp	r4, #0
 800af48:	d17e      	bne.n	800b048 <_dtoa_r+0x498>
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d1d3      	bne.n	800aef6 <_dtoa_r+0x346>
 800af4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800af50:	2b00      	cmp	r3, #0
 800af52:	f000 8086 	beq.w	800b062 <_dtoa_r+0x4b2>
 800af56:	2200      	movs	r2, #0
 800af58:	4650      	mov	r0, sl
 800af5a:	4659      	mov	r1, fp
 800af5c:	4b6d      	ldr	r3, [pc, #436]	; (800b114 <_dtoa_r+0x564>)
 800af5e:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800af62:	f7f5 fd2b 	bl	80009bc <__aeabi_dcmplt>
 800af66:	2800      	cmp	r0, #0
 800af68:	d07b      	beq.n	800b062 <_dtoa_r+0x4b2>
 800af6a:	9b07      	ldr	r3, [sp, #28]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d078      	beq.n	800b062 <_dtoa_r+0x4b2>
 800af70:	9b04      	ldr	r3, [sp, #16]
 800af72:	2b00      	cmp	r3, #0
 800af74:	dd36      	ble.n	800afe4 <_dtoa_r+0x434>
 800af76:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800af7a:	9b03      	ldr	r3, [sp, #12]
 800af7c:	2200      	movs	r2, #0
 800af7e:	1e5d      	subs	r5, r3, #1
 800af80:	4b65      	ldr	r3, [pc, #404]	; (800b118 <_dtoa_r+0x568>)
 800af82:	f7f5 faa9 	bl	80004d8 <__aeabi_dmul>
 800af86:	4682      	mov	sl, r0
 800af88:	468b      	mov	fp, r1
 800af8a:	9c04      	ldr	r4, [sp, #16]
 800af8c:	3601      	adds	r6, #1
 800af8e:	4630      	mov	r0, r6
 800af90:	f7f5 fa38 	bl	8000404 <__aeabi_i2d>
 800af94:	4652      	mov	r2, sl
 800af96:	465b      	mov	r3, fp
 800af98:	f7f5 fa9e 	bl	80004d8 <__aeabi_dmul>
 800af9c:	2200      	movs	r2, #0
 800af9e:	4b5f      	ldr	r3, [pc, #380]	; (800b11c <_dtoa_r+0x56c>)
 800afa0:	f7f5 f8e4 	bl	800016c <__adddf3>
 800afa4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800afa8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800afac:	9611      	str	r6, [sp, #68]	; 0x44
 800afae:	2c00      	cmp	r4, #0
 800afb0:	d15a      	bne.n	800b068 <_dtoa_r+0x4b8>
 800afb2:	2200      	movs	r2, #0
 800afb4:	4650      	mov	r0, sl
 800afb6:	4659      	mov	r1, fp
 800afb8:	4b59      	ldr	r3, [pc, #356]	; (800b120 <_dtoa_r+0x570>)
 800afba:	f7f5 f8d5 	bl	8000168 <__aeabi_dsub>
 800afbe:	4633      	mov	r3, r6
 800afc0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800afc2:	4682      	mov	sl, r0
 800afc4:	468b      	mov	fp, r1
 800afc6:	f7f5 fd17 	bl	80009f8 <__aeabi_dcmpgt>
 800afca:	2800      	cmp	r0, #0
 800afcc:	f040 828b 	bne.w	800b4e6 <_dtoa_r+0x936>
 800afd0:	4650      	mov	r0, sl
 800afd2:	4659      	mov	r1, fp
 800afd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800afd6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800afda:	f7f5 fcef 	bl	80009bc <__aeabi_dcmplt>
 800afde:	2800      	cmp	r0, #0
 800afe0:	f040 827f 	bne.w	800b4e2 <_dtoa_r+0x932>
 800afe4:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 800afe8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800afea:	2b00      	cmp	r3, #0
 800afec:	f2c0 814d 	blt.w	800b28a <_dtoa_r+0x6da>
 800aff0:	9a03      	ldr	r2, [sp, #12]
 800aff2:	2a0e      	cmp	r2, #14
 800aff4:	f300 8149 	bgt.w	800b28a <_dtoa_r+0x6da>
 800aff8:	4b44      	ldr	r3, [pc, #272]	; (800b10c <_dtoa_r+0x55c>)
 800affa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800affe:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b002:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b006:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b008:	2b00      	cmp	r3, #0
 800b00a:	f280 80d6 	bge.w	800b1ba <_dtoa_r+0x60a>
 800b00e:	9b07      	ldr	r3, [sp, #28]
 800b010:	2b00      	cmp	r3, #0
 800b012:	f300 80d2 	bgt.w	800b1ba <_dtoa_r+0x60a>
 800b016:	f040 8263 	bne.w	800b4e0 <_dtoa_r+0x930>
 800b01a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b01e:	2200      	movs	r2, #0
 800b020:	4b3f      	ldr	r3, [pc, #252]	; (800b120 <_dtoa_r+0x570>)
 800b022:	f7f5 fa59 	bl	80004d8 <__aeabi_dmul>
 800b026:	4652      	mov	r2, sl
 800b028:	465b      	mov	r3, fp
 800b02a:	f7f5 fcdb 	bl	80009e4 <__aeabi_dcmpge>
 800b02e:	9c07      	ldr	r4, [sp, #28]
 800b030:	4625      	mov	r5, r4
 800b032:	2800      	cmp	r0, #0
 800b034:	f040 823c 	bne.w	800b4b0 <_dtoa_r+0x900>
 800b038:	2331      	movs	r3, #49	; 0x31
 800b03a:	9e06      	ldr	r6, [sp, #24]
 800b03c:	f806 3b01 	strb.w	r3, [r6], #1
 800b040:	9b03      	ldr	r3, [sp, #12]
 800b042:	3301      	adds	r3, #1
 800b044:	9303      	str	r3, [sp, #12]
 800b046:	e237      	b.n	800b4b8 <_dtoa_r+0x908>
 800b048:	07e2      	lsls	r2, r4, #31
 800b04a:	d505      	bpl.n	800b058 <_dtoa_r+0x4a8>
 800b04c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b050:	f7f5 fa42 	bl	80004d8 <__aeabi_dmul>
 800b054:	2301      	movs	r3, #1
 800b056:	3601      	adds	r6, #1
 800b058:	1064      	asrs	r4, r4, #1
 800b05a:	3508      	adds	r5, #8
 800b05c:	e773      	b.n	800af46 <_dtoa_r+0x396>
 800b05e:	2602      	movs	r6, #2
 800b060:	e775      	b.n	800af4e <_dtoa_r+0x39e>
 800b062:	9d03      	ldr	r5, [sp, #12]
 800b064:	9c07      	ldr	r4, [sp, #28]
 800b066:	e792      	b.n	800af8e <_dtoa_r+0x3de>
 800b068:	9906      	ldr	r1, [sp, #24]
 800b06a:	4b28      	ldr	r3, [pc, #160]	; (800b10c <_dtoa_r+0x55c>)
 800b06c:	4421      	add	r1, r4
 800b06e:	9112      	str	r1, [sp, #72]	; 0x48
 800b070:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b072:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b076:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800b07a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b07e:	2900      	cmp	r1, #0
 800b080:	d052      	beq.n	800b128 <_dtoa_r+0x578>
 800b082:	2000      	movs	r0, #0
 800b084:	4927      	ldr	r1, [pc, #156]	; (800b124 <_dtoa_r+0x574>)
 800b086:	f7f5 fb51 	bl	800072c <__aeabi_ddiv>
 800b08a:	4632      	mov	r2, r6
 800b08c:	463b      	mov	r3, r7
 800b08e:	f7f5 f86b 	bl	8000168 <__aeabi_dsub>
 800b092:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b096:	9e06      	ldr	r6, [sp, #24]
 800b098:	4659      	mov	r1, fp
 800b09a:	4650      	mov	r0, sl
 800b09c:	f7f5 fccc 	bl	8000a38 <__aeabi_d2iz>
 800b0a0:	4604      	mov	r4, r0
 800b0a2:	f7f5 f9af 	bl	8000404 <__aeabi_i2d>
 800b0a6:	4602      	mov	r2, r0
 800b0a8:	460b      	mov	r3, r1
 800b0aa:	4650      	mov	r0, sl
 800b0ac:	4659      	mov	r1, fp
 800b0ae:	f7f5 f85b 	bl	8000168 <__aeabi_dsub>
 800b0b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b0b6:	3430      	adds	r4, #48	; 0x30
 800b0b8:	f806 4b01 	strb.w	r4, [r6], #1
 800b0bc:	4682      	mov	sl, r0
 800b0be:	468b      	mov	fp, r1
 800b0c0:	f7f5 fc7c 	bl	80009bc <__aeabi_dcmplt>
 800b0c4:	2800      	cmp	r0, #0
 800b0c6:	d170      	bne.n	800b1aa <_dtoa_r+0x5fa>
 800b0c8:	4652      	mov	r2, sl
 800b0ca:	465b      	mov	r3, fp
 800b0cc:	2000      	movs	r0, #0
 800b0ce:	4911      	ldr	r1, [pc, #68]	; (800b114 <_dtoa_r+0x564>)
 800b0d0:	f7f5 f84a 	bl	8000168 <__aeabi_dsub>
 800b0d4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b0d8:	f7f5 fc70 	bl	80009bc <__aeabi_dcmplt>
 800b0dc:	2800      	cmp	r0, #0
 800b0de:	f040 80b6 	bne.w	800b24e <_dtoa_r+0x69e>
 800b0e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b0e4:	429e      	cmp	r6, r3
 800b0e6:	f43f af7d 	beq.w	800afe4 <_dtoa_r+0x434>
 800b0ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	4b09      	ldr	r3, [pc, #36]	; (800b118 <_dtoa_r+0x568>)
 800b0f2:	f7f5 f9f1 	bl	80004d8 <__aeabi_dmul>
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b0fc:	4b06      	ldr	r3, [pc, #24]	; (800b118 <_dtoa_r+0x568>)
 800b0fe:	4650      	mov	r0, sl
 800b100:	4659      	mov	r1, fp
 800b102:	f7f5 f9e9 	bl	80004d8 <__aeabi_dmul>
 800b106:	4682      	mov	sl, r0
 800b108:	468b      	mov	fp, r1
 800b10a:	e7c5      	b.n	800b098 <_dtoa_r+0x4e8>
 800b10c:	08016a50 	.word	0x08016a50
 800b110:	08016a28 	.word	0x08016a28
 800b114:	3ff00000 	.word	0x3ff00000
 800b118:	40240000 	.word	0x40240000
 800b11c:	401c0000 	.word	0x401c0000
 800b120:	40140000 	.word	0x40140000
 800b124:	3fe00000 	.word	0x3fe00000
 800b128:	4630      	mov	r0, r6
 800b12a:	4639      	mov	r1, r7
 800b12c:	f7f5 f9d4 	bl	80004d8 <__aeabi_dmul>
 800b130:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b134:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800b136:	9e06      	ldr	r6, [sp, #24]
 800b138:	4659      	mov	r1, fp
 800b13a:	4650      	mov	r0, sl
 800b13c:	f7f5 fc7c 	bl	8000a38 <__aeabi_d2iz>
 800b140:	4604      	mov	r4, r0
 800b142:	f7f5 f95f 	bl	8000404 <__aeabi_i2d>
 800b146:	4602      	mov	r2, r0
 800b148:	460b      	mov	r3, r1
 800b14a:	4650      	mov	r0, sl
 800b14c:	4659      	mov	r1, fp
 800b14e:	f7f5 f80b 	bl	8000168 <__aeabi_dsub>
 800b152:	3430      	adds	r4, #48	; 0x30
 800b154:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b156:	f806 4b01 	strb.w	r4, [r6], #1
 800b15a:	429e      	cmp	r6, r3
 800b15c:	4682      	mov	sl, r0
 800b15e:	468b      	mov	fp, r1
 800b160:	f04f 0200 	mov.w	r2, #0
 800b164:	d123      	bne.n	800b1ae <_dtoa_r+0x5fe>
 800b166:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b16a:	4bb2      	ldr	r3, [pc, #712]	; (800b434 <_dtoa_r+0x884>)
 800b16c:	f7f4 fffe 	bl	800016c <__adddf3>
 800b170:	4602      	mov	r2, r0
 800b172:	460b      	mov	r3, r1
 800b174:	4650      	mov	r0, sl
 800b176:	4659      	mov	r1, fp
 800b178:	f7f5 fc3e 	bl	80009f8 <__aeabi_dcmpgt>
 800b17c:	2800      	cmp	r0, #0
 800b17e:	d166      	bne.n	800b24e <_dtoa_r+0x69e>
 800b180:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b184:	2000      	movs	r0, #0
 800b186:	49ab      	ldr	r1, [pc, #684]	; (800b434 <_dtoa_r+0x884>)
 800b188:	f7f4 ffee 	bl	8000168 <__aeabi_dsub>
 800b18c:	4602      	mov	r2, r0
 800b18e:	460b      	mov	r3, r1
 800b190:	4650      	mov	r0, sl
 800b192:	4659      	mov	r1, fp
 800b194:	f7f5 fc12 	bl	80009bc <__aeabi_dcmplt>
 800b198:	2800      	cmp	r0, #0
 800b19a:	f43f af23 	beq.w	800afe4 <_dtoa_r+0x434>
 800b19e:	463e      	mov	r6, r7
 800b1a0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b1a4:	3f01      	subs	r7, #1
 800b1a6:	2b30      	cmp	r3, #48	; 0x30
 800b1a8:	d0f9      	beq.n	800b19e <_dtoa_r+0x5ee>
 800b1aa:	9503      	str	r5, [sp, #12]
 800b1ac:	e03e      	b.n	800b22c <_dtoa_r+0x67c>
 800b1ae:	4ba2      	ldr	r3, [pc, #648]	; (800b438 <_dtoa_r+0x888>)
 800b1b0:	f7f5 f992 	bl	80004d8 <__aeabi_dmul>
 800b1b4:	4682      	mov	sl, r0
 800b1b6:	468b      	mov	fp, r1
 800b1b8:	e7be      	b.n	800b138 <_dtoa_r+0x588>
 800b1ba:	4654      	mov	r4, sl
 800b1bc:	f04f 0a00 	mov.w	sl, #0
 800b1c0:	465d      	mov	r5, fp
 800b1c2:	9e06      	ldr	r6, [sp, #24]
 800b1c4:	f8df b270 	ldr.w	fp, [pc, #624]	; 800b438 <_dtoa_r+0x888>
 800b1c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1cc:	4620      	mov	r0, r4
 800b1ce:	4629      	mov	r1, r5
 800b1d0:	f7f5 faac 	bl	800072c <__aeabi_ddiv>
 800b1d4:	f7f5 fc30 	bl	8000a38 <__aeabi_d2iz>
 800b1d8:	4607      	mov	r7, r0
 800b1da:	f7f5 f913 	bl	8000404 <__aeabi_i2d>
 800b1de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1e2:	f7f5 f979 	bl	80004d8 <__aeabi_dmul>
 800b1e6:	4602      	mov	r2, r0
 800b1e8:	460b      	mov	r3, r1
 800b1ea:	4620      	mov	r0, r4
 800b1ec:	4629      	mov	r1, r5
 800b1ee:	f7f4 ffbb 	bl	8000168 <__aeabi_dsub>
 800b1f2:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800b1f6:	f806 4b01 	strb.w	r4, [r6], #1
 800b1fa:	9c06      	ldr	r4, [sp, #24]
 800b1fc:	9d07      	ldr	r5, [sp, #28]
 800b1fe:	1b34      	subs	r4, r6, r4
 800b200:	42a5      	cmp	r5, r4
 800b202:	4602      	mov	r2, r0
 800b204:	460b      	mov	r3, r1
 800b206:	d133      	bne.n	800b270 <_dtoa_r+0x6c0>
 800b208:	f7f4 ffb0 	bl	800016c <__adddf3>
 800b20c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b210:	4604      	mov	r4, r0
 800b212:	460d      	mov	r5, r1
 800b214:	f7f5 fbf0 	bl	80009f8 <__aeabi_dcmpgt>
 800b218:	b9c0      	cbnz	r0, 800b24c <_dtoa_r+0x69c>
 800b21a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b21e:	4620      	mov	r0, r4
 800b220:	4629      	mov	r1, r5
 800b222:	f7f5 fbc1 	bl	80009a8 <__aeabi_dcmpeq>
 800b226:	b108      	cbz	r0, 800b22c <_dtoa_r+0x67c>
 800b228:	07fb      	lsls	r3, r7, #31
 800b22a:	d40f      	bmi.n	800b24c <_dtoa_r+0x69c>
 800b22c:	4648      	mov	r0, r9
 800b22e:	4641      	mov	r1, r8
 800b230:	f000 feff 	bl	800c032 <_Bfree>
 800b234:	2300      	movs	r3, #0
 800b236:	9803      	ldr	r0, [sp, #12]
 800b238:	7033      	strb	r3, [r6, #0]
 800b23a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b23c:	3001      	adds	r0, #1
 800b23e:	6018      	str	r0, [r3, #0]
 800b240:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b242:	2b00      	cmp	r3, #0
 800b244:	f43f acea 	beq.w	800ac1c <_dtoa_r+0x6c>
 800b248:	601e      	str	r6, [r3, #0]
 800b24a:	e4e7      	b.n	800ac1c <_dtoa_r+0x6c>
 800b24c:	9d03      	ldr	r5, [sp, #12]
 800b24e:	4633      	mov	r3, r6
 800b250:	461e      	mov	r6, r3
 800b252:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b256:	2a39      	cmp	r2, #57	; 0x39
 800b258:	d106      	bne.n	800b268 <_dtoa_r+0x6b8>
 800b25a:	9a06      	ldr	r2, [sp, #24]
 800b25c:	429a      	cmp	r2, r3
 800b25e:	d1f7      	bne.n	800b250 <_dtoa_r+0x6a0>
 800b260:	2230      	movs	r2, #48	; 0x30
 800b262:	9906      	ldr	r1, [sp, #24]
 800b264:	3501      	adds	r5, #1
 800b266:	700a      	strb	r2, [r1, #0]
 800b268:	781a      	ldrb	r2, [r3, #0]
 800b26a:	3201      	adds	r2, #1
 800b26c:	701a      	strb	r2, [r3, #0]
 800b26e:	e79c      	b.n	800b1aa <_dtoa_r+0x5fa>
 800b270:	4652      	mov	r2, sl
 800b272:	465b      	mov	r3, fp
 800b274:	f7f5 f930 	bl	80004d8 <__aeabi_dmul>
 800b278:	2200      	movs	r2, #0
 800b27a:	2300      	movs	r3, #0
 800b27c:	4604      	mov	r4, r0
 800b27e:	460d      	mov	r5, r1
 800b280:	f7f5 fb92 	bl	80009a8 <__aeabi_dcmpeq>
 800b284:	2800      	cmp	r0, #0
 800b286:	d09f      	beq.n	800b1c8 <_dtoa_r+0x618>
 800b288:	e7d0      	b.n	800b22c <_dtoa_r+0x67c>
 800b28a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b28c:	2a00      	cmp	r2, #0
 800b28e:	f000 80cb 	beq.w	800b428 <_dtoa_r+0x878>
 800b292:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b294:	2a01      	cmp	r2, #1
 800b296:	f300 80ae 	bgt.w	800b3f6 <_dtoa_r+0x846>
 800b29a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b29c:	2a00      	cmp	r2, #0
 800b29e:	f000 80a6 	beq.w	800b3ee <_dtoa_r+0x83e>
 800b2a2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b2a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b2a8:	9e08      	ldr	r6, [sp, #32]
 800b2aa:	9a08      	ldr	r2, [sp, #32]
 800b2ac:	2101      	movs	r1, #1
 800b2ae:	441a      	add	r2, r3
 800b2b0:	9208      	str	r2, [sp, #32]
 800b2b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b2b4:	4648      	mov	r0, r9
 800b2b6:	441a      	add	r2, r3
 800b2b8:	9209      	str	r2, [sp, #36]	; 0x24
 800b2ba:	f000 ff5b 	bl	800c174 <__i2b>
 800b2be:	4605      	mov	r5, r0
 800b2c0:	2e00      	cmp	r6, #0
 800b2c2:	dd0c      	ble.n	800b2de <_dtoa_r+0x72e>
 800b2c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	dd09      	ble.n	800b2de <_dtoa_r+0x72e>
 800b2ca:	42b3      	cmp	r3, r6
 800b2cc:	bfa8      	it	ge
 800b2ce:	4633      	movge	r3, r6
 800b2d0:	9a08      	ldr	r2, [sp, #32]
 800b2d2:	1af6      	subs	r6, r6, r3
 800b2d4:	1ad2      	subs	r2, r2, r3
 800b2d6:	9208      	str	r2, [sp, #32]
 800b2d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b2da:	1ad3      	subs	r3, r2, r3
 800b2dc:	9309      	str	r3, [sp, #36]	; 0x24
 800b2de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2e0:	b1f3      	cbz	r3, 800b320 <_dtoa_r+0x770>
 800b2e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	f000 80a3 	beq.w	800b430 <_dtoa_r+0x880>
 800b2ea:	2c00      	cmp	r4, #0
 800b2ec:	dd10      	ble.n	800b310 <_dtoa_r+0x760>
 800b2ee:	4629      	mov	r1, r5
 800b2f0:	4622      	mov	r2, r4
 800b2f2:	4648      	mov	r0, r9
 800b2f4:	f000 fff8 	bl	800c2e8 <__pow5mult>
 800b2f8:	4642      	mov	r2, r8
 800b2fa:	4601      	mov	r1, r0
 800b2fc:	4605      	mov	r5, r0
 800b2fe:	4648      	mov	r0, r9
 800b300:	f000 ff4e 	bl	800c1a0 <__multiply>
 800b304:	4607      	mov	r7, r0
 800b306:	4641      	mov	r1, r8
 800b308:	4648      	mov	r0, r9
 800b30a:	f000 fe92 	bl	800c032 <_Bfree>
 800b30e:	46b8      	mov	r8, r7
 800b310:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b312:	1b1a      	subs	r2, r3, r4
 800b314:	d004      	beq.n	800b320 <_dtoa_r+0x770>
 800b316:	4641      	mov	r1, r8
 800b318:	4648      	mov	r0, r9
 800b31a:	f000 ffe5 	bl	800c2e8 <__pow5mult>
 800b31e:	4680      	mov	r8, r0
 800b320:	2101      	movs	r1, #1
 800b322:	4648      	mov	r0, r9
 800b324:	f000 ff26 	bl	800c174 <__i2b>
 800b328:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b32a:	4604      	mov	r4, r0
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	f340 8085 	ble.w	800b43c <_dtoa_r+0x88c>
 800b332:	461a      	mov	r2, r3
 800b334:	4601      	mov	r1, r0
 800b336:	4648      	mov	r0, r9
 800b338:	f000 ffd6 	bl	800c2e8 <__pow5mult>
 800b33c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b33e:	4604      	mov	r4, r0
 800b340:	2b01      	cmp	r3, #1
 800b342:	dd7e      	ble.n	800b442 <_dtoa_r+0x892>
 800b344:	2700      	movs	r7, #0
 800b346:	6923      	ldr	r3, [r4, #16]
 800b348:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b34c:	6918      	ldr	r0, [r3, #16]
 800b34e:	f000 fec3 	bl	800c0d8 <__hi0bits>
 800b352:	f1c0 0020 	rsb	r0, r0, #32
 800b356:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b358:	4418      	add	r0, r3
 800b35a:	f010 001f 	ands.w	r0, r0, #31
 800b35e:	f000 808e 	beq.w	800b47e <_dtoa_r+0x8ce>
 800b362:	f1c0 0320 	rsb	r3, r0, #32
 800b366:	2b04      	cmp	r3, #4
 800b368:	f340 8087 	ble.w	800b47a <_dtoa_r+0x8ca>
 800b36c:	f1c0 001c 	rsb	r0, r0, #28
 800b370:	9b08      	ldr	r3, [sp, #32]
 800b372:	4406      	add	r6, r0
 800b374:	4403      	add	r3, r0
 800b376:	9308      	str	r3, [sp, #32]
 800b378:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b37a:	4403      	add	r3, r0
 800b37c:	9309      	str	r3, [sp, #36]	; 0x24
 800b37e:	9b08      	ldr	r3, [sp, #32]
 800b380:	2b00      	cmp	r3, #0
 800b382:	dd05      	ble.n	800b390 <_dtoa_r+0x7e0>
 800b384:	4641      	mov	r1, r8
 800b386:	461a      	mov	r2, r3
 800b388:	4648      	mov	r0, r9
 800b38a:	f000 ffed 	bl	800c368 <__lshift>
 800b38e:	4680      	mov	r8, r0
 800b390:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b392:	2b00      	cmp	r3, #0
 800b394:	dd05      	ble.n	800b3a2 <_dtoa_r+0x7f2>
 800b396:	4621      	mov	r1, r4
 800b398:	461a      	mov	r2, r3
 800b39a:	4648      	mov	r0, r9
 800b39c:	f000 ffe4 	bl	800c368 <__lshift>
 800b3a0:	4604      	mov	r4, r0
 800b3a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d06c      	beq.n	800b482 <_dtoa_r+0x8d2>
 800b3a8:	4621      	mov	r1, r4
 800b3aa:	4640      	mov	r0, r8
 800b3ac:	f001 f848 	bl	800c440 <__mcmp>
 800b3b0:	2800      	cmp	r0, #0
 800b3b2:	da66      	bge.n	800b482 <_dtoa_r+0x8d2>
 800b3b4:	9b03      	ldr	r3, [sp, #12]
 800b3b6:	4641      	mov	r1, r8
 800b3b8:	3b01      	subs	r3, #1
 800b3ba:	9303      	str	r3, [sp, #12]
 800b3bc:	220a      	movs	r2, #10
 800b3be:	2300      	movs	r3, #0
 800b3c0:	4648      	mov	r0, r9
 800b3c2:	f000 fe3f 	bl	800c044 <__multadd>
 800b3c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b3c8:	4680      	mov	r8, r0
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	f000 819f 	beq.w	800b70e <_dtoa_r+0xb5e>
 800b3d0:	2300      	movs	r3, #0
 800b3d2:	4629      	mov	r1, r5
 800b3d4:	220a      	movs	r2, #10
 800b3d6:	4648      	mov	r0, r9
 800b3d8:	f000 fe34 	bl	800c044 <__multadd>
 800b3dc:	9b04      	ldr	r3, [sp, #16]
 800b3de:	4605      	mov	r5, r0
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	f300 8089 	bgt.w	800b4f8 <_dtoa_r+0x948>
 800b3e6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b3e8:	2b02      	cmp	r3, #2
 800b3ea:	dc52      	bgt.n	800b492 <_dtoa_r+0x8e2>
 800b3ec:	e084      	b.n	800b4f8 <_dtoa_r+0x948>
 800b3ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b3f0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b3f4:	e757      	b.n	800b2a6 <_dtoa_r+0x6f6>
 800b3f6:	9b07      	ldr	r3, [sp, #28]
 800b3f8:	1e5c      	subs	r4, r3, #1
 800b3fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3fc:	42a3      	cmp	r3, r4
 800b3fe:	bfb7      	itett	lt
 800b400:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b402:	1b1c      	subge	r4, r3, r4
 800b404:	1ae2      	sublt	r2, r4, r3
 800b406:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800b408:	bfbe      	ittt	lt
 800b40a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800b40c:	189b      	addlt	r3, r3, r2
 800b40e:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b410:	9b07      	ldr	r3, [sp, #28]
 800b412:	bfb8      	it	lt
 800b414:	2400      	movlt	r4, #0
 800b416:	2b00      	cmp	r3, #0
 800b418:	bfb7      	itett	lt
 800b41a:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800b41e:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 800b422:	1a9e      	sublt	r6, r3, r2
 800b424:	2300      	movlt	r3, #0
 800b426:	e740      	b.n	800b2aa <_dtoa_r+0x6fa>
 800b428:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b42a:	9e08      	ldr	r6, [sp, #32]
 800b42c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800b42e:	e747      	b.n	800b2c0 <_dtoa_r+0x710>
 800b430:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b432:	e770      	b.n	800b316 <_dtoa_r+0x766>
 800b434:	3fe00000 	.word	0x3fe00000
 800b438:	40240000 	.word	0x40240000
 800b43c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b43e:	2b01      	cmp	r3, #1
 800b440:	dc17      	bgt.n	800b472 <_dtoa_r+0x8c2>
 800b442:	f1ba 0f00 	cmp.w	sl, #0
 800b446:	d114      	bne.n	800b472 <_dtoa_r+0x8c2>
 800b448:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b44c:	b99b      	cbnz	r3, 800b476 <_dtoa_r+0x8c6>
 800b44e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800b452:	0d3f      	lsrs	r7, r7, #20
 800b454:	053f      	lsls	r7, r7, #20
 800b456:	b137      	cbz	r7, 800b466 <_dtoa_r+0x8b6>
 800b458:	2701      	movs	r7, #1
 800b45a:	9b08      	ldr	r3, [sp, #32]
 800b45c:	3301      	adds	r3, #1
 800b45e:	9308      	str	r3, [sp, #32]
 800b460:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b462:	3301      	adds	r3, #1
 800b464:	9309      	str	r3, [sp, #36]	; 0x24
 800b466:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b468:	2b00      	cmp	r3, #0
 800b46a:	f47f af6c 	bne.w	800b346 <_dtoa_r+0x796>
 800b46e:	2001      	movs	r0, #1
 800b470:	e771      	b.n	800b356 <_dtoa_r+0x7a6>
 800b472:	2700      	movs	r7, #0
 800b474:	e7f7      	b.n	800b466 <_dtoa_r+0x8b6>
 800b476:	4657      	mov	r7, sl
 800b478:	e7f5      	b.n	800b466 <_dtoa_r+0x8b6>
 800b47a:	d080      	beq.n	800b37e <_dtoa_r+0x7ce>
 800b47c:	4618      	mov	r0, r3
 800b47e:	301c      	adds	r0, #28
 800b480:	e776      	b.n	800b370 <_dtoa_r+0x7c0>
 800b482:	9b07      	ldr	r3, [sp, #28]
 800b484:	2b00      	cmp	r3, #0
 800b486:	dc31      	bgt.n	800b4ec <_dtoa_r+0x93c>
 800b488:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b48a:	2b02      	cmp	r3, #2
 800b48c:	dd2e      	ble.n	800b4ec <_dtoa_r+0x93c>
 800b48e:	9b07      	ldr	r3, [sp, #28]
 800b490:	9304      	str	r3, [sp, #16]
 800b492:	9b04      	ldr	r3, [sp, #16]
 800b494:	b963      	cbnz	r3, 800b4b0 <_dtoa_r+0x900>
 800b496:	4621      	mov	r1, r4
 800b498:	2205      	movs	r2, #5
 800b49a:	4648      	mov	r0, r9
 800b49c:	f000 fdd2 	bl	800c044 <__multadd>
 800b4a0:	4601      	mov	r1, r0
 800b4a2:	4604      	mov	r4, r0
 800b4a4:	4640      	mov	r0, r8
 800b4a6:	f000 ffcb 	bl	800c440 <__mcmp>
 800b4aa:	2800      	cmp	r0, #0
 800b4ac:	f73f adc4 	bgt.w	800b038 <_dtoa_r+0x488>
 800b4b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b4b2:	9e06      	ldr	r6, [sp, #24]
 800b4b4:	43db      	mvns	r3, r3
 800b4b6:	9303      	str	r3, [sp, #12]
 800b4b8:	2700      	movs	r7, #0
 800b4ba:	4621      	mov	r1, r4
 800b4bc:	4648      	mov	r0, r9
 800b4be:	f000 fdb8 	bl	800c032 <_Bfree>
 800b4c2:	2d00      	cmp	r5, #0
 800b4c4:	f43f aeb2 	beq.w	800b22c <_dtoa_r+0x67c>
 800b4c8:	b12f      	cbz	r7, 800b4d6 <_dtoa_r+0x926>
 800b4ca:	42af      	cmp	r7, r5
 800b4cc:	d003      	beq.n	800b4d6 <_dtoa_r+0x926>
 800b4ce:	4639      	mov	r1, r7
 800b4d0:	4648      	mov	r0, r9
 800b4d2:	f000 fdae 	bl	800c032 <_Bfree>
 800b4d6:	4629      	mov	r1, r5
 800b4d8:	4648      	mov	r0, r9
 800b4da:	f000 fdaa 	bl	800c032 <_Bfree>
 800b4de:	e6a5      	b.n	800b22c <_dtoa_r+0x67c>
 800b4e0:	2400      	movs	r4, #0
 800b4e2:	4625      	mov	r5, r4
 800b4e4:	e7e4      	b.n	800b4b0 <_dtoa_r+0x900>
 800b4e6:	9503      	str	r5, [sp, #12]
 800b4e8:	4625      	mov	r5, r4
 800b4ea:	e5a5      	b.n	800b038 <_dtoa_r+0x488>
 800b4ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	f000 80c4 	beq.w	800b67c <_dtoa_r+0xacc>
 800b4f4:	9b07      	ldr	r3, [sp, #28]
 800b4f6:	9304      	str	r3, [sp, #16]
 800b4f8:	2e00      	cmp	r6, #0
 800b4fa:	dd05      	ble.n	800b508 <_dtoa_r+0x958>
 800b4fc:	4629      	mov	r1, r5
 800b4fe:	4632      	mov	r2, r6
 800b500:	4648      	mov	r0, r9
 800b502:	f000 ff31 	bl	800c368 <__lshift>
 800b506:	4605      	mov	r5, r0
 800b508:	2f00      	cmp	r7, #0
 800b50a:	d058      	beq.n	800b5be <_dtoa_r+0xa0e>
 800b50c:	4648      	mov	r0, r9
 800b50e:	6869      	ldr	r1, [r5, #4]
 800b510:	f000 fd6a 	bl	800bfe8 <_Balloc>
 800b514:	4606      	mov	r6, r0
 800b516:	b920      	cbnz	r0, 800b522 <_dtoa_r+0x972>
 800b518:	4602      	mov	r2, r0
 800b51a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b51e:	4b80      	ldr	r3, [pc, #512]	; (800b720 <_dtoa_r+0xb70>)
 800b520:	e47f      	b.n	800ae22 <_dtoa_r+0x272>
 800b522:	692a      	ldr	r2, [r5, #16]
 800b524:	f105 010c 	add.w	r1, r5, #12
 800b528:	3202      	adds	r2, #2
 800b52a:	0092      	lsls	r2, r2, #2
 800b52c:	300c      	adds	r0, #12
 800b52e:	f000 fd33 	bl	800bf98 <memcpy>
 800b532:	2201      	movs	r2, #1
 800b534:	4631      	mov	r1, r6
 800b536:	4648      	mov	r0, r9
 800b538:	f000 ff16 	bl	800c368 <__lshift>
 800b53c:	462f      	mov	r7, r5
 800b53e:	4605      	mov	r5, r0
 800b540:	9b06      	ldr	r3, [sp, #24]
 800b542:	9a06      	ldr	r2, [sp, #24]
 800b544:	3301      	adds	r3, #1
 800b546:	9307      	str	r3, [sp, #28]
 800b548:	9b04      	ldr	r3, [sp, #16]
 800b54a:	4413      	add	r3, r2
 800b54c:	930a      	str	r3, [sp, #40]	; 0x28
 800b54e:	f00a 0301 	and.w	r3, sl, #1
 800b552:	9309      	str	r3, [sp, #36]	; 0x24
 800b554:	9b07      	ldr	r3, [sp, #28]
 800b556:	4621      	mov	r1, r4
 800b558:	4640      	mov	r0, r8
 800b55a:	f103 3bff 	add.w	fp, r3, #4294967295
 800b55e:	f7ff fa99 	bl	800aa94 <quorem>
 800b562:	4639      	mov	r1, r7
 800b564:	9004      	str	r0, [sp, #16]
 800b566:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b56a:	4640      	mov	r0, r8
 800b56c:	f000 ff68 	bl	800c440 <__mcmp>
 800b570:	462a      	mov	r2, r5
 800b572:	9008      	str	r0, [sp, #32]
 800b574:	4621      	mov	r1, r4
 800b576:	4648      	mov	r0, r9
 800b578:	f000 ff7e 	bl	800c478 <__mdiff>
 800b57c:	68c2      	ldr	r2, [r0, #12]
 800b57e:	4606      	mov	r6, r0
 800b580:	b9fa      	cbnz	r2, 800b5c2 <_dtoa_r+0xa12>
 800b582:	4601      	mov	r1, r0
 800b584:	4640      	mov	r0, r8
 800b586:	f000 ff5b 	bl	800c440 <__mcmp>
 800b58a:	4602      	mov	r2, r0
 800b58c:	4631      	mov	r1, r6
 800b58e:	4648      	mov	r0, r9
 800b590:	920b      	str	r2, [sp, #44]	; 0x2c
 800b592:	f000 fd4e 	bl	800c032 <_Bfree>
 800b596:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b598:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b59a:	9e07      	ldr	r6, [sp, #28]
 800b59c:	ea43 0102 	orr.w	r1, r3, r2
 800b5a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5a2:	430b      	orrs	r3, r1
 800b5a4:	d10f      	bne.n	800b5c6 <_dtoa_r+0xa16>
 800b5a6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b5aa:	d028      	beq.n	800b5fe <_dtoa_r+0xa4e>
 800b5ac:	9b08      	ldr	r3, [sp, #32]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	dd02      	ble.n	800b5b8 <_dtoa_r+0xa08>
 800b5b2:	9b04      	ldr	r3, [sp, #16]
 800b5b4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b5b8:	f88b a000 	strb.w	sl, [fp]
 800b5bc:	e77d      	b.n	800b4ba <_dtoa_r+0x90a>
 800b5be:	4628      	mov	r0, r5
 800b5c0:	e7bc      	b.n	800b53c <_dtoa_r+0x98c>
 800b5c2:	2201      	movs	r2, #1
 800b5c4:	e7e2      	b.n	800b58c <_dtoa_r+0x9dc>
 800b5c6:	9b08      	ldr	r3, [sp, #32]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	db04      	blt.n	800b5d6 <_dtoa_r+0xa26>
 800b5cc:	9920      	ldr	r1, [sp, #128]	; 0x80
 800b5ce:	430b      	orrs	r3, r1
 800b5d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b5d2:	430b      	orrs	r3, r1
 800b5d4:	d120      	bne.n	800b618 <_dtoa_r+0xa68>
 800b5d6:	2a00      	cmp	r2, #0
 800b5d8:	ddee      	ble.n	800b5b8 <_dtoa_r+0xa08>
 800b5da:	4641      	mov	r1, r8
 800b5dc:	2201      	movs	r2, #1
 800b5de:	4648      	mov	r0, r9
 800b5e0:	f000 fec2 	bl	800c368 <__lshift>
 800b5e4:	4621      	mov	r1, r4
 800b5e6:	4680      	mov	r8, r0
 800b5e8:	f000 ff2a 	bl	800c440 <__mcmp>
 800b5ec:	2800      	cmp	r0, #0
 800b5ee:	dc03      	bgt.n	800b5f8 <_dtoa_r+0xa48>
 800b5f0:	d1e2      	bne.n	800b5b8 <_dtoa_r+0xa08>
 800b5f2:	f01a 0f01 	tst.w	sl, #1
 800b5f6:	d0df      	beq.n	800b5b8 <_dtoa_r+0xa08>
 800b5f8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b5fc:	d1d9      	bne.n	800b5b2 <_dtoa_r+0xa02>
 800b5fe:	2339      	movs	r3, #57	; 0x39
 800b600:	f88b 3000 	strb.w	r3, [fp]
 800b604:	4633      	mov	r3, r6
 800b606:	461e      	mov	r6, r3
 800b608:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b60c:	3b01      	subs	r3, #1
 800b60e:	2a39      	cmp	r2, #57	; 0x39
 800b610:	d06a      	beq.n	800b6e8 <_dtoa_r+0xb38>
 800b612:	3201      	adds	r2, #1
 800b614:	701a      	strb	r2, [r3, #0]
 800b616:	e750      	b.n	800b4ba <_dtoa_r+0x90a>
 800b618:	2a00      	cmp	r2, #0
 800b61a:	dd07      	ble.n	800b62c <_dtoa_r+0xa7c>
 800b61c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b620:	d0ed      	beq.n	800b5fe <_dtoa_r+0xa4e>
 800b622:	f10a 0301 	add.w	r3, sl, #1
 800b626:	f88b 3000 	strb.w	r3, [fp]
 800b62a:	e746      	b.n	800b4ba <_dtoa_r+0x90a>
 800b62c:	9b07      	ldr	r3, [sp, #28]
 800b62e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b630:	f803 ac01 	strb.w	sl, [r3, #-1]
 800b634:	4293      	cmp	r3, r2
 800b636:	d041      	beq.n	800b6bc <_dtoa_r+0xb0c>
 800b638:	4641      	mov	r1, r8
 800b63a:	2300      	movs	r3, #0
 800b63c:	220a      	movs	r2, #10
 800b63e:	4648      	mov	r0, r9
 800b640:	f000 fd00 	bl	800c044 <__multadd>
 800b644:	42af      	cmp	r7, r5
 800b646:	4680      	mov	r8, r0
 800b648:	f04f 0300 	mov.w	r3, #0
 800b64c:	f04f 020a 	mov.w	r2, #10
 800b650:	4639      	mov	r1, r7
 800b652:	4648      	mov	r0, r9
 800b654:	d107      	bne.n	800b666 <_dtoa_r+0xab6>
 800b656:	f000 fcf5 	bl	800c044 <__multadd>
 800b65a:	4607      	mov	r7, r0
 800b65c:	4605      	mov	r5, r0
 800b65e:	9b07      	ldr	r3, [sp, #28]
 800b660:	3301      	adds	r3, #1
 800b662:	9307      	str	r3, [sp, #28]
 800b664:	e776      	b.n	800b554 <_dtoa_r+0x9a4>
 800b666:	f000 fced 	bl	800c044 <__multadd>
 800b66a:	4629      	mov	r1, r5
 800b66c:	4607      	mov	r7, r0
 800b66e:	2300      	movs	r3, #0
 800b670:	220a      	movs	r2, #10
 800b672:	4648      	mov	r0, r9
 800b674:	f000 fce6 	bl	800c044 <__multadd>
 800b678:	4605      	mov	r5, r0
 800b67a:	e7f0      	b.n	800b65e <_dtoa_r+0xaae>
 800b67c:	9b07      	ldr	r3, [sp, #28]
 800b67e:	9304      	str	r3, [sp, #16]
 800b680:	9e06      	ldr	r6, [sp, #24]
 800b682:	4621      	mov	r1, r4
 800b684:	4640      	mov	r0, r8
 800b686:	f7ff fa05 	bl	800aa94 <quorem>
 800b68a:	9b06      	ldr	r3, [sp, #24]
 800b68c:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b690:	f806 ab01 	strb.w	sl, [r6], #1
 800b694:	1af2      	subs	r2, r6, r3
 800b696:	9b04      	ldr	r3, [sp, #16]
 800b698:	4293      	cmp	r3, r2
 800b69a:	dd07      	ble.n	800b6ac <_dtoa_r+0xafc>
 800b69c:	4641      	mov	r1, r8
 800b69e:	2300      	movs	r3, #0
 800b6a0:	220a      	movs	r2, #10
 800b6a2:	4648      	mov	r0, r9
 800b6a4:	f000 fcce 	bl	800c044 <__multadd>
 800b6a8:	4680      	mov	r8, r0
 800b6aa:	e7ea      	b.n	800b682 <_dtoa_r+0xad2>
 800b6ac:	9b04      	ldr	r3, [sp, #16]
 800b6ae:	2700      	movs	r7, #0
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	bfcc      	ite	gt
 800b6b4:	461e      	movgt	r6, r3
 800b6b6:	2601      	movle	r6, #1
 800b6b8:	9b06      	ldr	r3, [sp, #24]
 800b6ba:	441e      	add	r6, r3
 800b6bc:	4641      	mov	r1, r8
 800b6be:	2201      	movs	r2, #1
 800b6c0:	4648      	mov	r0, r9
 800b6c2:	f000 fe51 	bl	800c368 <__lshift>
 800b6c6:	4621      	mov	r1, r4
 800b6c8:	4680      	mov	r8, r0
 800b6ca:	f000 feb9 	bl	800c440 <__mcmp>
 800b6ce:	2800      	cmp	r0, #0
 800b6d0:	dc98      	bgt.n	800b604 <_dtoa_r+0xa54>
 800b6d2:	d102      	bne.n	800b6da <_dtoa_r+0xb2a>
 800b6d4:	f01a 0f01 	tst.w	sl, #1
 800b6d8:	d194      	bne.n	800b604 <_dtoa_r+0xa54>
 800b6da:	4633      	mov	r3, r6
 800b6dc:	461e      	mov	r6, r3
 800b6de:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b6e2:	2a30      	cmp	r2, #48	; 0x30
 800b6e4:	d0fa      	beq.n	800b6dc <_dtoa_r+0xb2c>
 800b6e6:	e6e8      	b.n	800b4ba <_dtoa_r+0x90a>
 800b6e8:	9a06      	ldr	r2, [sp, #24]
 800b6ea:	429a      	cmp	r2, r3
 800b6ec:	d18b      	bne.n	800b606 <_dtoa_r+0xa56>
 800b6ee:	9b03      	ldr	r3, [sp, #12]
 800b6f0:	3301      	adds	r3, #1
 800b6f2:	9303      	str	r3, [sp, #12]
 800b6f4:	2331      	movs	r3, #49	; 0x31
 800b6f6:	7013      	strb	r3, [r2, #0]
 800b6f8:	e6df      	b.n	800b4ba <_dtoa_r+0x90a>
 800b6fa:	4b0a      	ldr	r3, [pc, #40]	; (800b724 <_dtoa_r+0xb74>)
 800b6fc:	f7ff baaa 	b.w	800ac54 <_dtoa_r+0xa4>
 800b700:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b702:	2b00      	cmp	r3, #0
 800b704:	f47f aa8e 	bne.w	800ac24 <_dtoa_r+0x74>
 800b708:	4b07      	ldr	r3, [pc, #28]	; (800b728 <_dtoa_r+0xb78>)
 800b70a:	f7ff baa3 	b.w	800ac54 <_dtoa_r+0xa4>
 800b70e:	9b04      	ldr	r3, [sp, #16]
 800b710:	2b00      	cmp	r3, #0
 800b712:	dcb5      	bgt.n	800b680 <_dtoa_r+0xad0>
 800b714:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b716:	2b02      	cmp	r3, #2
 800b718:	f73f aebb 	bgt.w	800b492 <_dtoa_r+0x8e2>
 800b71c:	e7b0      	b.n	800b680 <_dtoa_r+0xad0>
 800b71e:	bf00      	nop
 800b720:	08016955 	.word	0x08016955
 800b724:	08016906 	.word	0x08016906
 800b728:	0801694c 	.word	0x0801694c

0800b72c <__sflush_r>:
 800b72c:	898b      	ldrh	r3, [r1, #12]
 800b72e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b732:	4605      	mov	r5, r0
 800b734:	0718      	lsls	r0, r3, #28
 800b736:	460c      	mov	r4, r1
 800b738:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b73c:	d45f      	bmi.n	800b7fe <__sflush_r+0xd2>
 800b73e:	684b      	ldr	r3, [r1, #4]
 800b740:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b744:	2b00      	cmp	r3, #0
 800b746:	818a      	strh	r2, [r1, #12]
 800b748:	dc05      	bgt.n	800b756 <__sflush_r+0x2a>
 800b74a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	dc02      	bgt.n	800b756 <__sflush_r+0x2a>
 800b750:	2000      	movs	r0, #0
 800b752:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b756:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b758:	2e00      	cmp	r6, #0
 800b75a:	d0f9      	beq.n	800b750 <__sflush_r+0x24>
 800b75c:	2300      	movs	r3, #0
 800b75e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b762:	682f      	ldr	r7, [r5, #0]
 800b764:	602b      	str	r3, [r5, #0]
 800b766:	d036      	beq.n	800b7d6 <__sflush_r+0xaa>
 800b768:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800b76a:	89a3      	ldrh	r3, [r4, #12]
 800b76c:	075a      	lsls	r2, r3, #29
 800b76e:	d505      	bpl.n	800b77c <__sflush_r+0x50>
 800b770:	6863      	ldr	r3, [r4, #4]
 800b772:	1ac0      	subs	r0, r0, r3
 800b774:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b776:	b10b      	cbz	r3, 800b77c <__sflush_r+0x50>
 800b778:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b77a:	1ac0      	subs	r0, r0, r3
 800b77c:	2300      	movs	r3, #0
 800b77e:	4602      	mov	r2, r0
 800b780:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b782:	4628      	mov	r0, r5
 800b784:	69e1      	ldr	r1, [r4, #28]
 800b786:	47b0      	blx	r6
 800b788:	1c43      	adds	r3, r0, #1
 800b78a:	89a3      	ldrh	r3, [r4, #12]
 800b78c:	d106      	bne.n	800b79c <__sflush_r+0x70>
 800b78e:	6829      	ldr	r1, [r5, #0]
 800b790:	291d      	cmp	r1, #29
 800b792:	d830      	bhi.n	800b7f6 <__sflush_r+0xca>
 800b794:	4a2b      	ldr	r2, [pc, #172]	; (800b844 <__sflush_r+0x118>)
 800b796:	40ca      	lsrs	r2, r1
 800b798:	07d6      	lsls	r6, r2, #31
 800b79a:	d52c      	bpl.n	800b7f6 <__sflush_r+0xca>
 800b79c:	2200      	movs	r2, #0
 800b79e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b7a2:	b21b      	sxth	r3, r3
 800b7a4:	6062      	str	r2, [r4, #4]
 800b7a6:	6922      	ldr	r2, [r4, #16]
 800b7a8:	04d9      	lsls	r1, r3, #19
 800b7aa:	81a3      	strh	r3, [r4, #12]
 800b7ac:	6022      	str	r2, [r4, #0]
 800b7ae:	d504      	bpl.n	800b7ba <__sflush_r+0x8e>
 800b7b0:	1c42      	adds	r2, r0, #1
 800b7b2:	d101      	bne.n	800b7b8 <__sflush_r+0x8c>
 800b7b4:	682b      	ldr	r3, [r5, #0]
 800b7b6:	b903      	cbnz	r3, 800b7ba <__sflush_r+0x8e>
 800b7b8:	6520      	str	r0, [r4, #80]	; 0x50
 800b7ba:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b7bc:	602f      	str	r7, [r5, #0]
 800b7be:	2900      	cmp	r1, #0
 800b7c0:	d0c6      	beq.n	800b750 <__sflush_r+0x24>
 800b7c2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800b7c6:	4299      	cmp	r1, r3
 800b7c8:	d002      	beq.n	800b7d0 <__sflush_r+0xa4>
 800b7ca:	4628      	mov	r0, r5
 800b7cc:	f000 f938 	bl	800ba40 <_free_r>
 800b7d0:	2000      	movs	r0, #0
 800b7d2:	6320      	str	r0, [r4, #48]	; 0x30
 800b7d4:	e7bd      	b.n	800b752 <__sflush_r+0x26>
 800b7d6:	69e1      	ldr	r1, [r4, #28]
 800b7d8:	2301      	movs	r3, #1
 800b7da:	4628      	mov	r0, r5
 800b7dc:	47b0      	blx	r6
 800b7de:	1c41      	adds	r1, r0, #1
 800b7e0:	d1c3      	bne.n	800b76a <__sflush_r+0x3e>
 800b7e2:	682b      	ldr	r3, [r5, #0]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d0c0      	beq.n	800b76a <__sflush_r+0x3e>
 800b7e8:	2b1d      	cmp	r3, #29
 800b7ea:	d001      	beq.n	800b7f0 <__sflush_r+0xc4>
 800b7ec:	2b16      	cmp	r3, #22
 800b7ee:	d101      	bne.n	800b7f4 <__sflush_r+0xc8>
 800b7f0:	602f      	str	r7, [r5, #0]
 800b7f2:	e7ad      	b.n	800b750 <__sflush_r+0x24>
 800b7f4:	89a3      	ldrh	r3, [r4, #12]
 800b7f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7fa:	81a3      	strh	r3, [r4, #12]
 800b7fc:	e7a9      	b.n	800b752 <__sflush_r+0x26>
 800b7fe:	690f      	ldr	r7, [r1, #16]
 800b800:	2f00      	cmp	r7, #0
 800b802:	d0a5      	beq.n	800b750 <__sflush_r+0x24>
 800b804:	079b      	lsls	r3, r3, #30
 800b806:	bf18      	it	ne
 800b808:	2300      	movne	r3, #0
 800b80a:	680e      	ldr	r6, [r1, #0]
 800b80c:	bf08      	it	eq
 800b80e:	694b      	ldreq	r3, [r1, #20]
 800b810:	eba6 0807 	sub.w	r8, r6, r7
 800b814:	600f      	str	r7, [r1, #0]
 800b816:	608b      	str	r3, [r1, #8]
 800b818:	f1b8 0f00 	cmp.w	r8, #0
 800b81c:	dd98      	ble.n	800b750 <__sflush_r+0x24>
 800b81e:	4643      	mov	r3, r8
 800b820:	463a      	mov	r2, r7
 800b822:	4628      	mov	r0, r5
 800b824:	69e1      	ldr	r1, [r4, #28]
 800b826:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b828:	47b0      	blx	r6
 800b82a:	2800      	cmp	r0, #0
 800b82c:	dc06      	bgt.n	800b83c <__sflush_r+0x110>
 800b82e:	89a3      	ldrh	r3, [r4, #12]
 800b830:	f04f 30ff 	mov.w	r0, #4294967295
 800b834:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b838:	81a3      	strh	r3, [r4, #12]
 800b83a:	e78a      	b.n	800b752 <__sflush_r+0x26>
 800b83c:	4407      	add	r7, r0
 800b83e:	eba8 0800 	sub.w	r8, r8, r0
 800b842:	e7e9      	b.n	800b818 <__sflush_r+0xec>
 800b844:	20400001 	.word	0x20400001

0800b848 <_fflush_r>:
 800b848:	b538      	push	{r3, r4, r5, lr}
 800b84a:	460c      	mov	r4, r1
 800b84c:	4605      	mov	r5, r0
 800b84e:	b118      	cbz	r0, 800b858 <_fflush_r+0x10>
 800b850:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b852:	b90b      	cbnz	r3, 800b858 <_fflush_r+0x10>
 800b854:	f000 f864 	bl	800b920 <__sinit>
 800b858:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800b85c:	b1b8      	cbz	r0, 800b88e <_fflush_r+0x46>
 800b85e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b860:	07db      	lsls	r3, r3, #31
 800b862:	d404      	bmi.n	800b86e <_fflush_r+0x26>
 800b864:	0581      	lsls	r1, r0, #22
 800b866:	d402      	bmi.n	800b86e <_fflush_r+0x26>
 800b868:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b86a:	f000 fb19 	bl	800bea0 <__retarget_lock_acquire_recursive>
 800b86e:	4628      	mov	r0, r5
 800b870:	4621      	mov	r1, r4
 800b872:	f7ff ff5b 	bl	800b72c <__sflush_r>
 800b876:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b878:	4605      	mov	r5, r0
 800b87a:	07da      	lsls	r2, r3, #31
 800b87c:	d405      	bmi.n	800b88a <_fflush_r+0x42>
 800b87e:	89a3      	ldrh	r3, [r4, #12]
 800b880:	059b      	lsls	r3, r3, #22
 800b882:	d402      	bmi.n	800b88a <_fflush_r+0x42>
 800b884:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b886:	f000 fb0c 	bl	800bea2 <__retarget_lock_release_recursive>
 800b88a:	4628      	mov	r0, r5
 800b88c:	bd38      	pop	{r3, r4, r5, pc}
 800b88e:	4605      	mov	r5, r0
 800b890:	e7fb      	b.n	800b88a <_fflush_r+0x42>
	...

0800b894 <std>:
 800b894:	2300      	movs	r3, #0
 800b896:	b510      	push	{r4, lr}
 800b898:	4604      	mov	r4, r0
 800b89a:	e9c0 3300 	strd	r3, r3, [r0]
 800b89e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b8a2:	6083      	str	r3, [r0, #8]
 800b8a4:	8181      	strh	r1, [r0, #12]
 800b8a6:	6643      	str	r3, [r0, #100]	; 0x64
 800b8a8:	81c2      	strh	r2, [r0, #14]
 800b8aa:	6183      	str	r3, [r0, #24]
 800b8ac:	4619      	mov	r1, r3
 800b8ae:	2208      	movs	r2, #8
 800b8b0:	305c      	adds	r0, #92	; 0x5c
 800b8b2:	f7fc fb2b 	bl	8007f0c <memset>
 800b8b6:	4b07      	ldr	r3, [pc, #28]	; (800b8d4 <std+0x40>)
 800b8b8:	61e4      	str	r4, [r4, #28]
 800b8ba:	6223      	str	r3, [r4, #32]
 800b8bc:	4b06      	ldr	r3, [pc, #24]	; (800b8d8 <std+0x44>)
 800b8be:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b8c2:	6263      	str	r3, [r4, #36]	; 0x24
 800b8c4:	4b05      	ldr	r3, [pc, #20]	; (800b8dc <std+0x48>)
 800b8c6:	62a3      	str	r3, [r4, #40]	; 0x28
 800b8c8:	4b05      	ldr	r3, [pc, #20]	; (800b8e0 <std+0x4c>)
 800b8ca:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b8cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8d0:	f000 bae4 	b.w	800be9c <__retarget_lock_init_recursive>
 800b8d4:	0800ca0d 	.word	0x0800ca0d
 800b8d8:	0800ca2f 	.word	0x0800ca2f
 800b8dc:	0800ca67 	.word	0x0800ca67
 800b8e0:	0800ca8b 	.word	0x0800ca8b

0800b8e4 <_cleanup_r>:
 800b8e4:	4901      	ldr	r1, [pc, #4]	; (800b8ec <_cleanup_r+0x8>)
 800b8e6:	f000 bab5 	b.w	800be54 <_fwalk_reent>
 800b8ea:	bf00      	nop
 800b8ec:	0800d785 	.word	0x0800d785

0800b8f0 <__sfp_lock_acquire>:
 800b8f0:	4801      	ldr	r0, [pc, #4]	; (800b8f8 <__sfp_lock_acquire+0x8>)
 800b8f2:	f000 bad5 	b.w	800bea0 <__retarget_lock_acquire_recursive>
 800b8f6:	bf00      	nop
 800b8f8:	20001a68 	.word	0x20001a68

0800b8fc <__sfp_lock_release>:
 800b8fc:	4801      	ldr	r0, [pc, #4]	; (800b904 <__sfp_lock_release+0x8>)
 800b8fe:	f000 bad0 	b.w	800bea2 <__retarget_lock_release_recursive>
 800b902:	bf00      	nop
 800b904:	20001a68 	.word	0x20001a68

0800b908 <__sinit_lock_acquire>:
 800b908:	4801      	ldr	r0, [pc, #4]	; (800b910 <__sinit_lock_acquire+0x8>)
 800b90a:	f000 bac9 	b.w	800bea0 <__retarget_lock_acquire_recursive>
 800b90e:	bf00      	nop
 800b910:	20001a63 	.word	0x20001a63

0800b914 <__sinit_lock_release>:
 800b914:	4801      	ldr	r0, [pc, #4]	; (800b91c <__sinit_lock_release+0x8>)
 800b916:	f000 bac4 	b.w	800bea2 <__retarget_lock_release_recursive>
 800b91a:	bf00      	nop
 800b91c:	20001a63 	.word	0x20001a63

0800b920 <__sinit>:
 800b920:	b510      	push	{r4, lr}
 800b922:	4604      	mov	r4, r0
 800b924:	f7ff fff0 	bl	800b908 <__sinit_lock_acquire>
 800b928:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800b92a:	b11a      	cbz	r2, 800b934 <__sinit+0x14>
 800b92c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b930:	f7ff bff0 	b.w	800b914 <__sinit_lock_release>
 800b934:	4b0d      	ldr	r3, [pc, #52]	; (800b96c <__sinit+0x4c>)
 800b936:	2104      	movs	r1, #4
 800b938:	63e3      	str	r3, [r4, #60]	; 0x3c
 800b93a:	2303      	movs	r3, #3
 800b93c:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800b940:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800b944:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800b948:	6860      	ldr	r0, [r4, #4]
 800b94a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800b94e:	f7ff ffa1 	bl	800b894 <std>
 800b952:	2201      	movs	r2, #1
 800b954:	2109      	movs	r1, #9
 800b956:	68a0      	ldr	r0, [r4, #8]
 800b958:	f7ff ff9c 	bl	800b894 <std>
 800b95c:	2202      	movs	r2, #2
 800b95e:	2112      	movs	r1, #18
 800b960:	68e0      	ldr	r0, [r4, #12]
 800b962:	f7ff ff97 	bl	800b894 <std>
 800b966:	2301      	movs	r3, #1
 800b968:	63a3      	str	r3, [r4, #56]	; 0x38
 800b96a:	e7df      	b.n	800b92c <__sinit+0xc>
 800b96c:	0800b8e5 	.word	0x0800b8e5

0800b970 <__libc_fini_array>:
 800b970:	b538      	push	{r3, r4, r5, lr}
 800b972:	4d07      	ldr	r5, [pc, #28]	; (800b990 <__libc_fini_array+0x20>)
 800b974:	4c07      	ldr	r4, [pc, #28]	; (800b994 <__libc_fini_array+0x24>)
 800b976:	1b64      	subs	r4, r4, r5
 800b978:	10a4      	asrs	r4, r4, #2
 800b97a:	b91c      	cbnz	r4, 800b984 <__libc_fini_array+0x14>
 800b97c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b980:	f002 b960 	b.w	800dc44 <_fini>
 800b984:	3c01      	subs	r4, #1
 800b986:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800b98a:	4798      	blx	r3
 800b98c:	e7f5      	b.n	800b97a <__libc_fini_array+0xa>
 800b98e:	bf00      	nop
 800b990:	08016c9c 	.word	0x08016c9c
 800b994:	08016ca0 	.word	0x08016ca0

0800b998 <_malloc_trim_r>:
 800b998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b99c:	4606      	mov	r6, r0
 800b99e:	2008      	movs	r0, #8
 800b9a0:	460c      	mov	r4, r1
 800b9a2:	f7fd fd67 	bl	8009474 <sysconf>
 800b9a6:	4680      	mov	r8, r0
 800b9a8:	4f22      	ldr	r7, [pc, #136]	; (800ba34 <_malloc_trim_r+0x9c>)
 800b9aa:	4630      	mov	r0, r6
 800b9ac:	f7fc fab6 	bl	8007f1c <__malloc_lock>
 800b9b0:	68bb      	ldr	r3, [r7, #8]
 800b9b2:	685d      	ldr	r5, [r3, #4]
 800b9b4:	f025 0503 	bic.w	r5, r5, #3
 800b9b8:	1b2c      	subs	r4, r5, r4
 800b9ba:	3c11      	subs	r4, #17
 800b9bc:	4444      	add	r4, r8
 800b9be:	fbb4 f4f8 	udiv	r4, r4, r8
 800b9c2:	3c01      	subs	r4, #1
 800b9c4:	fb08 f404 	mul.w	r4, r8, r4
 800b9c8:	45a0      	cmp	r8, r4
 800b9ca:	dd05      	ble.n	800b9d8 <_malloc_trim_r+0x40>
 800b9cc:	4630      	mov	r0, r6
 800b9ce:	f7fc faab 	bl	8007f28 <__malloc_unlock>
 800b9d2:	2000      	movs	r0, #0
 800b9d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9d8:	2100      	movs	r1, #0
 800b9da:	4630      	mov	r0, r6
 800b9dc:	f7f7 f916 	bl	8002c0c <_sbrk_r>
 800b9e0:	68bb      	ldr	r3, [r7, #8]
 800b9e2:	442b      	add	r3, r5
 800b9e4:	4298      	cmp	r0, r3
 800b9e6:	d1f1      	bne.n	800b9cc <_malloc_trim_r+0x34>
 800b9e8:	4630      	mov	r0, r6
 800b9ea:	4261      	negs	r1, r4
 800b9ec:	f7f7 f90e 	bl	8002c0c <_sbrk_r>
 800b9f0:	3001      	adds	r0, #1
 800b9f2:	d110      	bne.n	800ba16 <_malloc_trim_r+0x7e>
 800b9f4:	2100      	movs	r1, #0
 800b9f6:	4630      	mov	r0, r6
 800b9f8:	f7f7 f908 	bl	8002c0c <_sbrk_r>
 800b9fc:	68ba      	ldr	r2, [r7, #8]
 800b9fe:	1a83      	subs	r3, r0, r2
 800ba00:	2b0f      	cmp	r3, #15
 800ba02:	dde3      	ble.n	800b9cc <_malloc_trim_r+0x34>
 800ba04:	490c      	ldr	r1, [pc, #48]	; (800ba38 <_malloc_trim_r+0xa0>)
 800ba06:	f043 0301 	orr.w	r3, r3, #1
 800ba0a:	6809      	ldr	r1, [r1, #0]
 800ba0c:	6053      	str	r3, [r2, #4]
 800ba0e:	1a40      	subs	r0, r0, r1
 800ba10:	490a      	ldr	r1, [pc, #40]	; (800ba3c <_malloc_trim_r+0xa4>)
 800ba12:	6008      	str	r0, [r1, #0]
 800ba14:	e7da      	b.n	800b9cc <_malloc_trim_r+0x34>
 800ba16:	68bb      	ldr	r3, [r7, #8]
 800ba18:	4a08      	ldr	r2, [pc, #32]	; (800ba3c <_malloc_trim_r+0xa4>)
 800ba1a:	1b2d      	subs	r5, r5, r4
 800ba1c:	f045 0501 	orr.w	r5, r5, #1
 800ba20:	605d      	str	r5, [r3, #4]
 800ba22:	6813      	ldr	r3, [r2, #0]
 800ba24:	4630      	mov	r0, r6
 800ba26:	1b1c      	subs	r4, r3, r4
 800ba28:	6014      	str	r4, [r2, #0]
 800ba2a:	f7fc fa7d 	bl	8007f28 <__malloc_unlock>
 800ba2e:	2001      	movs	r0, #1
 800ba30:	e7d0      	b.n	800b9d4 <_malloc_trim_r+0x3c>
 800ba32:	bf00      	nop
 800ba34:	20000460 	.word	0x20000460
 800ba38:	20000868 	.word	0x20000868
 800ba3c:	20001978 	.word	0x20001978

0800ba40 <_free_r>:
 800ba40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba42:	4605      	mov	r5, r0
 800ba44:	460f      	mov	r7, r1
 800ba46:	2900      	cmp	r1, #0
 800ba48:	f000 80b1 	beq.w	800bbae <_free_r+0x16e>
 800ba4c:	f7fc fa66 	bl	8007f1c <__malloc_lock>
 800ba50:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800ba54:	4856      	ldr	r0, [pc, #344]	; (800bbb0 <_free_r+0x170>)
 800ba56:	f022 0401 	bic.w	r4, r2, #1
 800ba5a:	f1a7 0308 	sub.w	r3, r7, #8
 800ba5e:	eb03 0c04 	add.w	ip, r3, r4
 800ba62:	6881      	ldr	r1, [r0, #8]
 800ba64:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800ba68:	4561      	cmp	r1, ip
 800ba6a:	f026 0603 	bic.w	r6, r6, #3
 800ba6e:	f002 0201 	and.w	r2, r2, #1
 800ba72:	d11b      	bne.n	800baac <_free_r+0x6c>
 800ba74:	4434      	add	r4, r6
 800ba76:	b93a      	cbnz	r2, 800ba88 <_free_r+0x48>
 800ba78:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800ba7c:	1a9b      	subs	r3, r3, r2
 800ba7e:	4414      	add	r4, r2
 800ba80:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800ba84:	60ca      	str	r2, [r1, #12]
 800ba86:	6091      	str	r1, [r2, #8]
 800ba88:	f044 0201 	orr.w	r2, r4, #1
 800ba8c:	605a      	str	r2, [r3, #4]
 800ba8e:	6083      	str	r3, [r0, #8]
 800ba90:	4b48      	ldr	r3, [pc, #288]	; (800bbb4 <_free_r+0x174>)
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	42a3      	cmp	r3, r4
 800ba96:	d804      	bhi.n	800baa2 <_free_r+0x62>
 800ba98:	4b47      	ldr	r3, [pc, #284]	; (800bbb8 <_free_r+0x178>)
 800ba9a:	4628      	mov	r0, r5
 800ba9c:	6819      	ldr	r1, [r3, #0]
 800ba9e:	f7ff ff7b 	bl	800b998 <_malloc_trim_r>
 800baa2:	4628      	mov	r0, r5
 800baa4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800baa8:	f7fc ba3e 	b.w	8007f28 <__malloc_unlock>
 800baac:	f8cc 6004 	str.w	r6, [ip, #4]
 800bab0:	2a00      	cmp	r2, #0
 800bab2:	d138      	bne.n	800bb26 <_free_r+0xe6>
 800bab4:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800bab8:	f100 0708 	add.w	r7, r0, #8
 800babc:	1a5b      	subs	r3, r3, r1
 800babe:	440c      	add	r4, r1
 800bac0:	6899      	ldr	r1, [r3, #8]
 800bac2:	42b9      	cmp	r1, r7
 800bac4:	d031      	beq.n	800bb2a <_free_r+0xea>
 800bac6:	68df      	ldr	r7, [r3, #12]
 800bac8:	60cf      	str	r7, [r1, #12]
 800baca:	60b9      	str	r1, [r7, #8]
 800bacc:	eb0c 0106 	add.w	r1, ip, r6
 800bad0:	6849      	ldr	r1, [r1, #4]
 800bad2:	07c9      	lsls	r1, r1, #31
 800bad4:	d40b      	bmi.n	800baee <_free_r+0xae>
 800bad6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800bada:	4434      	add	r4, r6
 800badc:	bb3a      	cbnz	r2, 800bb2e <_free_r+0xee>
 800bade:	4e37      	ldr	r6, [pc, #220]	; (800bbbc <_free_r+0x17c>)
 800bae0:	42b1      	cmp	r1, r6
 800bae2:	d124      	bne.n	800bb2e <_free_r+0xee>
 800bae4:	2201      	movs	r2, #1
 800bae6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800baea:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800baee:	f044 0101 	orr.w	r1, r4, #1
 800baf2:	6059      	str	r1, [r3, #4]
 800baf4:	511c      	str	r4, [r3, r4]
 800baf6:	2a00      	cmp	r2, #0
 800baf8:	d1d3      	bne.n	800baa2 <_free_r+0x62>
 800bafa:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800bafe:	d21b      	bcs.n	800bb38 <_free_r+0xf8>
 800bb00:	0961      	lsrs	r1, r4, #5
 800bb02:	08e2      	lsrs	r2, r4, #3
 800bb04:	2401      	movs	r4, #1
 800bb06:	408c      	lsls	r4, r1
 800bb08:	6841      	ldr	r1, [r0, #4]
 800bb0a:	3201      	adds	r2, #1
 800bb0c:	430c      	orrs	r4, r1
 800bb0e:	6044      	str	r4, [r0, #4]
 800bb10:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800bb14:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800bb18:	3908      	subs	r1, #8
 800bb1a:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800bb1e:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800bb22:	60e3      	str	r3, [r4, #12]
 800bb24:	e7bd      	b.n	800baa2 <_free_r+0x62>
 800bb26:	2200      	movs	r2, #0
 800bb28:	e7d0      	b.n	800bacc <_free_r+0x8c>
 800bb2a:	2201      	movs	r2, #1
 800bb2c:	e7ce      	b.n	800bacc <_free_r+0x8c>
 800bb2e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800bb32:	60ce      	str	r6, [r1, #12]
 800bb34:	60b1      	str	r1, [r6, #8]
 800bb36:	e7da      	b.n	800baee <_free_r+0xae>
 800bb38:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800bb3c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800bb40:	d214      	bcs.n	800bb6c <_free_r+0x12c>
 800bb42:	09a2      	lsrs	r2, r4, #6
 800bb44:	3238      	adds	r2, #56	; 0x38
 800bb46:	1c51      	adds	r1, r2, #1
 800bb48:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800bb4c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800bb50:	428e      	cmp	r6, r1
 800bb52:	d125      	bne.n	800bba0 <_free_r+0x160>
 800bb54:	2401      	movs	r4, #1
 800bb56:	1092      	asrs	r2, r2, #2
 800bb58:	fa04 f202 	lsl.w	r2, r4, r2
 800bb5c:	6844      	ldr	r4, [r0, #4]
 800bb5e:	4322      	orrs	r2, r4
 800bb60:	6042      	str	r2, [r0, #4]
 800bb62:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800bb66:	60b3      	str	r3, [r6, #8]
 800bb68:	60cb      	str	r3, [r1, #12]
 800bb6a:	e79a      	b.n	800baa2 <_free_r+0x62>
 800bb6c:	2a14      	cmp	r2, #20
 800bb6e:	d801      	bhi.n	800bb74 <_free_r+0x134>
 800bb70:	325b      	adds	r2, #91	; 0x5b
 800bb72:	e7e8      	b.n	800bb46 <_free_r+0x106>
 800bb74:	2a54      	cmp	r2, #84	; 0x54
 800bb76:	d802      	bhi.n	800bb7e <_free_r+0x13e>
 800bb78:	0b22      	lsrs	r2, r4, #12
 800bb7a:	326e      	adds	r2, #110	; 0x6e
 800bb7c:	e7e3      	b.n	800bb46 <_free_r+0x106>
 800bb7e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800bb82:	d802      	bhi.n	800bb8a <_free_r+0x14a>
 800bb84:	0be2      	lsrs	r2, r4, #15
 800bb86:	3277      	adds	r2, #119	; 0x77
 800bb88:	e7dd      	b.n	800bb46 <_free_r+0x106>
 800bb8a:	f240 5154 	movw	r1, #1364	; 0x554
 800bb8e:	428a      	cmp	r2, r1
 800bb90:	bf96      	itet	ls
 800bb92:	0ca2      	lsrls	r2, r4, #18
 800bb94:	227e      	movhi	r2, #126	; 0x7e
 800bb96:	327c      	addls	r2, #124	; 0x7c
 800bb98:	e7d5      	b.n	800bb46 <_free_r+0x106>
 800bb9a:	6889      	ldr	r1, [r1, #8]
 800bb9c:	428e      	cmp	r6, r1
 800bb9e:	d004      	beq.n	800bbaa <_free_r+0x16a>
 800bba0:	684a      	ldr	r2, [r1, #4]
 800bba2:	f022 0203 	bic.w	r2, r2, #3
 800bba6:	42a2      	cmp	r2, r4
 800bba8:	d8f7      	bhi.n	800bb9a <_free_r+0x15a>
 800bbaa:	68ce      	ldr	r6, [r1, #12]
 800bbac:	e7d9      	b.n	800bb62 <_free_r+0x122>
 800bbae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bbb0:	20000460 	.word	0x20000460
 800bbb4:	2000086c 	.word	0x2000086c
 800bbb8:	200019a8 	.word	0x200019a8
 800bbbc:	20000468 	.word	0x20000468

0800bbc0 <__sfvwrite_r>:
 800bbc0:	6893      	ldr	r3, [r2, #8]
 800bbc2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbc6:	4606      	mov	r6, r0
 800bbc8:	460c      	mov	r4, r1
 800bbca:	4690      	mov	r8, r2
 800bbcc:	b91b      	cbnz	r3, 800bbd6 <__sfvwrite_r+0x16>
 800bbce:	2000      	movs	r0, #0
 800bbd0:	b003      	add	sp, #12
 800bbd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbd6:	898b      	ldrh	r3, [r1, #12]
 800bbd8:	0718      	lsls	r0, r3, #28
 800bbda:	d550      	bpl.n	800bc7e <__sfvwrite_r+0xbe>
 800bbdc:	690b      	ldr	r3, [r1, #16]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d04d      	beq.n	800bc7e <__sfvwrite_r+0xbe>
 800bbe2:	89a3      	ldrh	r3, [r4, #12]
 800bbe4:	f8d8 7000 	ldr.w	r7, [r8]
 800bbe8:	f013 0902 	ands.w	r9, r3, #2
 800bbec:	d16c      	bne.n	800bcc8 <__sfvwrite_r+0x108>
 800bbee:	f013 0301 	ands.w	r3, r3, #1
 800bbf2:	f000 809c 	beq.w	800bd2e <__sfvwrite_r+0x16e>
 800bbf6:	4648      	mov	r0, r9
 800bbf8:	46ca      	mov	sl, r9
 800bbfa:	46cb      	mov	fp, r9
 800bbfc:	f1bb 0f00 	cmp.w	fp, #0
 800bc00:	f000 8103 	beq.w	800be0a <__sfvwrite_r+0x24a>
 800bc04:	b950      	cbnz	r0, 800bc1c <__sfvwrite_r+0x5c>
 800bc06:	465a      	mov	r2, fp
 800bc08:	210a      	movs	r1, #10
 800bc0a:	4650      	mov	r0, sl
 800bc0c:	f000 f9b6 	bl	800bf7c <memchr>
 800bc10:	2800      	cmp	r0, #0
 800bc12:	f000 80ff 	beq.w	800be14 <__sfvwrite_r+0x254>
 800bc16:	3001      	adds	r0, #1
 800bc18:	eba0 090a 	sub.w	r9, r0, sl
 800bc1c:	6820      	ldr	r0, [r4, #0]
 800bc1e:	6921      	ldr	r1, [r4, #16]
 800bc20:	45d9      	cmp	r9, fp
 800bc22:	464a      	mov	r2, r9
 800bc24:	bf28      	it	cs
 800bc26:	465a      	movcs	r2, fp
 800bc28:	4288      	cmp	r0, r1
 800bc2a:	6963      	ldr	r3, [r4, #20]
 800bc2c:	f240 80f5 	bls.w	800be1a <__sfvwrite_r+0x25a>
 800bc30:	68a5      	ldr	r5, [r4, #8]
 800bc32:	441d      	add	r5, r3
 800bc34:	42aa      	cmp	r2, r5
 800bc36:	f340 80f0 	ble.w	800be1a <__sfvwrite_r+0x25a>
 800bc3a:	4651      	mov	r1, sl
 800bc3c:	462a      	mov	r2, r5
 800bc3e:	f000 f9b9 	bl	800bfb4 <memmove>
 800bc42:	6823      	ldr	r3, [r4, #0]
 800bc44:	4621      	mov	r1, r4
 800bc46:	442b      	add	r3, r5
 800bc48:	4630      	mov	r0, r6
 800bc4a:	6023      	str	r3, [r4, #0]
 800bc4c:	f7ff fdfc 	bl	800b848 <_fflush_r>
 800bc50:	2800      	cmp	r0, #0
 800bc52:	d167      	bne.n	800bd24 <__sfvwrite_r+0x164>
 800bc54:	ebb9 0905 	subs.w	r9, r9, r5
 800bc58:	f040 80f7 	bne.w	800be4a <__sfvwrite_r+0x28a>
 800bc5c:	4621      	mov	r1, r4
 800bc5e:	4630      	mov	r0, r6
 800bc60:	f7ff fdf2 	bl	800b848 <_fflush_r>
 800bc64:	2800      	cmp	r0, #0
 800bc66:	d15d      	bne.n	800bd24 <__sfvwrite_r+0x164>
 800bc68:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800bc6c:	44aa      	add	sl, r5
 800bc6e:	ebab 0b05 	sub.w	fp, fp, r5
 800bc72:	1b55      	subs	r5, r2, r5
 800bc74:	f8c8 5008 	str.w	r5, [r8, #8]
 800bc78:	2d00      	cmp	r5, #0
 800bc7a:	d1bf      	bne.n	800bbfc <__sfvwrite_r+0x3c>
 800bc7c:	e7a7      	b.n	800bbce <__sfvwrite_r+0xe>
 800bc7e:	4621      	mov	r1, r4
 800bc80:	4630      	mov	r0, r6
 800bc82:	f7fe fe9f 	bl	800a9c4 <__swsetup_r>
 800bc86:	2800      	cmp	r0, #0
 800bc88:	d0ab      	beq.n	800bbe2 <__sfvwrite_r+0x22>
 800bc8a:	f04f 30ff 	mov.w	r0, #4294967295
 800bc8e:	e79f      	b.n	800bbd0 <__sfvwrite_r+0x10>
 800bc90:	e9d7 b900 	ldrd	fp, r9, [r7]
 800bc94:	3708      	adds	r7, #8
 800bc96:	f1b9 0f00 	cmp.w	r9, #0
 800bc9a:	d0f9      	beq.n	800bc90 <__sfvwrite_r+0xd0>
 800bc9c:	45d1      	cmp	r9, sl
 800bc9e:	464b      	mov	r3, r9
 800bca0:	465a      	mov	r2, fp
 800bca2:	bf28      	it	cs
 800bca4:	4653      	movcs	r3, sl
 800bca6:	4630      	mov	r0, r6
 800bca8:	69e1      	ldr	r1, [r4, #28]
 800bcaa:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800bcac:	47a8      	blx	r5
 800bcae:	2800      	cmp	r0, #0
 800bcb0:	dd38      	ble.n	800bd24 <__sfvwrite_r+0x164>
 800bcb2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bcb6:	4483      	add	fp, r0
 800bcb8:	eba9 0900 	sub.w	r9, r9, r0
 800bcbc:	1a18      	subs	r0, r3, r0
 800bcbe:	f8c8 0008 	str.w	r0, [r8, #8]
 800bcc2:	2800      	cmp	r0, #0
 800bcc4:	d1e7      	bne.n	800bc96 <__sfvwrite_r+0xd6>
 800bcc6:	e782      	b.n	800bbce <__sfvwrite_r+0xe>
 800bcc8:	f04f 0b00 	mov.w	fp, #0
 800bccc:	f8df a180 	ldr.w	sl, [pc, #384]	; 800be50 <__sfvwrite_r+0x290>
 800bcd0:	46d9      	mov	r9, fp
 800bcd2:	e7e0      	b.n	800bc96 <__sfvwrite_r+0xd6>
 800bcd4:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800bcd8:	3708      	adds	r7, #8
 800bcda:	f1ba 0f00 	cmp.w	sl, #0
 800bcde:	d0f9      	beq.n	800bcd4 <__sfvwrite_r+0x114>
 800bce0:	89a3      	ldrh	r3, [r4, #12]
 800bce2:	68a2      	ldr	r2, [r4, #8]
 800bce4:	0599      	lsls	r1, r3, #22
 800bce6:	6820      	ldr	r0, [r4, #0]
 800bce8:	d563      	bpl.n	800bdb2 <__sfvwrite_r+0x1f2>
 800bcea:	4552      	cmp	r2, sl
 800bcec:	d836      	bhi.n	800bd5c <__sfvwrite_r+0x19c>
 800bcee:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800bcf2:	d033      	beq.n	800bd5c <__sfvwrite_r+0x19c>
 800bcf4:	6921      	ldr	r1, [r4, #16]
 800bcf6:	6965      	ldr	r5, [r4, #20]
 800bcf8:	eba0 0b01 	sub.w	fp, r0, r1
 800bcfc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bd00:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bd04:	f10b 0201 	add.w	r2, fp, #1
 800bd08:	106d      	asrs	r5, r5, #1
 800bd0a:	4452      	add	r2, sl
 800bd0c:	4295      	cmp	r5, r2
 800bd0e:	bf38      	it	cc
 800bd10:	4615      	movcc	r5, r2
 800bd12:	055b      	lsls	r3, r3, #21
 800bd14:	d53d      	bpl.n	800bd92 <__sfvwrite_r+0x1d2>
 800bd16:	4629      	mov	r1, r5
 800bd18:	4630      	mov	r0, r6
 800bd1a:	f7fb feb5 	bl	8007a88 <_malloc_r>
 800bd1e:	b948      	cbnz	r0, 800bd34 <__sfvwrite_r+0x174>
 800bd20:	230c      	movs	r3, #12
 800bd22:	6033      	str	r3, [r6, #0]
 800bd24:	89a3      	ldrh	r3, [r4, #12]
 800bd26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd2a:	81a3      	strh	r3, [r4, #12]
 800bd2c:	e7ad      	b.n	800bc8a <__sfvwrite_r+0xca>
 800bd2e:	4699      	mov	r9, r3
 800bd30:	469a      	mov	sl, r3
 800bd32:	e7d2      	b.n	800bcda <__sfvwrite_r+0x11a>
 800bd34:	465a      	mov	r2, fp
 800bd36:	6921      	ldr	r1, [r4, #16]
 800bd38:	9001      	str	r0, [sp, #4]
 800bd3a:	f000 f92d 	bl	800bf98 <memcpy>
 800bd3e:	89a2      	ldrh	r2, [r4, #12]
 800bd40:	9b01      	ldr	r3, [sp, #4]
 800bd42:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800bd46:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800bd4a:	81a2      	strh	r2, [r4, #12]
 800bd4c:	4652      	mov	r2, sl
 800bd4e:	6123      	str	r3, [r4, #16]
 800bd50:	6165      	str	r5, [r4, #20]
 800bd52:	445b      	add	r3, fp
 800bd54:	eba5 050b 	sub.w	r5, r5, fp
 800bd58:	6023      	str	r3, [r4, #0]
 800bd5a:	60a5      	str	r5, [r4, #8]
 800bd5c:	4552      	cmp	r2, sl
 800bd5e:	bf28      	it	cs
 800bd60:	4652      	movcs	r2, sl
 800bd62:	4655      	mov	r5, sl
 800bd64:	4649      	mov	r1, r9
 800bd66:	6820      	ldr	r0, [r4, #0]
 800bd68:	9201      	str	r2, [sp, #4]
 800bd6a:	f000 f923 	bl	800bfb4 <memmove>
 800bd6e:	68a3      	ldr	r3, [r4, #8]
 800bd70:	9a01      	ldr	r2, [sp, #4]
 800bd72:	1a9b      	subs	r3, r3, r2
 800bd74:	60a3      	str	r3, [r4, #8]
 800bd76:	6823      	ldr	r3, [r4, #0]
 800bd78:	441a      	add	r2, r3
 800bd7a:	6022      	str	r2, [r4, #0]
 800bd7c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800bd80:	44a9      	add	r9, r5
 800bd82:	ebaa 0a05 	sub.w	sl, sl, r5
 800bd86:	1b45      	subs	r5, r0, r5
 800bd88:	f8c8 5008 	str.w	r5, [r8, #8]
 800bd8c:	2d00      	cmp	r5, #0
 800bd8e:	d1a4      	bne.n	800bcda <__sfvwrite_r+0x11a>
 800bd90:	e71d      	b.n	800bbce <__sfvwrite_r+0xe>
 800bd92:	462a      	mov	r2, r5
 800bd94:	4630      	mov	r0, r6
 800bd96:	f000 fc5b 	bl	800c650 <_realloc_r>
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	2800      	cmp	r0, #0
 800bd9e:	d1d5      	bne.n	800bd4c <__sfvwrite_r+0x18c>
 800bda0:	4630      	mov	r0, r6
 800bda2:	6921      	ldr	r1, [r4, #16]
 800bda4:	f7ff fe4c 	bl	800ba40 <_free_r>
 800bda8:	89a3      	ldrh	r3, [r4, #12]
 800bdaa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bdae:	81a3      	strh	r3, [r4, #12]
 800bdb0:	e7b6      	b.n	800bd20 <__sfvwrite_r+0x160>
 800bdb2:	6923      	ldr	r3, [r4, #16]
 800bdb4:	4283      	cmp	r3, r0
 800bdb6:	d302      	bcc.n	800bdbe <__sfvwrite_r+0x1fe>
 800bdb8:	6961      	ldr	r1, [r4, #20]
 800bdba:	4551      	cmp	r1, sl
 800bdbc:	d915      	bls.n	800bdea <__sfvwrite_r+0x22a>
 800bdbe:	4552      	cmp	r2, sl
 800bdc0:	bf28      	it	cs
 800bdc2:	4652      	movcs	r2, sl
 800bdc4:	4615      	mov	r5, r2
 800bdc6:	4649      	mov	r1, r9
 800bdc8:	f000 f8f4 	bl	800bfb4 <memmove>
 800bdcc:	68a3      	ldr	r3, [r4, #8]
 800bdce:	6822      	ldr	r2, [r4, #0]
 800bdd0:	1b5b      	subs	r3, r3, r5
 800bdd2:	442a      	add	r2, r5
 800bdd4:	60a3      	str	r3, [r4, #8]
 800bdd6:	6022      	str	r2, [r4, #0]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d1cf      	bne.n	800bd7c <__sfvwrite_r+0x1bc>
 800bddc:	4621      	mov	r1, r4
 800bdde:	4630      	mov	r0, r6
 800bde0:	f7ff fd32 	bl	800b848 <_fflush_r>
 800bde4:	2800      	cmp	r0, #0
 800bde6:	d0c9      	beq.n	800bd7c <__sfvwrite_r+0x1bc>
 800bde8:	e79c      	b.n	800bd24 <__sfvwrite_r+0x164>
 800bdea:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800bdee:	459a      	cmp	sl, r3
 800bdf0:	bf38      	it	cc
 800bdf2:	4653      	movcc	r3, sl
 800bdf4:	fb93 f3f1 	sdiv	r3, r3, r1
 800bdf8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800bdfa:	434b      	muls	r3, r1
 800bdfc:	464a      	mov	r2, r9
 800bdfe:	4630      	mov	r0, r6
 800be00:	69e1      	ldr	r1, [r4, #28]
 800be02:	47a8      	blx	r5
 800be04:	1e05      	subs	r5, r0, #0
 800be06:	dcb9      	bgt.n	800bd7c <__sfvwrite_r+0x1bc>
 800be08:	e78c      	b.n	800bd24 <__sfvwrite_r+0x164>
 800be0a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800be0e:	2000      	movs	r0, #0
 800be10:	3708      	adds	r7, #8
 800be12:	e6f3      	b.n	800bbfc <__sfvwrite_r+0x3c>
 800be14:	f10b 0901 	add.w	r9, fp, #1
 800be18:	e700      	b.n	800bc1c <__sfvwrite_r+0x5c>
 800be1a:	4293      	cmp	r3, r2
 800be1c:	dc08      	bgt.n	800be30 <__sfvwrite_r+0x270>
 800be1e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800be20:	4652      	mov	r2, sl
 800be22:	4630      	mov	r0, r6
 800be24:	69e1      	ldr	r1, [r4, #28]
 800be26:	47a8      	blx	r5
 800be28:	1e05      	subs	r5, r0, #0
 800be2a:	f73f af13 	bgt.w	800bc54 <__sfvwrite_r+0x94>
 800be2e:	e779      	b.n	800bd24 <__sfvwrite_r+0x164>
 800be30:	4651      	mov	r1, sl
 800be32:	9201      	str	r2, [sp, #4]
 800be34:	f000 f8be 	bl	800bfb4 <memmove>
 800be38:	9a01      	ldr	r2, [sp, #4]
 800be3a:	68a3      	ldr	r3, [r4, #8]
 800be3c:	4615      	mov	r5, r2
 800be3e:	1a9b      	subs	r3, r3, r2
 800be40:	60a3      	str	r3, [r4, #8]
 800be42:	6823      	ldr	r3, [r4, #0]
 800be44:	4413      	add	r3, r2
 800be46:	6023      	str	r3, [r4, #0]
 800be48:	e704      	b.n	800bc54 <__sfvwrite_r+0x94>
 800be4a:	2001      	movs	r0, #1
 800be4c:	e70c      	b.n	800bc68 <__sfvwrite_r+0xa8>
 800be4e:	bf00      	nop
 800be50:	7ffffc00 	.word	0x7ffffc00

0800be54 <_fwalk_reent>:
 800be54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be58:	4606      	mov	r6, r0
 800be5a:	4688      	mov	r8, r1
 800be5c:	2700      	movs	r7, #0
 800be5e:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800be62:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800be66:	f1b9 0901 	subs.w	r9, r9, #1
 800be6a:	d505      	bpl.n	800be78 <_fwalk_reent+0x24>
 800be6c:	6824      	ldr	r4, [r4, #0]
 800be6e:	2c00      	cmp	r4, #0
 800be70:	d1f7      	bne.n	800be62 <_fwalk_reent+0xe>
 800be72:	4638      	mov	r0, r7
 800be74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be78:	89ab      	ldrh	r3, [r5, #12]
 800be7a:	2b01      	cmp	r3, #1
 800be7c:	d907      	bls.n	800be8e <_fwalk_reent+0x3a>
 800be7e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800be82:	3301      	adds	r3, #1
 800be84:	d003      	beq.n	800be8e <_fwalk_reent+0x3a>
 800be86:	4629      	mov	r1, r5
 800be88:	4630      	mov	r0, r6
 800be8a:	47c0      	blx	r8
 800be8c:	4307      	orrs	r7, r0
 800be8e:	3568      	adds	r5, #104	; 0x68
 800be90:	e7e9      	b.n	800be66 <_fwalk_reent+0x12>
	...

0800be94 <_localeconv_r>:
 800be94:	4800      	ldr	r0, [pc, #0]	; (800be98 <_localeconv_r+0x4>)
 800be96:	4770      	bx	lr
 800be98:	20000964 	.word	0x20000964

0800be9c <__retarget_lock_init_recursive>:
 800be9c:	4770      	bx	lr

0800be9e <__retarget_lock_close_recursive>:
 800be9e:	4770      	bx	lr

0800bea0 <__retarget_lock_acquire_recursive>:
 800bea0:	4770      	bx	lr

0800bea2 <__retarget_lock_release_recursive>:
 800bea2:	4770      	bx	lr

0800bea4 <__swhatbuf_r>:
 800bea4:	b570      	push	{r4, r5, r6, lr}
 800bea6:	460e      	mov	r6, r1
 800bea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800beac:	4614      	mov	r4, r2
 800beae:	2900      	cmp	r1, #0
 800beb0:	461d      	mov	r5, r3
 800beb2:	b096      	sub	sp, #88	; 0x58
 800beb4:	da09      	bge.n	800beca <__swhatbuf_r+0x26>
 800beb6:	2200      	movs	r2, #0
 800beb8:	89b3      	ldrh	r3, [r6, #12]
 800beba:	602a      	str	r2, [r5, #0]
 800bebc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800bec0:	d116      	bne.n	800bef0 <__swhatbuf_r+0x4c>
 800bec2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bec6:	6023      	str	r3, [r4, #0]
 800bec8:	e015      	b.n	800bef6 <__swhatbuf_r+0x52>
 800beca:	466a      	mov	r2, sp
 800becc:	f001 fd2e 	bl	800d92c <_fstat_r>
 800bed0:	2800      	cmp	r0, #0
 800bed2:	dbf0      	blt.n	800beb6 <__swhatbuf_r+0x12>
 800bed4:	9a01      	ldr	r2, [sp, #4]
 800bed6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800beda:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bede:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bee2:	425a      	negs	r2, r3
 800bee4:	415a      	adcs	r2, r3
 800bee6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800beea:	602a      	str	r2, [r5, #0]
 800beec:	6023      	str	r3, [r4, #0]
 800beee:	e002      	b.n	800bef6 <__swhatbuf_r+0x52>
 800bef0:	2340      	movs	r3, #64	; 0x40
 800bef2:	4610      	mov	r0, r2
 800bef4:	6023      	str	r3, [r4, #0]
 800bef6:	b016      	add	sp, #88	; 0x58
 800bef8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800befc <__smakebuf_r>:
 800befc:	898b      	ldrh	r3, [r1, #12]
 800befe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bf00:	079d      	lsls	r5, r3, #30
 800bf02:	4606      	mov	r6, r0
 800bf04:	460c      	mov	r4, r1
 800bf06:	d507      	bpl.n	800bf18 <__smakebuf_r+0x1c>
 800bf08:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800bf0c:	6023      	str	r3, [r4, #0]
 800bf0e:	6123      	str	r3, [r4, #16]
 800bf10:	2301      	movs	r3, #1
 800bf12:	6163      	str	r3, [r4, #20]
 800bf14:	b002      	add	sp, #8
 800bf16:	bd70      	pop	{r4, r5, r6, pc}
 800bf18:	466a      	mov	r2, sp
 800bf1a:	ab01      	add	r3, sp, #4
 800bf1c:	f7ff ffc2 	bl	800bea4 <__swhatbuf_r>
 800bf20:	9900      	ldr	r1, [sp, #0]
 800bf22:	4605      	mov	r5, r0
 800bf24:	4630      	mov	r0, r6
 800bf26:	f7fb fdaf 	bl	8007a88 <_malloc_r>
 800bf2a:	b948      	cbnz	r0, 800bf40 <__smakebuf_r+0x44>
 800bf2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf30:	059a      	lsls	r2, r3, #22
 800bf32:	d4ef      	bmi.n	800bf14 <__smakebuf_r+0x18>
 800bf34:	f023 0303 	bic.w	r3, r3, #3
 800bf38:	f043 0302 	orr.w	r3, r3, #2
 800bf3c:	81a3      	strh	r3, [r4, #12]
 800bf3e:	e7e3      	b.n	800bf08 <__smakebuf_r+0xc>
 800bf40:	4b0d      	ldr	r3, [pc, #52]	; (800bf78 <__smakebuf_r+0x7c>)
 800bf42:	63f3      	str	r3, [r6, #60]	; 0x3c
 800bf44:	89a3      	ldrh	r3, [r4, #12]
 800bf46:	6020      	str	r0, [r4, #0]
 800bf48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf4c:	81a3      	strh	r3, [r4, #12]
 800bf4e:	9b00      	ldr	r3, [sp, #0]
 800bf50:	6120      	str	r0, [r4, #16]
 800bf52:	6163      	str	r3, [r4, #20]
 800bf54:	9b01      	ldr	r3, [sp, #4]
 800bf56:	b15b      	cbz	r3, 800bf70 <__smakebuf_r+0x74>
 800bf58:	4630      	mov	r0, r6
 800bf5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf5e:	f001 fcf7 	bl	800d950 <_isatty_r>
 800bf62:	b128      	cbz	r0, 800bf70 <__smakebuf_r+0x74>
 800bf64:	89a3      	ldrh	r3, [r4, #12]
 800bf66:	f023 0303 	bic.w	r3, r3, #3
 800bf6a:	f043 0301 	orr.w	r3, r3, #1
 800bf6e:	81a3      	strh	r3, [r4, #12]
 800bf70:	89a0      	ldrh	r0, [r4, #12]
 800bf72:	4305      	orrs	r5, r0
 800bf74:	81a5      	strh	r5, [r4, #12]
 800bf76:	e7cd      	b.n	800bf14 <__smakebuf_r+0x18>
 800bf78:	0800b8e5 	.word	0x0800b8e5

0800bf7c <memchr>:
 800bf7c:	4603      	mov	r3, r0
 800bf7e:	b510      	push	{r4, lr}
 800bf80:	b2c9      	uxtb	r1, r1
 800bf82:	4402      	add	r2, r0
 800bf84:	4293      	cmp	r3, r2
 800bf86:	4618      	mov	r0, r3
 800bf88:	d101      	bne.n	800bf8e <memchr+0x12>
 800bf8a:	2000      	movs	r0, #0
 800bf8c:	e003      	b.n	800bf96 <memchr+0x1a>
 800bf8e:	7804      	ldrb	r4, [r0, #0]
 800bf90:	3301      	adds	r3, #1
 800bf92:	428c      	cmp	r4, r1
 800bf94:	d1f6      	bne.n	800bf84 <memchr+0x8>
 800bf96:	bd10      	pop	{r4, pc}

0800bf98 <memcpy>:
 800bf98:	440a      	add	r2, r1
 800bf9a:	4291      	cmp	r1, r2
 800bf9c:	f100 33ff 	add.w	r3, r0, #4294967295
 800bfa0:	d100      	bne.n	800bfa4 <memcpy+0xc>
 800bfa2:	4770      	bx	lr
 800bfa4:	b510      	push	{r4, lr}
 800bfa6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bfaa:	4291      	cmp	r1, r2
 800bfac:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bfb0:	d1f9      	bne.n	800bfa6 <memcpy+0xe>
 800bfb2:	bd10      	pop	{r4, pc}

0800bfb4 <memmove>:
 800bfb4:	4288      	cmp	r0, r1
 800bfb6:	b510      	push	{r4, lr}
 800bfb8:	eb01 0402 	add.w	r4, r1, r2
 800bfbc:	d902      	bls.n	800bfc4 <memmove+0x10>
 800bfbe:	4284      	cmp	r4, r0
 800bfc0:	4623      	mov	r3, r4
 800bfc2:	d807      	bhi.n	800bfd4 <memmove+0x20>
 800bfc4:	1e43      	subs	r3, r0, #1
 800bfc6:	42a1      	cmp	r1, r4
 800bfc8:	d008      	beq.n	800bfdc <memmove+0x28>
 800bfca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bfce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bfd2:	e7f8      	b.n	800bfc6 <memmove+0x12>
 800bfd4:	4601      	mov	r1, r0
 800bfd6:	4402      	add	r2, r0
 800bfd8:	428a      	cmp	r2, r1
 800bfda:	d100      	bne.n	800bfde <memmove+0x2a>
 800bfdc:	bd10      	pop	{r4, pc}
 800bfde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bfe2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bfe6:	e7f7      	b.n	800bfd8 <memmove+0x24>

0800bfe8 <_Balloc>:
 800bfe8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800bfea:	b570      	push	{r4, r5, r6, lr}
 800bfec:	4605      	mov	r5, r0
 800bfee:	460c      	mov	r4, r1
 800bff0:	b17b      	cbz	r3, 800c012 <_Balloc+0x2a>
 800bff2:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800bff4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800bff8:	b9a0      	cbnz	r0, 800c024 <_Balloc+0x3c>
 800bffa:	2101      	movs	r1, #1
 800bffc:	fa01 f604 	lsl.w	r6, r1, r4
 800c000:	1d72      	adds	r2, r6, #5
 800c002:	4628      	mov	r0, r5
 800c004:	0092      	lsls	r2, r2, #2
 800c006:	f001 fb7f 	bl	800d708 <_calloc_r>
 800c00a:	b148      	cbz	r0, 800c020 <_Balloc+0x38>
 800c00c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800c010:	e00b      	b.n	800c02a <_Balloc+0x42>
 800c012:	2221      	movs	r2, #33	; 0x21
 800c014:	2104      	movs	r1, #4
 800c016:	f001 fb77 	bl	800d708 <_calloc_r>
 800c01a:	64e8      	str	r0, [r5, #76]	; 0x4c
 800c01c:	2800      	cmp	r0, #0
 800c01e:	d1e8      	bne.n	800bff2 <_Balloc+0xa>
 800c020:	2000      	movs	r0, #0
 800c022:	bd70      	pop	{r4, r5, r6, pc}
 800c024:	6802      	ldr	r2, [r0, #0]
 800c026:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800c02a:	2300      	movs	r3, #0
 800c02c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c030:	e7f7      	b.n	800c022 <_Balloc+0x3a>

0800c032 <_Bfree>:
 800c032:	b131      	cbz	r1, 800c042 <_Bfree+0x10>
 800c034:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800c036:	684a      	ldr	r2, [r1, #4]
 800c038:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c03c:	6008      	str	r0, [r1, #0]
 800c03e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800c042:	4770      	bx	lr

0800c044 <__multadd>:
 800c044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c048:	4698      	mov	r8, r3
 800c04a:	460c      	mov	r4, r1
 800c04c:	2300      	movs	r3, #0
 800c04e:	690e      	ldr	r6, [r1, #16]
 800c050:	4607      	mov	r7, r0
 800c052:	f101 0014 	add.w	r0, r1, #20
 800c056:	6805      	ldr	r5, [r0, #0]
 800c058:	3301      	adds	r3, #1
 800c05a:	b2a9      	uxth	r1, r5
 800c05c:	fb02 8101 	mla	r1, r2, r1, r8
 800c060:	0c2d      	lsrs	r5, r5, #16
 800c062:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800c066:	fb02 c505 	mla	r5, r2, r5, ip
 800c06a:	b289      	uxth	r1, r1
 800c06c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800c070:	429e      	cmp	r6, r3
 800c072:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800c076:	f840 1b04 	str.w	r1, [r0], #4
 800c07a:	dcec      	bgt.n	800c056 <__multadd+0x12>
 800c07c:	f1b8 0f00 	cmp.w	r8, #0
 800c080:	d022      	beq.n	800c0c8 <__multadd+0x84>
 800c082:	68a3      	ldr	r3, [r4, #8]
 800c084:	42b3      	cmp	r3, r6
 800c086:	dc19      	bgt.n	800c0bc <__multadd+0x78>
 800c088:	6861      	ldr	r1, [r4, #4]
 800c08a:	4638      	mov	r0, r7
 800c08c:	3101      	adds	r1, #1
 800c08e:	f7ff ffab 	bl	800bfe8 <_Balloc>
 800c092:	4605      	mov	r5, r0
 800c094:	b928      	cbnz	r0, 800c0a2 <__multadd+0x5e>
 800c096:	4602      	mov	r2, r0
 800c098:	21b5      	movs	r1, #181	; 0xb5
 800c09a:	4b0d      	ldr	r3, [pc, #52]	; (800c0d0 <__multadd+0x8c>)
 800c09c:	480d      	ldr	r0, [pc, #52]	; (800c0d4 <__multadd+0x90>)
 800c09e:	f001 fb15 	bl	800d6cc <__assert_func>
 800c0a2:	6922      	ldr	r2, [r4, #16]
 800c0a4:	f104 010c 	add.w	r1, r4, #12
 800c0a8:	3202      	adds	r2, #2
 800c0aa:	0092      	lsls	r2, r2, #2
 800c0ac:	300c      	adds	r0, #12
 800c0ae:	f7ff ff73 	bl	800bf98 <memcpy>
 800c0b2:	4621      	mov	r1, r4
 800c0b4:	4638      	mov	r0, r7
 800c0b6:	f7ff ffbc 	bl	800c032 <_Bfree>
 800c0ba:	462c      	mov	r4, r5
 800c0bc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800c0c0:	3601      	adds	r6, #1
 800c0c2:	f8c3 8014 	str.w	r8, [r3, #20]
 800c0c6:	6126      	str	r6, [r4, #16]
 800c0c8:	4620      	mov	r0, r4
 800c0ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0ce:	bf00      	nop
 800c0d0:	08016955 	.word	0x08016955
 800c0d4:	080169c5 	.word	0x080169c5

0800c0d8 <__hi0bits>:
 800c0d8:	0c02      	lsrs	r2, r0, #16
 800c0da:	0412      	lsls	r2, r2, #16
 800c0dc:	4603      	mov	r3, r0
 800c0de:	b9ca      	cbnz	r2, 800c114 <__hi0bits+0x3c>
 800c0e0:	0403      	lsls	r3, r0, #16
 800c0e2:	2010      	movs	r0, #16
 800c0e4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c0e8:	bf04      	itt	eq
 800c0ea:	021b      	lsleq	r3, r3, #8
 800c0ec:	3008      	addeq	r0, #8
 800c0ee:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c0f2:	bf04      	itt	eq
 800c0f4:	011b      	lsleq	r3, r3, #4
 800c0f6:	3004      	addeq	r0, #4
 800c0f8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c0fc:	bf04      	itt	eq
 800c0fe:	009b      	lsleq	r3, r3, #2
 800c100:	3002      	addeq	r0, #2
 800c102:	2b00      	cmp	r3, #0
 800c104:	db05      	blt.n	800c112 <__hi0bits+0x3a>
 800c106:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800c10a:	f100 0001 	add.w	r0, r0, #1
 800c10e:	bf08      	it	eq
 800c110:	2020      	moveq	r0, #32
 800c112:	4770      	bx	lr
 800c114:	2000      	movs	r0, #0
 800c116:	e7e5      	b.n	800c0e4 <__hi0bits+0xc>

0800c118 <__lo0bits>:
 800c118:	6803      	ldr	r3, [r0, #0]
 800c11a:	4602      	mov	r2, r0
 800c11c:	f013 0007 	ands.w	r0, r3, #7
 800c120:	d00b      	beq.n	800c13a <__lo0bits+0x22>
 800c122:	07d9      	lsls	r1, r3, #31
 800c124:	d422      	bmi.n	800c16c <__lo0bits+0x54>
 800c126:	0798      	lsls	r0, r3, #30
 800c128:	bf49      	itett	mi
 800c12a:	085b      	lsrmi	r3, r3, #1
 800c12c:	089b      	lsrpl	r3, r3, #2
 800c12e:	2001      	movmi	r0, #1
 800c130:	6013      	strmi	r3, [r2, #0]
 800c132:	bf5c      	itt	pl
 800c134:	2002      	movpl	r0, #2
 800c136:	6013      	strpl	r3, [r2, #0]
 800c138:	4770      	bx	lr
 800c13a:	b299      	uxth	r1, r3
 800c13c:	b909      	cbnz	r1, 800c142 <__lo0bits+0x2a>
 800c13e:	2010      	movs	r0, #16
 800c140:	0c1b      	lsrs	r3, r3, #16
 800c142:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c146:	bf04      	itt	eq
 800c148:	0a1b      	lsreq	r3, r3, #8
 800c14a:	3008      	addeq	r0, #8
 800c14c:	0719      	lsls	r1, r3, #28
 800c14e:	bf04      	itt	eq
 800c150:	091b      	lsreq	r3, r3, #4
 800c152:	3004      	addeq	r0, #4
 800c154:	0799      	lsls	r1, r3, #30
 800c156:	bf04      	itt	eq
 800c158:	089b      	lsreq	r3, r3, #2
 800c15a:	3002      	addeq	r0, #2
 800c15c:	07d9      	lsls	r1, r3, #31
 800c15e:	d403      	bmi.n	800c168 <__lo0bits+0x50>
 800c160:	085b      	lsrs	r3, r3, #1
 800c162:	f100 0001 	add.w	r0, r0, #1
 800c166:	d003      	beq.n	800c170 <__lo0bits+0x58>
 800c168:	6013      	str	r3, [r2, #0]
 800c16a:	4770      	bx	lr
 800c16c:	2000      	movs	r0, #0
 800c16e:	4770      	bx	lr
 800c170:	2020      	movs	r0, #32
 800c172:	4770      	bx	lr

0800c174 <__i2b>:
 800c174:	b510      	push	{r4, lr}
 800c176:	460c      	mov	r4, r1
 800c178:	2101      	movs	r1, #1
 800c17a:	f7ff ff35 	bl	800bfe8 <_Balloc>
 800c17e:	4602      	mov	r2, r0
 800c180:	b928      	cbnz	r0, 800c18e <__i2b+0x1a>
 800c182:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c186:	4b04      	ldr	r3, [pc, #16]	; (800c198 <__i2b+0x24>)
 800c188:	4804      	ldr	r0, [pc, #16]	; (800c19c <__i2b+0x28>)
 800c18a:	f001 fa9f 	bl	800d6cc <__assert_func>
 800c18e:	2301      	movs	r3, #1
 800c190:	6144      	str	r4, [r0, #20]
 800c192:	6103      	str	r3, [r0, #16]
 800c194:	bd10      	pop	{r4, pc}
 800c196:	bf00      	nop
 800c198:	08016955 	.word	0x08016955
 800c19c:	080169c5 	.word	0x080169c5

0800c1a0 <__multiply>:
 800c1a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1a4:	4614      	mov	r4, r2
 800c1a6:	690a      	ldr	r2, [r1, #16]
 800c1a8:	6923      	ldr	r3, [r4, #16]
 800c1aa:	460d      	mov	r5, r1
 800c1ac:	429a      	cmp	r2, r3
 800c1ae:	bfbe      	ittt	lt
 800c1b0:	460b      	movlt	r3, r1
 800c1b2:	4625      	movlt	r5, r4
 800c1b4:	461c      	movlt	r4, r3
 800c1b6:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800c1ba:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c1be:	68ab      	ldr	r3, [r5, #8]
 800c1c0:	6869      	ldr	r1, [r5, #4]
 800c1c2:	eb0a 0709 	add.w	r7, sl, r9
 800c1c6:	42bb      	cmp	r3, r7
 800c1c8:	b085      	sub	sp, #20
 800c1ca:	bfb8      	it	lt
 800c1cc:	3101      	addlt	r1, #1
 800c1ce:	f7ff ff0b 	bl	800bfe8 <_Balloc>
 800c1d2:	b930      	cbnz	r0, 800c1e2 <__multiply+0x42>
 800c1d4:	4602      	mov	r2, r0
 800c1d6:	f240 115d 	movw	r1, #349	; 0x15d
 800c1da:	4b41      	ldr	r3, [pc, #260]	; (800c2e0 <__multiply+0x140>)
 800c1dc:	4841      	ldr	r0, [pc, #260]	; (800c2e4 <__multiply+0x144>)
 800c1de:	f001 fa75 	bl	800d6cc <__assert_func>
 800c1e2:	f100 0614 	add.w	r6, r0, #20
 800c1e6:	4633      	mov	r3, r6
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800c1ee:	4543      	cmp	r3, r8
 800c1f0:	d31e      	bcc.n	800c230 <__multiply+0x90>
 800c1f2:	f105 0c14 	add.w	ip, r5, #20
 800c1f6:	f104 0314 	add.w	r3, r4, #20
 800c1fa:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800c1fe:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800c202:	9202      	str	r2, [sp, #8]
 800c204:	ebac 0205 	sub.w	r2, ip, r5
 800c208:	3a15      	subs	r2, #21
 800c20a:	f022 0203 	bic.w	r2, r2, #3
 800c20e:	3204      	adds	r2, #4
 800c210:	f105 0115 	add.w	r1, r5, #21
 800c214:	458c      	cmp	ip, r1
 800c216:	bf38      	it	cc
 800c218:	2204      	movcc	r2, #4
 800c21a:	9201      	str	r2, [sp, #4]
 800c21c:	9a02      	ldr	r2, [sp, #8]
 800c21e:	9303      	str	r3, [sp, #12]
 800c220:	429a      	cmp	r2, r3
 800c222:	d808      	bhi.n	800c236 <__multiply+0x96>
 800c224:	2f00      	cmp	r7, #0
 800c226:	dc55      	bgt.n	800c2d4 <__multiply+0x134>
 800c228:	6107      	str	r7, [r0, #16]
 800c22a:	b005      	add	sp, #20
 800c22c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c230:	f843 2b04 	str.w	r2, [r3], #4
 800c234:	e7db      	b.n	800c1ee <__multiply+0x4e>
 800c236:	f8b3 a000 	ldrh.w	sl, [r3]
 800c23a:	f1ba 0f00 	cmp.w	sl, #0
 800c23e:	d020      	beq.n	800c282 <__multiply+0xe2>
 800c240:	46b1      	mov	r9, r6
 800c242:	2200      	movs	r2, #0
 800c244:	f105 0e14 	add.w	lr, r5, #20
 800c248:	f85e 4b04 	ldr.w	r4, [lr], #4
 800c24c:	f8d9 b000 	ldr.w	fp, [r9]
 800c250:	b2a1      	uxth	r1, r4
 800c252:	fa1f fb8b 	uxth.w	fp, fp
 800c256:	fb0a b101 	mla	r1, sl, r1, fp
 800c25a:	4411      	add	r1, r2
 800c25c:	f8d9 2000 	ldr.w	r2, [r9]
 800c260:	0c24      	lsrs	r4, r4, #16
 800c262:	0c12      	lsrs	r2, r2, #16
 800c264:	fb0a 2404 	mla	r4, sl, r4, r2
 800c268:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800c26c:	b289      	uxth	r1, r1
 800c26e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c272:	45f4      	cmp	ip, lr
 800c274:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800c278:	f849 1b04 	str.w	r1, [r9], #4
 800c27c:	d8e4      	bhi.n	800c248 <__multiply+0xa8>
 800c27e:	9901      	ldr	r1, [sp, #4]
 800c280:	5072      	str	r2, [r6, r1]
 800c282:	9a03      	ldr	r2, [sp, #12]
 800c284:	3304      	adds	r3, #4
 800c286:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c28a:	f1b9 0f00 	cmp.w	r9, #0
 800c28e:	d01f      	beq.n	800c2d0 <__multiply+0x130>
 800c290:	46b6      	mov	lr, r6
 800c292:	f04f 0a00 	mov.w	sl, #0
 800c296:	6834      	ldr	r4, [r6, #0]
 800c298:	f105 0114 	add.w	r1, r5, #20
 800c29c:	880a      	ldrh	r2, [r1, #0]
 800c29e:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c2a2:	b2a4      	uxth	r4, r4
 800c2a4:	fb09 b202 	mla	r2, r9, r2, fp
 800c2a8:	4492      	add	sl, r2
 800c2aa:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800c2ae:	f84e 4b04 	str.w	r4, [lr], #4
 800c2b2:	f851 4b04 	ldr.w	r4, [r1], #4
 800c2b6:	f8be 2000 	ldrh.w	r2, [lr]
 800c2ba:	0c24      	lsrs	r4, r4, #16
 800c2bc:	fb09 2404 	mla	r4, r9, r4, r2
 800c2c0:	458c      	cmp	ip, r1
 800c2c2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800c2c6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c2ca:	d8e7      	bhi.n	800c29c <__multiply+0xfc>
 800c2cc:	9a01      	ldr	r2, [sp, #4]
 800c2ce:	50b4      	str	r4, [r6, r2]
 800c2d0:	3604      	adds	r6, #4
 800c2d2:	e7a3      	b.n	800c21c <__multiply+0x7c>
 800c2d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d1a5      	bne.n	800c228 <__multiply+0x88>
 800c2dc:	3f01      	subs	r7, #1
 800c2de:	e7a1      	b.n	800c224 <__multiply+0x84>
 800c2e0:	08016955 	.word	0x08016955
 800c2e4:	080169c5 	.word	0x080169c5

0800c2e8 <__pow5mult>:
 800c2e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2ec:	4615      	mov	r5, r2
 800c2ee:	f012 0203 	ands.w	r2, r2, #3
 800c2f2:	4606      	mov	r6, r0
 800c2f4:	460f      	mov	r7, r1
 800c2f6:	d007      	beq.n	800c308 <__pow5mult+0x20>
 800c2f8:	4c1a      	ldr	r4, [pc, #104]	; (800c364 <__pow5mult+0x7c>)
 800c2fa:	3a01      	subs	r2, #1
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c302:	f7ff fe9f 	bl	800c044 <__multadd>
 800c306:	4607      	mov	r7, r0
 800c308:	10ad      	asrs	r5, r5, #2
 800c30a:	d027      	beq.n	800c35c <__pow5mult+0x74>
 800c30c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800c30e:	b944      	cbnz	r4, 800c322 <__pow5mult+0x3a>
 800c310:	f240 2171 	movw	r1, #625	; 0x271
 800c314:	4630      	mov	r0, r6
 800c316:	f7ff ff2d 	bl	800c174 <__i2b>
 800c31a:	2300      	movs	r3, #0
 800c31c:	4604      	mov	r4, r0
 800c31e:	64b0      	str	r0, [r6, #72]	; 0x48
 800c320:	6003      	str	r3, [r0, #0]
 800c322:	f04f 0900 	mov.w	r9, #0
 800c326:	07eb      	lsls	r3, r5, #31
 800c328:	d50a      	bpl.n	800c340 <__pow5mult+0x58>
 800c32a:	4639      	mov	r1, r7
 800c32c:	4622      	mov	r2, r4
 800c32e:	4630      	mov	r0, r6
 800c330:	f7ff ff36 	bl	800c1a0 <__multiply>
 800c334:	4680      	mov	r8, r0
 800c336:	4639      	mov	r1, r7
 800c338:	4630      	mov	r0, r6
 800c33a:	f7ff fe7a 	bl	800c032 <_Bfree>
 800c33e:	4647      	mov	r7, r8
 800c340:	106d      	asrs	r5, r5, #1
 800c342:	d00b      	beq.n	800c35c <__pow5mult+0x74>
 800c344:	6820      	ldr	r0, [r4, #0]
 800c346:	b938      	cbnz	r0, 800c358 <__pow5mult+0x70>
 800c348:	4622      	mov	r2, r4
 800c34a:	4621      	mov	r1, r4
 800c34c:	4630      	mov	r0, r6
 800c34e:	f7ff ff27 	bl	800c1a0 <__multiply>
 800c352:	6020      	str	r0, [r4, #0]
 800c354:	f8c0 9000 	str.w	r9, [r0]
 800c358:	4604      	mov	r4, r0
 800c35a:	e7e4      	b.n	800c326 <__pow5mult+0x3e>
 800c35c:	4638      	mov	r0, r7
 800c35e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c362:	bf00      	nop
 800c364:	08016b18 	.word	0x08016b18

0800c368 <__lshift>:
 800c368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c36c:	460c      	mov	r4, r1
 800c36e:	4607      	mov	r7, r0
 800c370:	4691      	mov	r9, r2
 800c372:	6923      	ldr	r3, [r4, #16]
 800c374:	6849      	ldr	r1, [r1, #4]
 800c376:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c37a:	68a3      	ldr	r3, [r4, #8]
 800c37c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c380:	f108 0601 	add.w	r6, r8, #1
 800c384:	42b3      	cmp	r3, r6
 800c386:	db0b      	blt.n	800c3a0 <__lshift+0x38>
 800c388:	4638      	mov	r0, r7
 800c38a:	f7ff fe2d 	bl	800bfe8 <_Balloc>
 800c38e:	4605      	mov	r5, r0
 800c390:	b948      	cbnz	r0, 800c3a6 <__lshift+0x3e>
 800c392:	4602      	mov	r2, r0
 800c394:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c398:	4b27      	ldr	r3, [pc, #156]	; (800c438 <__lshift+0xd0>)
 800c39a:	4828      	ldr	r0, [pc, #160]	; (800c43c <__lshift+0xd4>)
 800c39c:	f001 f996 	bl	800d6cc <__assert_func>
 800c3a0:	3101      	adds	r1, #1
 800c3a2:	005b      	lsls	r3, r3, #1
 800c3a4:	e7ee      	b.n	800c384 <__lshift+0x1c>
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	f100 0114 	add.w	r1, r0, #20
 800c3ac:	f100 0210 	add.w	r2, r0, #16
 800c3b0:	4618      	mov	r0, r3
 800c3b2:	4553      	cmp	r3, sl
 800c3b4:	db33      	blt.n	800c41e <__lshift+0xb6>
 800c3b6:	6920      	ldr	r0, [r4, #16]
 800c3b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c3bc:	f104 0314 	add.w	r3, r4, #20
 800c3c0:	f019 091f 	ands.w	r9, r9, #31
 800c3c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c3c8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c3cc:	d02b      	beq.n	800c426 <__lshift+0xbe>
 800c3ce:	468a      	mov	sl, r1
 800c3d0:	2200      	movs	r2, #0
 800c3d2:	f1c9 0e20 	rsb	lr, r9, #32
 800c3d6:	6818      	ldr	r0, [r3, #0]
 800c3d8:	fa00 f009 	lsl.w	r0, r0, r9
 800c3dc:	4302      	orrs	r2, r0
 800c3de:	f84a 2b04 	str.w	r2, [sl], #4
 800c3e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3e6:	459c      	cmp	ip, r3
 800c3e8:	fa22 f20e 	lsr.w	r2, r2, lr
 800c3ec:	d8f3      	bhi.n	800c3d6 <__lshift+0x6e>
 800c3ee:	ebac 0304 	sub.w	r3, ip, r4
 800c3f2:	3b15      	subs	r3, #21
 800c3f4:	f023 0303 	bic.w	r3, r3, #3
 800c3f8:	3304      	adds	r3, #4
 800c3fa:	f104 0015 	add.w	r0, r4, #21
 800c3fe:	4584      	cmp	ip, r0
 800c400:	bf38      	it	cc
 800c402:	2304      	movcc	r3, #4
 800c404:	50ca      	str	r2, [r1, r3]
 800c406:	b10a      	cbz	r2, 800c40c <__lshift+0xa4>
 800c408:	f108 0602 	add.w	r6, r8, #2
 800c40c:	3e01      	subs	r6, #1
 800c40e:	4638      	mov	r0, r7
 800c410:	4621      	mov	r1, r4
 800c412:	612e      	str	r6, [r5, #16]
 800c414:	f7ff fe0d 	bl	800c032 <_Bfree>
 800c418:	4628      	mov	r0, r5
 800c41a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c41e:	f842 0f04 	str.w	r0, [r2, #4]!
 800c422:	3301      	adds	r3, #1
 800c424:	e7c5      	b.n	800c3b2 <__lshift+0x4a>
 800c426:	3904      	subs	r1, #4
 800c428:	f853 2b04 	ldr.w	r2, [r3], #4
 800c42c:	459c      	cmp	ip, r3
 800c42e:	f841 2f04 	str.w	r2, [r1, #4]!
 800c432:	d8f9      	bhi.n	800c428 <__lshift+0xc0>
 800c434:	e7ea      	b.n	800c40c <__lshift+0xa4>
 800c436:	bf00      	nop
 800c438:	08016955 	.word	0x08016955
 800c43c:	080169c5 	.word	0x080169c5

0800c440 <__mcmp>:
 800c440:	4603      	mov	r3, r0
 800c442:	690a      	ldr	r2, [r1, #16]
 800c444:	6900      	ldr	r0, [r0, #16]
 800c446:	b530      	push	{r4, r5, lr}
 800c448:	1a80      	subs	r0, r0, r2
 800c44a:	d10d      	bne.n	800c468 <__mcmp+0x28>
 800c44c:	3314      	adds	r3, #20
 800c44e:	3114      	adds	r1, #20
 800c450:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c454:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c458:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c45c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c460:	4295      	cmp	r5, r2
 800c462:	d002      	beq.n	800c46a <__mcmp+0x2a>
 800c464:	d304      	bcc.n	800c470 <__mcmp+0x30>
 800c466:	2001      	movs	r0, #1
 800c468:	bd30      	pop	{r4, r5, pc}
 800c46a:	42a3      	cmp	r3, r4
 800c46c:	d3f4      	bcc.n	800c458 <__mcmp+0x18>
 800c46e:	e7fb      	b.n	800c468 <__mcmp+0x28>
 800c470:	f04f 30ff 	mov.w	r0, #4294967295
 800c474:	e7f8      	b.n	800c468 <__mcmp+0x28>
	...

0800c478 <__mdiff>:
 800c478:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c47c:	460c      	mov	r4, r1
 800c47e:	4606      	mov	r6, r0
 800c480:	4611      	mov	r1, r2
 800c482:	4620      	mov	r0, r4
 800c484:	4692      	mov	sl, r2
 800c486:	f7ff ffdb 	bl	800c440 <__mcmp>
 800c48a:	1e05      	subs	r5, r0, #0
 800c48c:	d111      	bne.n	800c4b2 <__mdiff+0x3a>
 800c48e:	4629      	mov	r1, r5
 800c490:	4630      	mov	r0, r6
 800c492:	f7ff fda9 	bl	800bfe8 <_Balloc>
 800c496:	4602      	mov	r2, r0
 800c498:	b928      	cbnz	r0, 800c4a6 <__mdiff+0x2e>
 800c49a:	f240 2132 	movw	r1, #562	; 0x232
 800c49e:	4b3c      	ldr	r3, [pc, #240]	; (800c590 <__mdiff+0x118>)
 800c4a0:	483c      	ldr	r0, [pc, #240]	; (800c594 <__mdiff+0x11c>)
 800c4a2:	f001 f913 	bl	800d6cc <__assert_func>
 800c4a6:	2301      	movs	r3, #1
 800c4a8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c4ac:	4610      	mov	r0, r2
 800c4ae:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4b2:	bfa4      	itt	ge
 800c4b4:	4653      	movge	r3, sl
 800c4b6:	46a2      	movge	sl, r4
 800c4b8:	4630      	mov	r0, r6
 800c4ba:	f8da 1004 	ldr.w	r1, [sl, #4]
 800c4be:	bfa6      	itte	ge
 800c4c0:	461c      	movge	r4, r3
 800c4c2:	2500      	movge	r5, #0
 800c4c4:	2501      	movlt	r5, #1
 800c4c6:	f7ff fd8f 	bl	800bfe8 <_Balloc>
 800c4ca:	4602      	mov	r2, r0
 800c4cc:	b918      	cbnz	r0, 800c4d6 <__mdiff+0x5e>
 800c4ce:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c4d2:	4b2f      	ldr	r3, [pc, #188]	; (800c590 <__mdiff+0x118>)
 800c4d4:	e7e4      	b.n	800c4a0 <__mdiff+0x28>
 800c4d6:	f100 0814 	add.w	r8, r0, #20
 800c4da:	f8da 7010 	ldr.w	r7, [sl, #16]
 800c4de:	60c5      	str	r5, [r0, #12]
 800c4e0:	f04f 0c00 	mov.w	ip, #0
 800c4e4:	f10a 0514 	add.w	r5, sl, #20
 800c4e8:	f10a 0010 	add.w	r0, sl, #16
 800c4ec:	46c2      	mov	sl, r8
 800c4ee:	6926      	ldr	r6, [r4, #16]
 800c4f0:	f104 0914 	add.w	r9, r4, #20
 800c4f4:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800c4f8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c4fc:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800c500:	f859 3b04 	ldr.w	r3, [r9], #4
 800c504:	fa1f f18b 	uxth.w	r1, fp
 800c508:	4461      	add	r1, ip
 800c50a:	fa1f fc83 	uxth.w	ip, r3
 800c50e:	0c1b      	lsrs	r3, r3, #16
 800c510:	eba1 010c 	sub.w	r1, r1, ip
 800c514:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c518:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800c51c:	b289      	uxth	r1, r1
 800c51e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800c522:	454e      	cmp	r6, r9
 800c524:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800c528:	f84a 3b04 	str.w	r3, [sl], #4
 800c52c:	d8e6      	bhi.n	800c4fc <__mdiff+0x84>
 800c52e:	1b33      	subs	r3, r6, r4
 800c530:	3b15      	subs	r3, #21
 800c532:	f023 0303 	bic.w	r3, r3, #3
 800c536:	3415      	adds	r4, #21
 800c538:	3304      	adds	r3, #4
 800c53a:	42a6      	cmp	r6, r4
 800c53c:	bf38      	it	cc
 800c53e:	2304      	movcc	r3, #4
 800c540:	441d      	add	r5, r3
 800c542:	4443      	add	r3, r8
 800c544:	461e      	mov	r6, r3
 800c546:	462c      	mov	r4, r5
 800c548:	4574      	cmp	r4, lr
 800c54a:	d30e      	bcc.n	800c56a <__mdiff+0xf2>
 800c54c:	f10e 0103 	add.w	r1, lr, #3
 800c550:	1b49      	subs	r1, r1, r5
 800c552:	f021 0103 	bic.w	r1, r1, #3
 800c556:	3d03      	subs	r5, #3
 800c558:	45ae      	cmp	lr, r5
 800c55a:	bf38      	it	cc
 800c55c:	2100      	movcc	r1, #0
 800c55e:	4419      	add	r1, r3
 800c560:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800c564:	b18b      	cbz	r3, 800c58a <__mdiff+0x112>
 800c566:	6117      	str	r7, [r2, #16]
 800c568:	e7a0      	b.n	800c4ac <__mdiff+0x34>
 800c56a:	f854 8b04 	ldr.w	r8, [r4], #4
 800c56e:	fa1f f188 	uxth.w	r1, r8
 800c572:	4461      	add	r1, ip
 800c574:	1408      	asrs	r0, r1, #16
 800c576:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800c57a:	b289      	uxth	r1, r1
 800c57c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c580:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c584:	f846 1b04 	str.w	r1, [r6], #4
 800c588:	e7de      	b.n	800c548 <__mdiff+0xd0>
 800c58a:	3f01      	subs	r7, #1
 800c58c:	e7e8      	b.n	800c560 <__mdiff+0xe8>
 800c58e:	bf00      	nop
 800c590:	08016955 	.word	0x08016955
 800c594:	080169c5 	.word	0x080169c5

0800c598 <__d2b>:
 800c598:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800c59c:	2101      	movs	r1, #1
 800c59e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800c5a2:	4690      	mov	r8, r2
 800c5a4:	461d      	mov	r5, r3
 800c5a6:	f7ff fd1f 	bl	800bfe8 <_Balloc>
 800c5aa:	4604      	mov	r4, r0
 800c5ac:	b930      	cbnz	r0, 800c5bc <__d2b+0x24>
 800c5ae:	4602      	mov	r2, r0
 800c5b0:	f240 310a 	movw	r1, #778	; 0x30a
 800c5b4:	4b24      	ldr	r3, [pc, #144]	; (800c648 <__d2b+0xb0>)
 800c5b6:	4825      	ldr	r0, [pc, #148]	; (800c64c <__d2b+0xb4>)
 800c5b8:	f001 f888 	bl	800d6cc <__assert_func>
 800c5bc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800c5c0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800c5c4:	bb2d      	cbnz	r5, 800c612 <__d2b+0x7a>
 800c5c6:	9301      	str	r3, [sp, #4]
 800c5c8:	f1b8 0300 	subs.w	r3, r8, #0
 800c5cc:	d026      	beq.n	800c61c <__d2b+0x84>
 800c5ce:	4668      	mov	r0, sp
 800c5d0:	9300      	str	r3, [sp, #0]
 800c5d2:	f7ff fda1 	bl	800c118 <__lo0bits>
 800c5d6:	9900      	ldr	r1, [sp, #0]
 800c5d8:	b1f0      	cbz	r0, 800c618 <__d2b+0x80>
 800c5da:	9a01      	ldr	r2, [sp, #4]
 800c5dc:	f1c0 0320 	rsb	r3, r0, #32
 800c5e0:	fa02 f303 	lsl.w	r3, r2, r3
 800c5e4:	430b      	orrs	r3, r1
 800c5e6:	40c2      	lsrs	r2, r0
 800c5e8:	6163      	str	r3, [r4, #20]
 800c5ea:	9201      	str	r2, [sp, #4]
 800c5ec:	9b01      	ldr	r3, [sp, #4]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	bf14      	ite	ne
 800c5f2:	2102      	movne	r1, #2
 800c5f4:	2101      	moveq	r1, #1
 800c5f6:	61a3      	str	r3, [r4, #24]
 800c5f8:	6121      	str	r1, [r4, #16]
 800c5fa:	b1c5      	cbz	r5, 800c62e <__d2b+0x96>
 800c5fc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c600:	4405      	add	r5, r0
 800c602:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c606:	603d      	str	r5, [r7, #0]
 800c608:	6030      	str	r0, [r6, #0]
 800c60a:	4620      	mov	r0, r4
 800c60c:	b002      	add	sp, #8
 800c60e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c612:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c616:	e7d6      	b.n	800c5c6 <__d2b+0x2e>
 800c618:	6161      	str	r1, [r4, #20]
 800c61a:	e7e7      	b.n	800c5ec <__d2b+0x54>
 800c61c:	a801      	add	r0, sp, #4
 800c61e:	f7ff fd7b 	bl	800c118 <__lo0bits>
 800c622:	2101      	movs	r1, #1
 800c624:	9b01      	ldr	r3, [sp, #4]
 800c626:	6121      	str	r1, [r4, #16]
 800c628:	6163      	str	r3, [r4, #20]
 800c62a:	3020      	adds	r0, #32
 800c62c:	e7e5      	b.n	800c5fa <__d2b+0x62>
 800c62e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800c632:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c636:	6038      	str	r0, [r7, #0]
 800c638:	6918      	ldr	r0, [r3, #16]
 800c63a:	f7ff fd4d 	bl	800c0d8 <__hi0bits>
 800c63e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800c642:	6031      	str	r1, [r6, #0]
 800c644:	e7e1      	b.n	800c60a <__d2b+0x72>
 800c646:	bf00      	nop
 800c648:	08016955 	.word	0x08016955
 800c64c:	080169c5 	.word	0x080169c5

0800c650 <_realloc_r>:
 800c650:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c654:	460c      	mov	r4, r1
 800c656:	4681      	mov	r9, r0
 800c658:	4611      	mov	r1, r2
 800c65a:	b924      	cbnz	r4, 800c666 <_realloc_r+0x16>
 800c65c:	b003      	add	sp, #12
 800c65e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c662:	f7fb ba11 	b.w	8007a88 <_malloc_r>
 800c666:	9201      	str	r2, [sp, #4]
 800c668:	f7fb fc58 	bl	8007f1c <__malloc_lock>
 800c66c:	9901      	ldr	r1, [sp, #4]
 800c66e:	f101 080b 	add.w	r8, r1, #11
 800c672:	f1b8 0f16 	cmp.w	r8, #22
 800c676:	d90b      	bls.n	800c690 <_realloc_r+0x40>
 800c678:	f038 0807 	bics.w	r8, r8, #7
 800c67c:	d50a      	bpl.n	800c694 <_realloc_r+0x44>
 800c67e:	230c      	movs	r3, #12
 800c680:	f04f 0b00 	mov.w	fp, #0
 800c684:	f8c9 3000 	str.w	r3, [r9]
 800c688:	4658      	mov	r0, fp
 800c68a:	b003      	add	sp, #12
 800c68c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c690:	f04f 0810 	mov.w	r8, #16
 800c694:	4588      	cmp	r8, r1
 800c696:	d3f2      	bcc.n	800c67e <_realloc_r+0x2e>
 800c698:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800c69c:	f1a4 0a08 	sub.w	sl, r4, #8
 800c6a0:	f025 0603 	bic.w	r6, r5, #3
 800c6a4:	45b0      	cmp	r8, r6
 800c6a6:	f340 8173 	ble.w	800c990 <_realloc_r+0x340>
 800c6aa:	48aa      	ldr	r0, [pc, #680]	; (800c954 <_realloc_r+0x304>)
 800c6ac:	eb0a 0306 	add.w	r3, sl, r6
 800c6b0:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800c6b4:	685a      	ldr	r2, [r3, #4]
 800c6b6:	459c      	cmp	ip, r3
 800c6b8:	9001      	str	r0, [sp, #4]
 800c6ba:	d005      	beq.n	800c6c8 <_realloc_r+0x78>
 800c6bc:	f022 0001 	bic.w	r0, r2, #1
 800c6c0:	4418      	add	r0, r3
 800c6c2:	6840      	ldr	r0, [r0, #4]
 800c6c4:	07c7      	lsls	r7, r0, #31
 800c6c6:	d427      	bmi.n	800c718 <_realloc_r+0xc8>
 800c6c8:	f022 0203 	bic.w	r2, r2, #3
 800c6cc:	459c      	cmp	ip, r3
 800c6ce:	eb06 0702 	add.w	r7, r6, r2
 800c6d2:	d119      	bne.n	800c708 <_realloc_r+0xb8>
 800c6d4:	f108 0010 	add.w	r0, r8, #16
 800c6d8:	42b8      	cmp	r0, r7
 800c6da:	dc1f      	bgt.n	800c71c <_realloc_r+0xcc>
 800c6dc:	9a01      	ldr	r2, [sp, #4]
 800c6de:	eba7 0708 	sub.w	r7, r7, r8
 800c6e2:	eb0a 0308 	add.w	r3, sl, r8
 800c6e6:	f047 0701 	orr.w	r7, r7, #1
 800c6ea:	6093      	str	r3, [r2, #8]
 800c6ec:	605f      	str	r7, [r3, #4]
 800c6ee:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c6f2:	4648      	mov	r0, r9
 800c6f4:	f003 0301 	and.w	r3, r3, #1
 800c6f8:	ea43 0308 	orr.w	r3, r3, r8
 800c6fc:	f844 3c04 	str.w	r3, [r4, #-4]
 800c700:	f7fb fc12 	bl	8007f28 <__malloc_unlock>
 800c704:	46a3      	mov	fp, r4
 800c706:	e7bf      	b.n	800c688 <_realloc_r+0x38>
 800c708:	45b8      	cmp	r8, r7
 800c70a:	dc07      	bgt.n	800c71c <_realloc_r+0xcc>
 800c70c:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800c710:	60da      	str	r2, [r3, #12]
 800c712:	6093      	str	r3, [r2, #8]
 800c714:	4655      	mov	r5, sl
 800c716:	e080      	b.n	800c81a <_realloc_r+0x1ca>
 800c718:	2200      	movs	r2, #0
 800c71a:	4613      	mov	r3, r2
 800c71c:	07e8      	lsls	r0, r5, #31
 800c71e:	f100 80e8 	bmi.w	800c8f2 <_realloc_r+0x2a2>
 800c722:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800c726:	ebaa 0505 	sub.w	r5, sl, r5
 800c72a:	6868      	ldr	r0, [r5, #4]
 800c72c:	f020 0003 	bic.w	r0, r0, #3
 800c730:	eb00 0b06 	add.w	fp, r0, r6
 800c734:	2b00      	cmp	r3, #0
 800c736:	f000 80a7 	beq.w	800c888 <_realloc_r+0x238>
 800c73a:	459c      	cmp	ip, r3
 800c73c:	eb02 070b 	add.w	r7, r2, fp
 800c740:	d14b      	bne.n	800c7da <_realloc_r+0x18a>
 800c742:	f108 0310 	add.w	r3, r8, #16
 800c746:	42bb      	cmp	r3, r7
 800c748:	f300 809e 	bgt.w	800c888 <_realloc_r+0x238>
 800c74c:	46ab      	mov	fp, r5
 800c74e:	68eb      	ldr	r3, [r5, #12]
 800c750:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800c754:	60d3      	str	r3, [r2, #12]
 800c756:	609a      	str	r2, [r3, #8]
 800c758:	1f32      	subs	r2, r6, #4
 800c75a:	2a24      	cmp	r2, #36	; 0x24
 800c75c:	d838      	bhi.n	800c7d0 <_realloc_r+0x180>
 800c75e:	2a13      	cmp	r2, #19
 800c760:	d934      	bls.n	800c7cc <_realloc_r+0x17c>
 800c762:	6823      	ldr	r3, [r4, #0]
 800c764:	2a1b      	cmp	r2, #27
 800c766:	60ab      	str	r3, [r5, #8]
 800c768:	6863      	ldr	r3, [r4, #4]
 800c76a:	60eb      	str	r3, [r5, #12]
 800c76c:	d81b      	bhi.n	800c7a6 <_realloc_r+0x156>
 800c76e:	3408      	adds	r4, #8
 800c770:	f105 0310 	add.w	r3, r5, #16
 800c774:	6822      	ldr	r2, [r4, #0]
 800c776:	601a      	str	r2, [r3, #0]
 800c778:	6862      	ldr	r2, [r4, #4]
 800c77a:	605a      	str	r2, [r3, #4]
 800c77c:	68a2      	ldr	r2, [r4, #8]
 800c77e:	609a      	str	r2, [r3, #8]
 800c780:	9a01      	ldr	r2, [sp, #4]
 800c782:	eba7 0708 	sub.w	r7, r7, r8
 800c786:	eb05 0308 	add.w	r3, r5, r8
 800c78a:	f047 0701 	orr.w	r7, r7, #1
 800c78e:	6093      	str	r3, [r2, #8]
 800c790:	605f      	str	r7, [r3, #4]
 800c792:	686b      	ldr	r3, [r5, #4]
 800c794:	f003 0301 	and.w	r3, r3, #1
 800c798:	ea43 0308 	orr.w	r3, r3, r8
 800c79c:	606b      	str	r3, [r5, #4]
 800c79e:	4648      	mov	r0, r9
 800c7a0:	f7fb fbc2 	bl	8007f28 <__malloc_unlock>
 800c7a4:	e770      	b.n	800c688 <_realloc_r+0x38>
 800c7a6:	68a3      	ldr	r3, [r4, #8]
 800c7a8:	2a24      	cmp	r2, #36	; 0x24
 800c7aa:	612b      	str	r3, [r5, #16]
 800c7ac:	68e3      	ldr	r3, [r4, #12]
 800c7ae:	bf18      	it	ne
 800c7b0:	3410      	addne	r4, #16
 800c7b2:	616b      	str	r3, [r5, #20]
 800c7b4:	bf09      	itett	eq
 800c7b6:	6923      	ldreq	r3, [r4, #16]
 800c7b8:	f105 0318 	addne.w	r3, r5, #24
 800c7bc:	61ab      	streq	r3, [r5, #24]
 800c7be:	6962      	ldreq	r2, [r4, #20]
 800c7c0:	bf02      	ittt	eq
 800c7c2:	f105 0320 	addeq.w	r3, r5, #32
 800c7c6:	61ea      	streq	r2, [r5, #28]
 800c7c8:	3418      	addeq	r4, #24
 800c7ca:	e7d3      	b.n	800c774 <_realloc_r+0x124>
 800c7cc:	465b      	mov	r3, fp
 800c7ce:	e7d1      	b.n	800c774 <_realloc_r+0x124>
 800c7d0:	4621      	mov	r1, r4
 800c7d2:	4658      	mov	r0, fp
 800c7d4:	f7ff fbee 	bl	800bfb4 <memmove>
 800c7d8:	e7d2      	b.n	800c780 <_realloc_r+0x130>
 800c7da:	45b8      	cmp	r8, r7
 800c7dc:	dc54      	bgt.n	800c888 <_realloc_r+0x238>
 800c7de:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800c7e2:	4628      	mov	r0, r5
 800c7e4:	60da      	str	r2, [r3, #12]
 800c7e6:	6093      	str	r3, [r2, #8]
 800c7e8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c7ec:	68eb      	ldr	r3, [r5, #12]
 800c7ee:	60d3      	str	r3, [r2, #12]
 800c7f0:	609a      	str	r2, [r3, #8]
 800c7f2:	1f32      	subs	r2, r6, #4
 800c7f4:	2a24      	cmp	r2, #36	; 0x24
 800c7f6:	d843      	bhi.n	800c880 <_realloc_r+0x230>
 800c7f8:	2a13      	cmp	r2, #19
 800c7fa:	d908      	bls.n	800c80e <_realloc_r+0x1be>
 800c7fc:	6823      	ldr	r3, [r4, #0]
 800c7fe:	2a1b      	cmp	r2, #27
 800c800:	60ab      	str	r3, [r5, #8]
 800c802:	6863      	ldr	r3, [r4, #4]
 800c804:	60eb      	str	r3, [r5, #12]
 800c806:	d828      	bhi.n	800c85a <_realloc_r+0x20a>
 800c808:	3408      	adds	r4, #8
 800c80a:	f105 0010 	add.w	r0, r5, #16
 800c80e:	6823      	ldr	r3, [r4, #0]
 800c810:	6003      	str	r3, [r0, #0]
 800c812:	6863      	ldr	r3, [r4, #4]
 800c814:	6043      	str	r3, [r0, #4]
 800c816:	68a3      	ldr	r3, [r4, #8]
 800c818:	6083      	str	r3, [r0, #8]
 800c81a:	686a      	ldr	r2, [r5, #4]
 800c81c:	eba7 0008 	sub.w	r0, r7, r8
 800c820:	280f      	cmp	r0, #15
 800c822:	f002 0201 	and.w	r2, r2, #1
 800c826:	eb05 0307 	add.w	r3, r5, r7
 800c82a:	f240 80b3 	bls.w	800c994 <_realloc_r+0x344>
 800c82e:	eb05 0108 	add.w	r1, r5, r8
 800c832:	ea48 0202 	orr.w	r2, r8, r2
 800c836:	f040 0001 	orr.w	r0, r0, #1
 800c83a:	606a      	str	r2, [r5, #4]
 800c83c:	6048      	str	r0, [r1, #4]
 800c83e:	685a      	ldr	r2, [r3, #4]
 800c840:	4648      	mov	r0, r9
 800c842:	f042 0201 	orr.w	r2, r2, #1
 800c846:	605a      	str	r2, [r3, #4]
 800c848:	3108      	adds	r1, #8
 800c84a:	f7ff f8f9 	bl	800ba40 <_free_r>
 800c84e:	4648      	mov	r0, r9
 800c850:	f7fb fb6a 	bl	8007f28 <__malloc_unlock>
 800c854:	f105 0b08 	add.w	fp, r5, #8
 800c858:	e716      	b.n	800c688 <_realloc_r+0x38>
 800c85a:	68a3      	ldr	r3, [r4, #8]
 800c85c:	2a24      	cmp	r2, #36	; 0x24
 800c85e:	612b      	str	r3, [r5, #16]
 800c860:	68e3      	ldr	r3, [r4, #12]
 800c862:	bf18      	it	ne
 800c864:	f105 0018 	addne.w	r0, r5, #24
 800c868:	616b      	str	r3, [r5, #20]
 800c86a:	bf09      	itett	eq
 800c86c:	6923      	ldreq	r3, [r4, #16]
 800c86e:	3410      	addne	r4, #16
 800c870:	61ab      	streq	r3, [r5, #24]
 800c872:	6963      	ldreq	r3, [r4, #20]
 800c874:	bf02      	ittt	eq
 800c876:	f105 0020 	addeq.w	r0, r5, #32
 800c87a:	61eb      	streq	r3, [r5, #28]
 800c87c:	3418      	addeq	r4, #24
 800c87e:	e7c6      	b.n	800c80e <_realloc_r+0x1be>
 800c880:	4621      	mov	r1, r4
 800c882:	f7ff fb97 	bl	800bfb4 <memmove>
 800c886:	e7c8      	b.n	800c81a <_realloc_r+0x1ca>
 800c888:	45d8      	cmp	r8, fp
 800c88a:	dc32      	bgt.n	800c8f2 <_realloc_r+0x2a2>
 800c88c:	4628      	mov	r0, r5
 800c88e:	68eb      	ldr	r3, [r5, #12]
 800c890:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c894:	60d3      	str	r3, [r2, #12]
 800c896:	609a      	str	r2, [r3, #8]
 800c898:	1f32      	subs	r2, r6, #4
 800c89a:	2a24      	cmp	r2, #36	; 0x24
 800c89c:	d825      	bhi.n	800c8ea <_realloc_r+0x29a>
 800c89e:	2a13      	cmp	r2, #19
 800c8a0:	d908      	bls.n	800c8b4 <_realloc_r+0x264>
 800c8a2:	6823      	ldr	r3, [r4, #0]
 800c8a4:	2a1b      	cmp	r2, #27
 800c8a6:	60ab      	str	r3, [r5, #8]
 800c8a8:	6863      	ldr	r3, [r4, #4]
 800c8aa:	60eb      	str	r3, [r5, #12]
 800c8ac:	d80a      	bhi.n	800c8c4 <_realloc_r+0x274>
 800c8ae:	3408      	adds	r4, #8
 800c8b0:	f105 0010 	add.w	r0, r5, #16
 800c8b4:	6823      	ldr	r3, [r4, #0]
 800c8b6:	6003      	str	r3, [r0, #0]
 800c8b8:	6863      	ldr	r3, [r4, #4]
 800c8ba:	6043      	str	r3, [r0, #4]
 800c8bc:	68a3      	ldr	r3, [r4, #8]
 800c8be:	6083      	str	r3, [r0, #8]
 800c8c0:	465f      	mov	r7, fp
 800c8c2:	e7aa      	b.n	800c81a <_realloc_r+0x1ca>
 800c8c4:	68a3      	ldr	r3, [r4, #8]
 800c8c6:	2a24      	cmp	r2, #36	; 0x24
 800c8c8:	612b      	str	r3, [r5, #16]
 800c8ca:	68e3      	ldr	r3, [r4, #12]
 800c8cc:	bf18      	it	ne
 800c8ce:	f105 0018 	addne.w	r0, r5, #24
 800c8d2:	616b      	str	r3, [r5, #20]
 800c8d4:	bf09      	itett	eq
 800c8d6:	6923      	ldreq	r3, [r4, #16]
 800c8d8:	3410      	addne	r4, #16
 800c8da:	61ab      	streq	r3, [r5, #24]
 800c8dc:	6963      	ldreq	r3, [r4, #20]
 800c8de:	bf02      	ittt	eq
 800c8e0:	f105 0020 	addeq.w	r0, r5, #32
 800c8e4:	61eb      	streq	r3, [r5, #28]
 800c8e6:	3418      	addeq	r4, #24
 800c8e8:	e7e4      	b.n	800c8b4 <_realloc_r+0x264>
 800c8ea:	4621      	mov	r1, r4
 800c8ec:	f7ff fb62 	bl	800bfb4 <memmove>
 800c8f0:	e7e6      	b.n	800c8c0 <_realloc_r+0x270>
 800c8f2:	4648      	mov	r0, r9
 800c8f4:	f7fb f8c8 	bl	8007a88 <_malloc_r>
 800c8f8:	4683      	mov	fp, r0
 800c8fa:	2800      	cmp	r0, #0
 800c8fc:	f43f af4f 	beq.w	800c79e <_realloc_r+0x14e>
 800c900:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c904:	f1a0 0208 	sub.w	r2, r0, #8
 800c908:	f023 0301 	bic.w	r3, r3, #1
 800c90c:	4453      	add	r3, sl
 800c90e:	4293      	cmp	r3, r2
 800c910:	d105      	bne.n	800c91e <_realloc_r+0x2ce>
 800c912:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800c916:	f027 0703 	bic.w	r7, r7, #3
 800c91a:	4437      	add	r7, r6
 800c91c:	e6fa      	b.n	800c714 <_realloc_r+0xc4>
 800c91e:	1f32      	subs	r2, r6, #4
 800c920:	2a24      	cmp	r2, #36	; 0x24
 800c922:	d831      	bhi.n	800c988 <_realloc_r+0x338>
 800c924:	2a13      	cmp	r2, #19
 800c926:	d92c      	bls.n	800c982 <_realloc_r+0x332>
 800c928:	6823      	ldr	r3, [r4, #0]
 800c92a:	2a1b      	cmp	r2, #27
 800c92c:	6003      	str	r3, [r0, #0]
 800c92e:	6863      	ldr	r3, [r4, #4]
 800c930:	6043      	str	r3, [r0, #4]
 800c932:	d811      	bhi.n	800c958 <_realloc_r+0x308>
 800c934:	f104 0208 	add.w	r2, r4, #8
 800c938:	f100 0308 	add.w	r3, r0, #8
 800c93c:	6811      	ldr	r1, [r2, #0]
 800c93e:	6019      	str	r1, [r3, #0]
 800c940:	6851      	ldr	r1, [r2, #4]
 800c942:	6059      	str	r1, [r3, #4]
 800c944:	6892      	ldr	r2, [r2, #8]
 800c946:	609a      	str	r2, [r3, #8]
 800c948:	4621      	mov	r1, r4
 800c94a:	4648      	mov	r0, r9
 800c94c:	f7ff f878 	bl	800ba40 <_free_r>
 800c950:	e725      	b.n	800c79e <_realloc_r+0x14e>
 800c952:	bf00      	nop
 800c954:	20000460 	.word	0x20000460
 800c958:	68a3      	ldr	r3, [r4, #8]
 800c95a:	2a24      	cmp	r2, #36	; 0x24
 800c95c:	6083      	str	r3, [r0, #8]
 800c95e:	68e3      	ldr	r3, [r4, #12]
 800c960:	bf18      	it	ne
 800c962:	f104 0210 	addne.w	r2, r4, #16
 800c966:	60c3      	str	r3, [r0, #12]
 800c968:	bf09      	itett	eq
 800c96a:	6923      	ldreq	r3, [r4, #16]
 800c96c:	f100 0310 	addne.w	r3, r0, #16
 800c970:	6103      	streq	r3, [r0, #16]
 800c972:	6961      	ldreq	r1, [r4, #20]
 800c974:	bf02      	ittt	eq
 800c976:	f104 0218 	addeq.w	r2, r4, #24
 800c97a:	f100 0318 	addeq.w	r3, r0, #24
 800c97e:	6141      	streq	r1, [r0, #20]
 800c980:	e7dc      	b.n	800c93c <_realloc_r+0x2ec>
 800c982:	4603      	mov	r3, r0
 800c984:	4622      	mov	r2, r4
 800c986:	e7d9      	b.n	800c93c <_realloc_r+0x2ec>
 800c988:	4621      	mov	r1, r4
 800c98a:	f7ff fb13 	bl	800bfb4 <memmove>
 800c98e:	e7db      	b.n	800c948 <_realloc_r+0x2f8>
 800c990:	4637      	mov	r7, r6
 800c992:	e6bf      	b.n	800c714 <_realloc_r+0xc4>
 800c994:	4317      	orrs	r7, r2
 800c996:	606f      	str	r7, [r5, #4]
 800c998:	685a      	ldr	r2, [r3, #4]
 800c99a:	f042 0201 	orr.w	r2, r2, #1
 800c99e:	605a      	str	r2, [r3, #4]
 800c9a0:	e755      	b.n	800c84e <_realloc_r+0x1fe>
 800c9a2:	bf00      	nop

0800c9a4 <frexp>:
 800c9a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9a6:	4617      	mov	r7, r2
 800c9a8:	2200      	movs	r2, #0
 800c9aa:	603a      	str	r2, [r7, #0]
 800c9ac:	4a14      	ldr	r2, [pc, #80]	; (800ca00 <frexp+0x5c>)
 800c9ae:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c9b2:	4296      	cmp	r6, r2
 800c9b4:	4604      	mov	r4, r0
 800c9b6:	460d      	mov	r5, r1
 800c9b8:	460b      	mov	r3, r1
 800c9ba:	dc1e      	bgt.n	800c9fa <frexp+0x56>
 800c9bc:	4602      	mov	r2, r0
 800c9be:	4332      	orrs	r2, r6
 800c9c0:	d01b      	beq.n	800c9fa <frexp+0x56>
 800c9c2:	4a10      	ldr	r2, [pc, #64]	; (800ca04 <frexp+0x60>)
 800c9c4:	400a      	ands	r2, r1
 800c9c6:	b952      	cbnz	r2, 800c9de <frexp+0x3a>
 800c9c8:	2200      	movs	r2, #0
 800c9ca:	4b0f      	ldr	r3, [pc, #60]	; (800ca08 <frexp+0x64>)
 800c9cc:	f7f3 fd84 	bl	80004d8 <__aeabi_dmul>
 800c9d0:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800c9d4:	4604      	mov	r4, r0
 800c9d6:	460b      	mov	r3, r1
 800c9d8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c9dc:	603a      	str	r2, [r7, #0]
 800c9de:	683a      	ldr	r2, [r7, #0]
 800c9e0:	1536      	asrs	r6, r6, #20
 800c9e2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c9e6:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800c9ea:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c9ee:	4416      	add	r6, r2
 800c9f0:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800c9f4:	603e      	str	r6, [r7, #0]
 800c9f6:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800c9fa:	4620      	mov	r0, r4
 800c9fc:	4629      	mov	r1, r5
 800c9fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca00:	7fefffff 	.word	0x7fefffff
 800ca04:	7ff00000 	.word	0x7ff00000
 800ca08:	43500000 	.word	0x43500000

0800ca0c <__sread>:
 800ca0c:	b510      	push	{r4, lr}
 800ca0e:	460c      	mov	r4, r1
 800ca10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca14:	f000 ffd6 	bl	800d9c4 <_read_r>
 800ca18:	2800      	cmp	r0, #0
 800ca1a:	bfab      	itete	ge
 800ca1c:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800ca1e:	89a3      	ldrhlt	r3, [r4, #12]
 800ca20:	181b      	addge	r3, r3, r0
 800ca22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ca26:	bfac      	ite	ge
 800ca28:	6523      	strge	r3, [r4, #80]	; 0x50
 800ca2a:	81a3      	strhlt	r3, [r4, #12]
 800ca2c:	bd10      	pop	{r4, pc}

0800ca2e <__swrite>:
 800ca2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca32:	461f      	mov	r7, r3
 800ca34:	898b      	ldrh	r3, [r1, #12]
 800ca36:	4605      	mov	r5, r0
 800ca38:	05db      	lsls	r3, r3, #23
 800ca3a:	460c      	mov	r4, r1
 800ca3c:	4616      	mov	r6, r2
 800ca3e:	d505      	bpl.n	800ca4c <__swrite+0x1e>
 800ca40:	2302      	movs	r3, #2
 800ca42:	2200      	movs	r2, #0
 800ca44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca48:	f000 ff98 	bl	800d97c <_lseek_r>
 800ca4c:	89a3      	ldrh	r3, [r4, #12]
 800ca4e:	4632      	mov	r2, r6
 800ca50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ca54:	81a3      	strh	r3, [r4, #12]
 800ca56:	4628      	mov	r0, r5
 800ca58:	463b      	mov	r3, r7
 800ca5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ca5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca62:	f000 bde1 	b.w	800d628 <_write_r>

0800ca66 <__sseek>:
 800ca66:	b510      	push	{r4, lr}
 800ca68:	460c      	mov	r4, r1
 800ca6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca6e:	f000 ff85 	bl	800d97c <_lseek_r>
 800ca72:	1c43      	adds	r3, r0, #1
 800ca74:	89a3      	ldrh	r3, [r4, #12]
 800ca76:	bf15      	itete	ne
 800ca78:	6520      	strne	r0, [r4, #80]	; 0x50
 800ca7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ca7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ca82:	81a3      	strheq	r3, [r4, #12]
 800ca84:	bf18      	it	ne
 800ca86:	81a3      	strhne	r3, [r4, #12]
 800ca88:	bd10      	pop	{r4, pc}

0800ca8a <__sclose>:
 800ca8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca8e:	f000 be69 	b.w	800d764 <_close_r>

0800ca92 <strncpy>:
 800ca92:	4603      	mov	r3, r0
 800ca94:	b510      	push	{r4, lr}
 800ca96:	3901      	subs	r1, #1
 800ca98:	b132      	cbz	r2, 800caa8 <strncpy+0x16>
 800ca9a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ca9e:	3a01      	subs	r2, #1
 800caa0:	f803 4b01 	strb.w	r4, [r3], #1
 800caa4:	2c00      	cmp	r4, #0
 800caa6:	d1f7      	bne.n	800ca98 <strncpy+0x6>
 800caa8:	2100      	movs	r1, #0
 800caaa:	441a      	add	r2, r3
 800caac:	4293      	cmp	r3, r2
 800caae:	d100      	bne.n	800cab2 <strncpy+0x20>
 800cab0:	bd10      	pop	{r4, pc}
 800cab2:	f803 1b01 	strb.w	r1, [r3], #1
 800cab6:	e7f9      	b.n	800caac <strncpy+0x1a>

0800cab8 <__ssprint_r>:
 800cab8:	6893      	ldr	r3, [r2, #8]
 800caba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cabe:	4680      	mov	r8, r0
 800cac0:	460c      	mov	r4, r1
 800cac2:	4617      	mov	r7, r2
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d061      	beq.n	800cb8c <__ssprint_r+0xd4>
 800cac8:	2300      	movs	r3, #0
 800caca:	469b      	mov	fp, r3
 800cacc:	f8d2 a000 	ldr.w	sl, [r2]
 800cad0:	9301      	str	r3, [sp, #4]
 800cad2:	f1bb 0f00 	cmp.w	fp, #0
 800cad6:	d02b      	beq.n	800cb30 <__ssprint_r+0x78>
 800cad8:	68a6      	ldr	r6, [r4, #8]
 800cada:	45b3      	cmp	fp, r6
 800cadc:	d342      	bcc.n	800cb64 <__ssprint_r+0xac>
 800cade:	89a2      	ldrh	r2, [r4, #12]
 800cae0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cae4:	d03e      	beq.n	800cb64 <__ssprint_r+0xac>
 800cae6:	6825      	ldr	r5, [r4, #0]
 800cae8:	6921      	ldr	r1, [r4, #16]
 800caea:	eba5 0901 	sub.w	r9, r5, r1
 800caee:	6965      	ldr	r5, [r4, #20]
 800caf0:	f109 0001 	add.w	r0, r9, #1
 800caf4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800caf8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cafc:	106d      	asrs	r5, r5, #1
 800cafe:	4458      	add	r0, fp
 800cb00:	4285      	cmp	r5, r0
 800cb02:	bf38      	it	cc
 800cb04:	4605      	movcc	r5, r0
 800cb06:	0553      	lsls	r3, r2, #21
 800cb08:	d545      	bpl.n	800cb96 <__ssprint_r+0xde>
 800cb0a:	4629      	mov	r1, r5
 800cb0c:	4640      	mov	r0, r8
 800cb0e:	f7fa ffbb 	bl	8007a88 <_malloc_r>
 800cb12:	4606      	mov	r6, r0
 800cb14:	b9a0      	cbnz	r0, 800cb40 <__ssprint_r+0x88>
 800cb16:	230c      	movs	r3, #12
 800cb18:	f8c8 3000 	str.w	r3, [r8]
 800cb1c:	89a3      	ldrh	r3, [r4, #12]
 800cb1e:	f04f 30ff 	mov.w	r0, #4294967295
 800cb22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb26:	81a3      	strh	r3, [r4, #12]
 800cb28:	2300      	movs	r3, #0
 800cb2a:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800cb2e:	e02f      	b.n	800cb90 <__ssprint_r+0xd8>
 800cb30:	f8da 3000 	ldr.w	r3, [sl]
 800cb34:	f8da b004 	ldr.w	fp, [sl, #4]
 800cb38:	9301      	str	r3, [sp, #4]
 800cb3a:	f10a 0a08 	add.w	sl, sl, #8
 800cb3e:	e7c8      	b.n	800cad2 <__ssprint_r+0x1a>
 800cb40:	464a      	mov	r2, r9
 800cb42:	6921      	ldr	r1, [r4, #16]
 800cb44:	f7ff fa28 	bl	800bf98 <memcpy>
 800cb48:	89a2      	ldrh	r2, [r4, #12]
 800cb4a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800cb4e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800cb52:	81a2      	strh	r2, [r4, #12]
 800cb54:	6126      	str	r6, [r4, #16]
 800cb56:	444e      	add	r6, r9
 800cb58:	6026      	str	r6, [r4, #0]
 800cb5a:	465e      	mov	r6, fp
 800cb5c:	6165      	str	r5, [r4, #20]
 800cb5e:	eba5 0509 	sub.w	r5, r5, r9
 800cb62:	60a5      	str	r5, [r4, #8]
 800cb64:	455e      	cmp	r6, fp
 800cb66:	bf28      	it	cs
 800cb68:	465e      	movcs	r6, fp
 800cb6a:	9901      	ldr	r1, [sp, #4]
 800cb6c:	4632      	mov	r2, r6
 800cb6e:	6820      	ldr	r0, [r4, #0]
 800cb70:	f7ff fa20 	bl	800bfb4 <memmove>
 800cb74:	68a2      	ldr	r2, [r4, #8]
 800cb76:	1b92      	subs	r2, r2, r6
 800cb78:	60a2      	str	r2, [r4, #8]
 800cb7a:	6822      	ldr	r2, [r4, #0]
 800cb7c:	4432      	add	r2, r6
 800cb7e:	6022      	str	r2, [r4, #0]
 800cb80:	68ba      	ldr	r2, [r7, #8]
 800cb82:	eba2 030b 	sub.w	r3, r2, fp
 800cb86:	60bb      	str	r3, [r7, #8]
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d1d1      	bne.n	800cb30 <__ssprint_r+0x78>
 800cb8c:	2000      	movs	r0, #0
 800cb8e:	6078      	str	r0, [r7, #4]
 800cb90:	b003      	add	sp, #12
 800cb92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb96:	462a      	mov	r2, r5
 800cb98:	4640      	mov	r0, r8
 800cb9a:	f7ff fd59 	bl	800c650 <_realloc_r>
 800cb9e:	4606      	mov	r6, r0
 800cba0:	2800      	cmp	r0, #0
 800cba2:	d1d7      	bne.n	800cb54 <__ssprint_r+0x9c>
 800cba4:	4640      	mov	r0, r8
 800cba6:	6921      	ldr	r1, [r4, #16]
 800cba8:	f7fe ff4a 	bl	800ba40 <_free_r>
 800cbac:	e7b3      	b.n	800cb16 <__ssprint_r+0x5e>

0800cbae <__sprint_r>:
 800cbae:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbb2:	6893      	ldr	r3, [r2, #8]
 800cbb4:	4680      	mov	r8, r0
 800cbb6:	460f      	mov	r7, r1
 800cbb8:	4614      	mov	r4, r2
 800cbba:	b91b      	cbnz	r3, 800cbc4 <__sprint_r+0x16>
 800cbbc:	4618      	mov	r0, r3
 800cbbe:	6053      	str	r3, [r2, #4]
 800cbc0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbc4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800cbc6:	049d      	lsls	r5, r3, #18
 800cbc8:	d520      	bpl.n	800cc0c <__sprint_r+0x5e>
 800cbca:	6815      	ldr	r5, [r2, #0]
 800cbcc:	3508      	adds	r5, #8
 800cbce:	f04f 0900 	mov.w	r9, #0
 800cbd2:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800cbd6:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800cbda:	45ca      	cmp	sl, r9
 800cbdc:	dc0b      	bgt.n	800cbf6 <__sprint_r+0x48>
 800cbde:	68a0      	ldr	r0, [r4, #8]
 800cbe0:	f026 0603 	bic.w	r6, r6, #3
 800cbe4:	1b80      	subs	r0, r0, r6
 800cbe6:	60a0      	str	r0, [r4, #8]
 800cbe8:	3508      	adds	r5, #8
 800cbea:	2800      	cmp	r0, #0
 800cbec:	d1ef      	bne.n	800cbce <__sprint_r+0x20>
 800cbee:	2300      	movs	r3, #0
 800cbf0:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800cbf4:	e7e4      	b.n	800cbc0 <__sprint_r+0x12>
 800cbf6:	463a      	mov	r2, r7
 800cbf8:	4640      	mov	r0, r8
 800cbfa:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800cbfe:	f000 fe6c 	bl	800d8da <_fputwc_r>
 800cc02:	1c43      	adds	r3, r0, #1
 800cc04:	d0f3      	beq.n	800cbee <__sprint_r+0x40>
 800cc06:	f109 0901 	add.w	r9, r9, #1
 800cc0a:	e7e6      	b.n	800cbda <__sprint_r+0x2c>
 800cc0c:	f7fe ffd8 	bl	800bbc0 <__sfvwrite_r>
 800cc10:	e7ed      	b.n	800cbee <__sprint_r+0x40>
	...

0800cc14 <_vfiprintf_r>:
 800cc14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc18:	b0bb      	sub	sp, #236	; 0xec
 800cc1a:	460f      	mov	r7, r1
 800cc1c:	461d      	mov	r5, r3
 800cc1e:	461c      	mov	r4, r3
 800cc20:	4681      	mov	r9, r0
 800cc22:	9202      	str	r2, [sp, #8]
 800cc24:	b118      	cbz	r0, 800cc2e <_vfiprintf_r+0x1a>
 800cc26:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800cc28:	b90b      	cbnz	r3, 800cc2e <_vfiprintf_r+0x1a>
 800cc2a:	f7fe fe79 	bl	800b920 <__sinit>
 800cc2e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cc30:	07d8      	lsls	r0, r3, #31
 800cc32:	d405      	bmi.n	800cc40 <_vfiprintf_r+0x2c>
 800cc34:	89bb      	ldrh	r3, [r7, #12]
 800cc36:	0599      	lsls	r1, r3, #22
 800cc38:	d402      	bmi.n	800cc40 <_vfiprintf_r+0x2c>
 800cc3a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800cc3c:	f7ff f930 	bl	800bea0 <__retarget_lock_acquire_recursive>
 800cc40:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800cc44:	049a      	lsls	r2, r3, #18
 800cc46:	d406      	bmi.n	800cc56 <_vfiprintf_r+0x42>
 800cc48:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800cc4c:	81bb      	strh	r3, [r7, #12]
 800cc4e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cc50:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cc54:	667b      	str	r3, [r7, #100]	; 0x64
 800cc56:	89bb      	ldrh	r3, [r7, #12]
 800cc58:	071e      	lsls	r6, r3, #28
 800cc5a:	d501      	bpl.n	800cc60 <_vfiprintf_r+0x4c>
 800cc5c:	693b      	ldr	r3, [r7, #16]
 800cc5e:	b9ab      	cbnz	r3, 800cc8c <_vfiprintf_r+0x78>
 800cc60:	4639      	mov	r1, r7
 800cc62:	4648      	mov	r0, r9
 800cc64:	f7fd feae 	bl	800a9c4 <__swsetup_r>
 800cc68:	b180      	cbz	r0, 800cc8c <_vfiprintf_r+0x78>
 800cc6a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cc6c:	07d8      	lsls	r0, r3, #31
 800cc6e:	d506      	bpl.n	800cc7e <_vfiprintf_r+0x6a>
 800cc70:	f04f 33ff 	mov.w	r3, #4294967295
 800cc74:	9303      	str	r3, [sp, #12]
 800cc76:	9803      	ldr	r0, [sp, #12]
 800cc78:	b03b      	add	sp, #236	; 0xec
 800cc7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc7e:	89bb      	ldrh	r3, [r7, #12]
 800cc80:	0599      	lsls	r1, r3, #22
 800cc82:	d4f5      	bmi.n	800cc70 <_vfiprintf_r+0x5c>
 800cc84:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800cc86:	f7ff f90c 	bl	800bea2 <__retarget_lock_release_recursive>
 800cc8a:	e7f1      	b.n	800cc70 <_vfiprintf_r+0x5c>
 800cc8c:	89bb      	ldrh	r3, [r7, #12]
 800cc8e:	f003 021a 	and.w	r2, r3, #26
 800cc92:	2a0a      	cmp	r2, #10
 800cc94:	d113      	bne.n	800ccbe <_vfiprintf_r+0xaa>
 800cc96:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800cc9a:	2a00      	cmp	r2, #0
 800cc9c:	db0f      	blt.n	800ccbe <_vfiprintf_r+0xaa>
 800cc9e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800cca0:	07d2      	lsls	r2, r2, #31
 800cca2:	d404      	bmi.n	800ccae <_vfiprintf_r+0x9a>
 800cca4:	059e      	lsls	r6, r3, #22
 800cca6:	d402      	bmi.n	800ccae <_vfiprintf_r+0x9a>
 800cca8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ccaa:	f7ff f8fa 	bl	800bea2 <__retarget_lock_release_recursive>
 800ccae:	462b      	mov	r3, r5
 800ccb0:	4639      	mov	r1, r7
 800ccb2:	4648      	mov	r0, r9
 800ccb4:	9a02      	ldr	r2, [sp, #8]
 800ccb6:	f000 fc2d 	bl	800d514 <__sbprintf>
 800ccba:	9003      	str	r0, [sp, #12]
 800ccbc:	e7db      	b.n	800cc76 <_vfiprintf_r+0x62>
 800ccbe:	2300      	movs	r3, #0
 800ccc0:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800ccc4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800ccc8:	ae11      	add	r6, sp, #68	; 0x44
 800ccca:	960e      	str	r6, [sp, #56]	; 0x38
 800cccc:	9308      	str	r3, [sp, #32]
 800ccce:	930a      	str	r3, [sp, #40]	; 0x28
 800ccd0:	9303      	str	r3, [sp, #12]
 800ccd2:	9b02      	ldr	r3, [sp, #8]
 800ccd4:	461d      	mov	r5, r3
 800ccd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ccda:	b10a      	cbz	r2, 800cce0 <_vfiprintf_r+0xcc>
 800ccdc:	2a25      	cmp	r2, #37	; 0x25
 800ccde:	d1f9      	bne.n	800ccd4 <_vfiprintf_r+0xc0>
 800cce0:	9b02      	ldr	r3, [sp, #8]
 800cce2:	ebb5 0803 	subs.w	r8, r5, r3
 800cce6:	d00d      	beq.n	800cd04 <_vfiprintf_r+0xf0>
 800cce8:	e9c6 3800 	strd	r3, r8, [r6]
 800ccec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ccee:	4443      	add	r3, r8
 800ccf0:	9310      	str	r3, [sp, #64]	; 0x40
 800ccf2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ccf4:	3301      	adds	r3, #1
 800ccf6:	2b07      	cmp	r3, #7
 800ccf8:	930f      	str	r3, [sp, #60]	; 0x3c
 800ccfa:	dc75      	bgt.n	800cde8 <_vfiprintf_r+0x1d4>
 800ccfc:	3608      	adds	r6, #8
 800ccfe:	9b03      	ldr	r3, [sp, #12]
 800cd00:	4443      	add	r3, r8
 800cd02:	9303      	str	r3, [sp, #12]
 800cd04:	782b      	ldrb	r3, [r5, #0]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	f000 83c6 	beq.w	800d498 <_vfiprintf_r+0x884>
 800cd0c:	2300      	movs	r3, #0
 800cd0e:	f04f 31ff 	mov.w	r1, #4294967295
 800cd12:	469a      	mov	sl, r3
 800cd14:	1c6a      	adds	r2, r5, #1
 800cd16:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800cd1a:	9101      	str	r1, [sp, #4]
 800cd1c:	9304      	str	r3, [sp, #16]
 800cd1e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800cd22:	9202      	str	r2, [sp, #8]
 800cd24:	f1a3 0220 	sub.w	r2, r3, #32
 800cd28:	2a5a      	cmp	r2, #90	; 0x5a
 800cd2a:	f200 830e 	bhi.w	800d34a <_vfiprintf_r+0x736>
 800cd2e:	e8df f012 	tbh	[pc, r2, lsl #1]
 800cd32:	0098      	.short	0x0098
 800cd34:	030c030c 	.word	0x030c030c
 800cd38:	030c00a0 	.word	0x030c00a0
 800cd3c:	030c030c 	.word	0x030c030c
 800cd40:	030c0080 	.word	0x030c0080
 800cd44:	00a3030c 	.word	0x00a3030c
 800cd48:	030c00ad 	.word	0x030c00ad
 800cd4c:	00af00aa 	.word	0x00af00aa
 800cd50:	00ca030c 	.word	0x00ca030c
 800cd54:	00cd00cd 	.word	0x00cd00cd
 800cd58:	00cd00cd 	.word	0x00cd00cd
 800cd5c:	00cd00cd 	.word	0x00cd00cd
 800cd60:	00cd00cd 	.word	0x00cd00cd
 800cd64:	030c00cd 	.word	0x030c00cd
 800cd68:	030c030c 	.word	0x030c030c
 800cd6c:	030c030c 	.word	0x030c030c
 800cd70:	030c030c 	.word	0x030c030c
 800cd74:	030c030c 	.word	0x030c030c
 800cd78:	010500f7 	.word	0x010500f7
 800cd7c:	030c030c 	.word	0x030c030c
 800cd80:	030c030c 	.word	0x030c030c
 800cd84:	030c030c 	.word	0x030c030c
 800cd88:	030c030c 	.word	0x030c030c
 800cd8c:	030c030c 	.word	0x030c030c
 800cd90:	030c014b 	.word	0x030c014b
 800cd94:	030c030c 	.word	0x030c030c
 800cd98:	030c0191 	.word	0x030c0191
 800cd9c:	030c026f 	.word	0x030c026f
 800cda0:	028d030c 	.word	0x028d030c
 800cda4:	030c030c 	.word	0x030c030c
 800cda8:	030c030c 	.word	0x030c030c
 800cdac:	030c030c 	.word	0x030c030c
 800cdb0:	030c030c 	.word	0x030c030c
 800cdb4:	030c030c 	.word	0x030c030c
 800cdb8:	010700f7 	.word	0x010700f7
 800cdbc:	030c030c 	.word	0x030c030c
 800cdc0:	00dd030c 	.word	0x00dd030c
 800cdc4:	00f10107 	.word	0x00f10107
 800cdc8:	00ea030c 	.word	0x00ea030c
 800cdcc:	012e030c 	.word	0x012e030c
 800cdd0:	0180014d 	.word	0x0180014d
 800cdd4:	030c00f1 	.word	0x030c00f1
 800cdd8:	00960191 	.word	0x00960191
 800cddc:	030c0271 	.word	0x030c0271
 800cde0:	0065030c 	.word	0x0065030c
 800cde4:	0096030c 	.word	0x0096030c
 800cde8:	4639      	mov	r1, r7
 800cdea:	4648      	mov	r0, r9
 800cdec:	aa0e      	add	r2, sp, #56	; 0x38
 800cdee:	f7ff fede 	bl	800cbae <__sprint_r>
 800cdf2:	2800      	cmp	r0, #0
 800cdf4:	f040 832f 	bne.w	800d456 <_vfiprintf_r+0x842>
 800cdf8:	ae11      	add	r6, sp, #68	; 0x44
 800cdfa:	e780      	b.n	800ccfe <_vfiprintf_r+0xea>
 800cdfc:	4a94      	ldr	r2, [pc, #592]	; (800d050 <_vfiprintf_r+0x43c>)
 800cdfe:	f01a 0f20 	tst.w	sl, #32
 800ce02:	9206      	str	r2, [sp, #24]
 800ce04:	f000 8224 	beq.w	800d250 <_vfiprintf_r+0x63c>
 800ce08:	3407      	adds	r4, #7
 800ce0a:	f024 0b07 	bic.w	fp, r4, #7
 800ce0e:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800ce12:	f01a 0f01 	tst.w	sl, #1
 800ce16:	d009      	beq.n	800ce2c <_vfiprintf_r+0x218>
 800ce18:	ea54 0205 	orrs.w	r2, r4, r5
 800ce1c:	bf1f      	itttt	ne
 800ce1e:	2230      	movne	r2, #48	; 0x30
 800ce20:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800ce24:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800ce28:	f04a 0a02 	orrne.w	sl, sl, #2
 800ce2c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800ce30:	e10b      	b.n	800d04a <_vfiprintf_r+0x436>
 800ce32:	4648      	mov	r0, r9
 800ce34:	f7ff f82e 	bl	800be94 <_localeconv_r>
 800ce38:	6843      	ldr	r3, [r0, #4]
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	930a      	str	r3, [sp, #40]	; 0x28
 800ce3e:	f7f3 f987 	bl	8000150 <strlen>
 800ce42:	9008      	str	r0, [sp, #32]
 800ce44:	4648      	mov	r0, r9
 800ce46:	f7ff f825 	bl	800be94 <_localeconv_r>
 800ce4a:	6883      	ldr	r3, [r0, #8]
 800ce4c:	9307      	str	r3, [sp, #28]
 800ce4e:	9b08      	ldr	r3, [sp, #32]
 800ce50:	b12b      	cbz	r3, 800ce5e <_vfiprintf_r+0x24a>
 800ce52:	9b07      	ldr	r3, [sp, #28]
 800ce54:	b11b      	cbz	r3, 800ce5e <_vfiprintf_r+0x24a>
 800ce56:	781b      	ldrb	r3, [r3, #0]
 800ce58:	b10b      	cbz	r3, 800ce5e <_vfiprintf_r+0x24a>
 800ce5a:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800ce5e:	9a02      	ldr	r2, [sp, #8]
 800ce60:	e75d      	b.n	800cd1e <_vfiprintf_r+0x10a>
 800ce62:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d1f9      	bne.n	800ce5e <_vfiprintf_r+0x24a>
 800ce6a:	2320      	movs	r3, #32
 800ce6c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ce70:	e7f5      	b.n	800ce5e <_vfiprintf_r+0x24a>
 800ce72:	f04a 0a01 	orr.w	sl, sl, #1
 800ce76:	e7f2      	b.n	800ce5e <_vfiprintf_r+0x24a>
 800ce78:	f854 3b04 	ldr.w	r3, [r4], #4
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	9304      	str	r3, [sp, #16]
 800ce80:	daed      	bge.n	800ce5e <_vfiprintf_r+0x24a>
 800ce82:	425b      	negs	r3, r3
 800ce84:	9304      	str	r3, [sp, #16]
 800ce86:	f04a 0a04 	orr.w	sl, sl, #4
 800ce8a:	e7e8      	b.n	800ce5e <_vfiprintf_r+0x24a>
 800ce8c:	232b      	movs	r3, #43	; 0x2b
 800ce8e:	e7ed      	b.n	800ce6c <_vfiprintf_r+0x258>
 800ce90:	9a02      	ldr	r2, [sp, #8]
 800ce92:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ce96:	2b2a      	cmp	r3, #42	; 0x2a
 800ce98:	d112      	bne.n	800cec0 <_vfiprintf_r+0x2ac>
 800ce9a:	f854 0b04 	ldr.w	r0, [r4], #4
 800ce9e:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800cea2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800cea6:	e7da      	b.n	800ce5e <_vfiprintf_r+0x24a>
 800cea8:	200a      	movs	r0, #10
 800ceaa:	9b01      	ldr	r3, [sp, #4]
 800ceac:	fb00 1303 	mla	r3, r0, r3, r1
 800ceb0:	9301      	str	r3, [sp, #4]
 800ceb2:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ceb6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ceba:	2909      	cmp	r1, #9
 800cebc:	d9f4      	bls.n	800cea8 <_vfiprintf_r+0x294>
 800cebe:	e730      	b.n	800cd22 <_vfiprintf_r+0x10e>
 800cec0:	2100      	movs	r1, #0
 800cec2:	9101      	str	r1, [sp, #4]
 800cec4:	e7f7      	b.n	800ceb6 <_vfiprintf_r+0x2a2>
 800cec6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800ceca:	e7c8      	b.n	800ce5e <_vfiprintf_r+0x24a>
 800cecc:	2100      	movs	r1, #0
 800cece:	9a02      	ldr	r2, [sp, #8]
 800ced0:	9104      	str	r1, [sp, #16]
 800ced2:	200a      	movs	r0, #10
 800ced4:	9904      	ldr	r1, [sp, #16]
 800ced6:	3b30      	subs	r3, #48	; 0x30
 800ced8:	fb00 3301 	mla	r3, r0, r1, r3
 800cedc:	9304      	str	r3, [sp, #16]
 800cede:	f812 3b01 	ldrb.w	r3, [r2], #1
 800cee2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800cee6:	2909      	cmp	r1, #9
 800cee8:	d9f3      	bls.n	800ced2 <_vfiprintf_r+0x2be>
 800ceea:	e71a      	b.n	800cd22 <_vfiprintf_r+0x10e>
 800ceec:	9b02      	ldr	r3, [sp, #8]
 800ceee:	781b      	ldrb	r3, [r3, #0]
 800cef0:	2b68      	cmp	r3, #104	; 0x68
 800cef2:	bf01      	itttt	eq
 800cef4:	9b02      	ldreq	r3, [sp, #8]
 800cef6:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800cefa:	3301      	addeq	r3, #1
 800cefc:	9302      	streq	r3, [sp, #8]
 800cefe:	bf18      	it	ne
 800cf00:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800cf04:	e7ab      	b.n	800ce5e <_vfiprintf_r+0x24a>
 800cf06:	9b02      	ldr	r3, [sp, #8]
 800cf08:	781b      	ldrb	r3, [r3, #0]
 800cf0a:	2b6c      	cmp	r3, #108	; 0x6c
 800cf0c:	d105      	bne.n	800cf1a <_vfiprintf_r+0x306>
 800cf0e:	9b02      	ldr	r3, [sp, #8]
 800cf10:	3301      	adds	r3, #1
 800cf12:	9302      	str	r3, [sp, #8]
 800cf14:	f04a 0a20 	orr.w	sl, sl, #32
 800cf18:	e7a1      	b.n	800ce5e <_vfiprintf_r+0x24a>
 800cf1a:	f04a 0a10 	orr.w	sl, sl, #16
 800cf1e:	e79e      	b.n	800ce5e <_vfiprintf_r+0x24a>
 800cf20:	46a3      	mov	fp, r4
 800cf22:	2100      	movs	r1, #0
 800cf24:	f85b 3b04 	ldr.w	r3, [fp], #4
 800cf28:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800cf2c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800cf30:	2301      	movs	r3, #1
 800cf32:	460d      	mov	r5, r1
 800cf34:	9301      	str	r3, [sp, #4]
 800cf36:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800cf3a:	e0a0      	b.n	800d07e <_vfiprintf_r+0x46a>
 800cf3c:	f04a 0a10 	orr.w	sl, sl, #16
 800cf40:	f01a 0f20 	tst.w	sl, #32
 800cf44:	d010      	beq.n	800cf68 <_vfiprintf_r+0x354>
 800cf46:	3407      	adds	r4, #7
 800cf48:	f024 0b07 	bic.w	fp, r4, #7
 800cf4c:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800cf50:	2c00      	cmp	r4, #0
 800cf52:	f175 0300 	sbcs.w	r3, r5, #0
 800cf56:	da05      	bge.n	800cf64 <_vfiprintf_r+0x350>
 800cf58:	232d      	movs	r3, #45	; 0x2d
 800cf5a:	4264      	negs	r4, r4
 800cf5c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800cf60:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800cf64:	2301      	movs	r3, #1
 800cf66:	e03f      	b.n	800cfe8 <_vfiprintf_r+0x3d4>
 800cf68:	f01a 0f10 	tst.w	sl, #16
 800cf6c:	f104 0b04 	add.w	fp, r4, #4
 800cf70:	d002      	beq.n	800cf78 <_vfiprintf_r+0x364>
 800cf72:	6824      	ldr	r4, [r4, #0]
 800cf74:	17e5      	asrs	r5, r4, #31
 800cf76:	e7eb      	b.n	800cf50 <_vfiprintf_r+0x33c>
 800cf78:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800cf7c:	6824      	ldr	r4, [r4, #0]
 800cf7e:	d001      	beq.n	800cf84 <_vfiprintf_r+0x370>
 800cf80:	b224      	sxth	r4, r4
 800cf82:	e7f7      	b.n	800cf74 <_vfiprintf_r+0x360>
 800cf84:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800cf88:	bf18      	it	ne
 800cf8a:	b264      	sxtbne	r4, r4
 800cf8c:	e7f2      	b.n	800cf74 <_vfiprintf_r+0x360>
 800cf8e:	f01a 0f20 	tst.w	sl, #32
 800cf92:	f854 3b04 	ldr.w	r3, [r4], #4
 800cf96:	d005      	beq.n	800cfa4 <_vfiprintf_r+0x390>
 800cf98:	9a03      	ldr	r2, [sp, #12]
 800cf9a:	4610      	mov	r0, r2
 800cf9c:	17d1      	asrs	r1, r2, #31
 800cf9e:	e9c3 0100 	strd	r0, r1, [r3]
 800cfa2:	e696      	b.n	800ccd2 <_vfiprintf_r+0xbe>
 800cfa4:	f01a 0f10 	tst.w	sl, #16
 800cfa8:	d002      	beq.n	800cfb0 <_vfiprintf_r+0x39c>
 800cfaa:	9a03      	ldr	r2, [sp, #12]
 800cfac:	601a      	str	r2, [r3, #0]
 800cfae:	e690      	b.n	800ccd2 <_vfiprintf_r+0xbe>
 800cfb0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800cfb4:	d002      	beq.n	800cfbc <_vfiprintf_r+0x3a8>
 800cfb6:	9a03      	ldr	r2, [sp, #12]
 800cfb8:	801a      	strh	r2, [r3, #0]
 800cfba:	e68a      	b.n	800ccd2 <_vfiprintf_r+0xbe>
 800cfbc:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800cfc0:	d0f3      	beq.n	800cfaa <_vfiprintf_r+0x396>
 800cfc2:	9a03      	ldr	r2, [sp, #12]
 800cfc4:	701a      	strb	r2, [r3, #0]
 800cfc6:	e684      	b.n	800ccd2 <_vfiprintf_r+0xbe>
 800cfc8:	f04a 0a10 	orr.w	sl, sl, #16
 800cfcc:	f01a 0f20 	tst.w	sl, #32
 800cfd0:	d01d      	beq.n	800d00e <_vfiprintf_r+0x3fa>
 800cfd2:	3407      	adds	r4, #7
 800cfd4:	f024 0b07 	bic.w	fp, r4, #7
 800cfd8:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800cfdc:	2300      	movs	r3, #0
 800cfde:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800cfe8:	9a01      	ldr	r2, [sp, #4]
 800cfea:	3201      	adds	r2, #1
 800cfec:	f000 8261 	beq.w	800d4b2 <_vfiprintf_r+0x89e>
 800cff0:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800cff4:	9205      	str	r2, [sp, #20]
 800cff6:	ea54 0205 	orrs.w	r2, r4, r5
 800cffa:	f040 8260 	bne.w	800d4be <_vfiprintf_r+0x8aa>
 800cffe:	9a01      	ldr	r2, [sp, #4]
 800d000:	2a00      	cmp	r2, #0
 800d002:	f000 8197 	beq.w	800d334 <_vfiprintf_r+0x720>
 800d006:	2b01      	cmp	r3, #1
 800d008:	f040 825c 	bne.w	800d4c4 <_vfiprintf_r+0x8b0>
 800d00c:	e136      	b.n	800d27c <_vfiprintf_r+0x668>
 800d00e:	f01a 0f10 	tst.w	sl, #16
 800d012:	f104 0b04 	add.w	fp, r4, #4
 800d016:	d001      	beq.n	800d01c <_vfiprintf_r+0x408>
 800d018:	6824      	ldr	r4, [r4, #0]
 800d01a:	e003      	b.n	800d024 <_vfiprintf_r+0x410>
 800d01c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800d020:	d002      	beq.n	800d028 <_vfiprintf_r+0x414>
 800d022:	8824      	ldrh	r4, [r4, #0]
 800d024:	2500      	movs	r5, #0
 800d026:	e7d9      	b.n	800cfdc <_vfiprintf_r+0x3c8>
 800d028:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800d02c:	d0f4      	beq.n	800d018 <_vfiprintf_r+0x404>
 800d02e:	7824      	ldrb	r4, [r4, #0]
 800d030:	e7f8      	b.n	800d024 <_vfiprintf_r+0x410>
 800d032:	f647 0330 	movw	r3, #30768	; 0x7830
 800d036:	46a3      	mov	fp, r4
 800d038:	2500      	movs	r5, #0
 800d03a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800d03e:	4b04      	ldr	r3, [pc, #16]	; (800d050 <_vfiprintf_r+0x43c>)
 800d040:	f85b 4b04 	ldr.w	r4, [fp], #4
 800d044:	f04a 0a02 	orr.w	sl, sl, #2
 800d048:	9306      	str	r3, [sp, #24]
 800d04a:	2302      	movs	r3, #2
 800d04c:	e7c9      	b.n	800cfe2 <_vfiprintf_r+0x3ce>
 800d04e:	bf00      	nop
 800d050:	080168e4 	.word	0x080168e4
 800d054:	46a3      	mov	fp, r4
 800d056:	2500      	movs	r5, #0
 800d058:	9b01      	ldr	r3, [sp, #4]
 800d05a:	f85b 8b04 	ldr.w	r8, [fp], #4
 800d05e:	1c5c      	adds	r4, r3, #1
 800d060:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800d064:	f000 80cf 	beq.w	800d206 <_vfiprintf_r+0x5f2>
 800d068:	461a      	mov	r2, r3
 800d06a:	4629      	mov	r1, r5
 800d06c:	4640      	mov	r0, r8
 800d06e:	f7fe ff85 	bl	800bf7c <memchr>
 800d072:	2800      	cmp	r0, #0
 800d074:	f000 8173 	beq.w	800d35e <_vfiprintf_r+0x74a>
 800d078:	eba0 0308 	sub.w	r3, r0, r8
 800d07c:	9301      	str	r3, [sp, #4]
 800d07e:	9b01      	ldr	r3, [sp, #4]
 800d080:	42ab      	cmp	r3, r5
 800d082:	bfb8      	it	lt
 800d084:	462b      	movlt	r3, r5
 800d086:	9305      	str	r3, [sp, #20]
 800d088:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800d08c:	b113      	cbz	r3, 800d094 <_vfiprintf_r+0x480>
 800d08e:	9b05      	ldr	r3, [sp, #20]
 800d090:	3301      	adds	r3, #1
 800d092:	9305      	str	r3, [sp, #20]
 800d094:	f01a 0302 	ands.w	r3, sl, #2
 800d098:	9309      	str	r3, [sp, #36]	; 0x24
 800d09a:	bf1e      	ittt	ne
 800d09c:	9b05      	ldrne	r3, [sp, #20]
 800d09e:	3302      	addne	r3, #2
 800d0a0:	9305      	strne	r3, [sp, #20]
 800d0a2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800d0a6:	930b      	str	r3, [sp, #44]	; 0x2c
 800d0a8:	d11f      	bne.n	800d0ea <_vfiprintf_r+0x4d6>
 800d0aa:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800d0ae:	1a9c      	subs	r4, r3, r2
 800d0b0:	2c00      	cmp	r4, #0
 800d0b2:	dd1a      	ble.n	800d0ea <_vfiprintf_r+0x4d6>
 800d0b4:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800d0b8:	48b4      	ldr	r0, [pc, #720]	; (800d38c <_vfiprintf_r+0x778>)
 800d0ba:	2c10      	cmp	r4, #16
 800d0bc:	f103 0301 	add.w	r3, r3, #1
 800d0c0:	f106 0108 	add.w	r1, r6, #8
 800d0c4:	6030      	str	r0, [r6, #0]
 800d0c6:	f300 814c 	bgt.w	800d362 <_vfiprintf_r+0x74e>
 800d0ca:	6074      	str	r4, [r6, #4]
 800d0cc:	2b07      	cmp	r3, #7
 800d0ce:	4414      	add	r4, r2
 800d0d0:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800d0d4:	f340 8157 	ble.w	800d386 <_vfiprintf_r+0x772>
 800d0d8:	4639      	mov	r1, r7
 800d0da:	4648      	mov	r0, r9
 800d0dc:	aa0e      	add	r2, sp, #56	; 0x38
 800d0de:	f7ff fd66 	bl	800cbae <__sprint_r>
 800d0e2:	2800      	cmp	r0, #0
 800d0e4:	f040 81b7 	bne.w	800d456 <_vfiprintf_r+0x842>
 800d0e8:	ae11      	add	r6, sp, #68	; 0x44
 800d0ea:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800d0ee:	b173      	cbz	r3, 800d10e <_vfiprintf_r+0x4fa>
 800d0f0:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800d0f4:	6032      	str	r2, [r6, #0]
 800d0f6:	2201      	movs	r2, #1
 800d0f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d0fa:	6072      	str	r2, [r6, #4]
 800d0fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d0fe:	3301      	adds	r3, #1
 800d100:	3201      	adds	r2, #1
 800d102:	2b07      	cmp	r3, #7
 800d104:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800d108:	f300 8146 	bgt.w	800d398 <_vfiprintf_r+0x784>
 800d10c:	3608      	adds	r6, #8
 800d10e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d110:	b16b      	cbz	r3, 800d12e <_vfiprintf_r+0x51a>
 800d112:	aa0d      	add	r2, sp, #52	; 0x34
 800d114:	6032      	str	r2, [r6, #0]
 800d116:	2202      	movs	r2, #2
 800d118:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d11a:	6072      	str	r2, [r6, #4]
 800d11c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d11e:	3301      	adds	r3, #1
 800d120:	3202      	adds	r2, #2
 800d122:	2b07      	cmp	r3, #7
 800d124:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800d128:	f300 813f 	bgt.w	800d3aa <_vfiprintf_r+0x796>
 800d12c:	3608      	adds	r6, #8
 800d12e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d130:	2b80      	cmp	r3, #128	; 0x80
 800d132:	d11f      	bne.n	800d174 <_vfiprintf_r+0x560>
 800d134:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800d138:	1a9c      	subs	r4, r3, r2
 800d13a:	2c00      	cmp	r4, #0
 800d13c:	dd1a      	ble.n	800d174 <_vfiprintf_r+0x560>
 800d13e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800d142:	4893      	ldr	r0, [pc, #588]	; (800d390 <_vfiprintf_r+0x77c>)
 800d144:	2c10      	cmp	r4, #16
 800d146:	f103 0301 	add.w	r3, r3, #1
 800d14a:	f106 0108 	add.w	r1, r6, #8
 800d14e:	6030      	str	r0, [r6, #0]
 800d150:	f300 8134 	bgt.w	800d3bc <_vfiprintf_r+0x7a8>
 800d154:	6074      	str	r4, [r6, #4]
 800d156:	2b07      	cmp	r3, #7
 800d158:	4414      	add	r4, r2
 800d15a:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800d15e:	f340 813f 	ble.w	800d3e0 <_vfiprintf_r+0x7cc>
 800d162:	4639      	mov	r1, r7
 800d164:	4648      	mov	r0, r9
 800d166:	aa0e      	add	r2, sp, #56	; 0x38
 800d168:	f7ff fd21 	bl	800cbae <__sprint_r>
 800d16c:	2800      	cmp	r0, #0
 800d16e:	f040 8172 	bne.w	800d456 <_vfiprintf_r+0x842>
 800d172:	ae11      	add	r6, sp, #68	; 0x44
 800d174:	9b01      	ldr	r3, [sp, #4]
 800d176:	1aec      	subs	r4, r5, r3
 800d178:	2c00      	cmp	r4, #0
 800d17a:	dd1a      	ble.n	800d1b2 <_vfiprintf_r+0x59e>
 800d17c:	4d84      	ldr	r5, [pc, #528]	; (800d390 <_vfiprintf_r+0x77c>)
 800d17e:	2c10      	cmp	r4, #16
 800d180:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800d184:	f106 0208 	add.w	r2, r6, #8
 800d188:	f103 0301 	add.w	r3, r3, #1
 800d18c:	6035      	str	r5, [r6, #0]
 800d18e:	f300 8129 	bgt.w	800d3e4 <_vfiprintf_r+0x7d0>
 800d192:	6074      	str	r4, [r6, #4]
 800d194:	2b07      	cmp	r3, #7
 800d196:	440c      	add	r4, r1
 800d198:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800d19c:	f340 8133 	ble.w	800d406 <_vfiprintf_r+0x7f2>
 800d1a0:	4639      	mov	r1, r7
 800d1a2:	4648      	mov	r0, r9
 800d1a4:	aa0e      	add	r2, sp, #56	; 0x38
 800d1a6:	f7ff fd02 	bl	800cbae <__sprint_r>
 800d1aa:	2800      	cmp	r0, #0
 800d1ac:	f040 8153 	bne.w	800d456 <_vfiprintf_r+0x842>
 800d1b0:	ae11      	add	r6, sp, #68	; 0x44
 800d1b2:	9b01      	ldr	r3, [sp, #4]
 800d1b4:	9810      	ldr	r0, [sp, #64]	; 0x40
 800d1b6:	6073      	str	r3, [r6, #4]
 800d1b8:	4418      	add	r0, r3
 800d1ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d1bc:	f8c6 8000 	str.w	r8, [r6]
 800d1c0:	3301      	adds	r3, #1
 800d1c2:	2b07      	cmp	r3, #7
 800d1c4:	9010      	str	r0, [sp, #64]	; 0x40
 800d1c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800d1c8:	f300 811f 	bgt.w	800d40a <_vfiprintf_r+0x7f6>
 800d1cc:	f106 0308 	add.w	r3, r6, #8
 800d1d0:	f01a 0f04 	tst.w	sl, #4
 800d1d4:	f040 8121 	bne.w	800d41a <_vfiprintf_r+0x806>
 800d1d8:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800d1dc:	9905      	ldr	r1, [sp, #20]
 800d1de:	428a      	cmp	r2, r1
 800d1e0:	bfac      	ite	ge
 800d1e2:	189b      	addge	r3, r3, r2
 800d1e4:	185b      	addlt	r3, r3, r1
 800d1e6:	9303      	str	r3, [sp, #12]
 800d1e8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d1ea:	b13b      	cbz	r3, 800d1fc <_vfiprintf_r+0x5e8>
 800d1ec:	4639      	mov	r1, r7
 800d1ee:	4648      	mov	r0, r9
 800d1f0:	aa0e      	add	r2, sp, #56	; 0x38
 800d1f2:	f7ff fcdc 	bl	800cbae <__sprint_r>
 800d1f6:	2800      	cmp	r0, #0
 800d1f8:	f040 812d 	bne.w	800d456 <_vfiprintf_r+0x842>
 800d1fc:	2300      	movs	r3, #0
 800d1fe:	465c      	mov	r4, fp
 800d200:	930f      	str	r3, [sp, #60]	; 0x3c
 800d202:	ae11      	add	r6, sp, #68	; 0x44
 800d204:	e565      	b.n	800ccd2 <_vfiprintf_r+0xbe>
 800d206:	4640      	mov	r0, r8
 800d208:	f7f2 ffa2 	bl	8000150 <strlen>
 800d20c:	9001      	str	r0, [sp, #4]
 800d20e:	e736      	b.n	800d07e <_vfiprintf_r+0x46a>
 800d210:	f04a 0a10 	orr.w	sl, sl, #16
 800d214:	f01a 0f20 	tst.w	sl, #32
 800d218:	d006      	beq.n	800d228 <_vfiprintf_r+0x614>
 800d21a:	3407      	adds	r4, #7
 800d21c:	f024 0b07 	bic.w	fp, r4, #7
 800d220:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800d224:	2301      	movs	r3, #1
 800d226:	e6dc      	b.n	800cfe2 <_vfiprintf_r+0x3ce>
 800d228:	f01a 0f10 	tst.w	sl, #16
 800d22c:	f104 0b04 	add.w	fp, r4, #4
 800d230:	d001      	beq.n	800d236 <_vfiprintf_r+0x622>
 800d232:	6824      	ldr	r4, [r4, #0]
 800d234:	e003      	b.n	800d23e <_vfiprintf_r+0x62a>
 800d236:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800d23a:	d002      	beq.n	800d242 <_vfiprintf_r+0x62e>
 800d23c:	8824      	ldrh	r4, [r4, #0]
 800d23e:	2500      	movs	r5, #0
 800d240:	e7f0      	b.n	800d224 <_vfiprintf_r+0x610>
 800d242:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800d246:	d0f4      	beq.n	800d232 <_vfiprintf_r+0x61e>
 800d248:	7824      	ldrb	r4, [r4, #0]
 800d24a:	e7f8      	b.n	800d23e <_vfiprintf_r+0x62a>
 800d24c:	4a51      	ldr	r2, [pc, #324]	; (800d394 <_vfiprintf_r+0x780>)
 800d24e:	e5d6      	b.n	800cdfe <_vfiprintf_r+0x1ea>
 800d250:	f01a 0f10 	tst.w	sl, #16
 800d254:	f104 0b04 	add.w	fp, r4, #4
 800d258:	d001      	beq.n	800d25e <_vfiprintf_r+0x64a>
 800d25a:	6824      	ldr	r4, [r4, #0]
 800d25c:	e003      	b.n	800d266 <_vfiprintf_r+0x652>
 800d25e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800d262:	d002      	beq.n	800d26a <_vfiprintf_r+0x656>
 800d264:	8824      	ldrh	r4, [r4, #0]
 800d266:	2500      	movs	r5, #0
 800d268:	e5d3      	b.n	800ce12 <_vfiprintf_r+0x1fe>
 800d26a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800d26e:	d0f4      	beq.n	800d25a <_vfiprintf_r+0x646>
 800d270:	7824      	ldrb	r4, [r4, #0]
 800d272:	e7f8      	b.n	800d266 <_vfiprintf_r+0x652>
 800d274:	2d00      	cmp	r5, #0
 800d276:	bf08      	it	eq
 800d278:	2c0a      	cmpeq	r4, #10
 800d27a:	d205      	bcs.n	800d288 <_vfiprintf_r+0x674>
 800d27c:	3430      	adds	r4, #48	; 0x30
 800d27e:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800d282:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800d286:	e13b      	b.n	800d500 <_vfiprintf_r+0x8ec>
 800d288:	f04f 0a00 	mov.w	sl, #0
 800d28c:	ab3a      	add	r3, sp, #232	; 0xe8
 800d28e:	9309      	str	r3, [sp, #36]	; 0x24
 800d290:	9b05      	ldr	r3, [sp, #20]
 800d292:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d296:	930b      	str	r3, [sp, #44]	; 0x2c
 800d298:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d29a:	220a      	movs	r2, #10
 800d29c:	4620      	mov	r0, r4
 800d29e:	4629      	mov	r1, r5
 800d2a0:	f103 38ff 	add.w	r8, r3, #4294967295
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	f7f3 fc3f 	bl	8000b28 <__aeabi_uldivmod>
 800d2aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2ac:	3230      	adds	r2, #48	; 0x30
 800d2ae:	f803 2c01 	strb.w	r2, [r3, #-1]
 800d2b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d2b4:	f10a 0a01 	add.w	sl, sl, #1
 800d2b8:	b1d3      	cbz	r3, 800d2f0 <_vfiprintf_r+0x6dc>
 800d2ba:	9b07      	ldr	r3, [sp, #28]
 800d2bc:	781b      	ldrb	r3, [r3, #0]
 800d2be:	4553      	cmp	r3, sl
 800d2c0:	d116      	bne.n	800d2f0 <_vfiprintf_r+0x6dc>
 800d2c2:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800d2c6:	d013      	beq.n	800d2f0 <_vfiprintf_r+0x6dc>
 800d2c8:	2d00      	cmp	r5, #0
 800d2ca:	bf08      	it	eq
 800d2cc:	2c0a      	cmpeq	r4, #10
 800d2ce:	d30f      	bcc.n	800d2f0 <_vfiprintf_r+0x6dc>
 800d2d0:	9b08      	ldr	r3, [sp, #32]
 800d2d2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d2d4:	eba8 0803 	sub.w	r8, r8, r3
 800d2d8:	461a      	mov	r2, r3
 800d2da:	4640      	mov	r0, r8
 800d2dc:	f7ff fbd9 	bl	800ca92 <strncpy>
 800d2e0:	9b07      	ldr	r3, [sp, #28]
 800d2e2:	785b      	ldrb	r3, [r3, #1]
 800d2e4:	b1a3      	cbz	r3, 800d310 <_vfiprintf_r+0x6fc>
 800d2e6:	f04f 0a00 	mov.w	sl, #0
 800d2ea:	9b07      	ldr	r3, [sp, #28]
 800d2ec:	3301      	adds	r3, #1
 800d2ee:	9307      	str	r3, [sp, #28]
 800d2f0:	220a      	movs	r2, #10
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	4620      	mov	r0, r4
 800d2f6:	4629      	mov	r1, r5
 800d2f8:	f7f3 fc16 	bl	8000b28 <__aeabi_uldivmod>
 800d2fc:	2d00      	cmp	r5, #0
 800d2fe:	bf08      	it	eq
 800d300:	2c0a      	cmpeq	r4, #10
 800d302:	f0c0 80fd 	bcc.w	800d500 <_vfiprintf_r+0x8ec>
 800d306:	4604      	mov	r4, r0
 800d308:	460d      	mov	r5, r1
 800d30a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800d30e:	e7c3      	b.n	800d298 <_vfiprintf_r+0x684>
 800d310:	469a      	mov	sl, r3
 800d312:	e7ed      	b.n	800d2f0 <_vfiprintf_r+0x6dc>
 800d314:	9a06      	ldr	r2, [sp, #24]
 800d316:	f004 030f 	and.w	r3, r4, #15
 800d31a:	5cd3      	ldrb	r3, [r2, r3]
 800d31c:	092a      	lsrs	r2, r5, #4
 800d31e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800d322:	0923      	lsrs	r3, r4, #4
 800d324:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800d328:	461c      	mov	r4, r3
 800d32a:	4615      	mov	r5, r2
 800d32c:	ea54 0305 	orrs.w	r3, r4, r5
 800d330:	d1f0      	bne.n	800d314 <_vfiprintf_r+0x700>
 800d332:	e0e5      	b.n	800d500 <_vfiprintf_r+0x8ec>
 800d334:	b933      	cbnz	r3, 800d344 <_vfiprintf_r+0x730>
 800d336:	f01a 0f01 	tst.w	sl, #1
 800d33a:	d003      	beq.n	800d344 <_vfiprintf_r+0x730>
 800d33c:	2330      	movs	r3, #48	; 0x30
 800d33e:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800d342:	e79e      	b.n	800d282 <_vfiprintf_r+0x66e>
 800d344:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800d348:	e0da      	b.n	800d500 <_vfiprintf_r+0x8ec>
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	f000 80a4 	beq.w	800d498 <_vfiprintf_r+0x884>
 800d350:	2100      	movs	r1, #0
 800d352:	46a3      	mov	fp, r4
 800d354:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800d358:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800d35c:	e5e8      	b.n	800cf30 <_vfiprintf_r+0x31c>
 800d35e:	4605      	mov	r5, r0
 800d360:	e68d      	b.n	800d07e <_vfiprintf_r+0x46a>
 800d362:	2010      	movs	r0, #16
 800d364:	2b07      	cmp	r3, #7
 800d366:	4402      	add	r2, r0
 800d368:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800d36c:	6070      	str	r0, [r6, #4]
 800d36e:	dd07      	ble.n	800d380 <_vfiprintf_r+0x76c>
 800d370:	4639      	mov	r1, r7
 800d372:	4648      	mov	r0, r9
 800d374:	aa0e      	add	r2, sp, #56	; 0x38
 800d376:	f7ff fc1a 	bl	800cbae <__sprint_r>
 800d37a:	2800      	cmp	r0, #0
 800d37c:	d16b      	bne.n	800d456 <_vfiprintf_r+0x842>
 800d37e:	a911      	add	r1, sp, #68	; 0x44
 800d380:	460e      	mov	r6, r1
 800d382:	3c10      	subs	r4, #16
 800d384:	e696      	b.n	800d0b4 <_vfiprintf_r+0x4a0>
 800d386:	460e      	mov	r6, r1
 800d388:	e6af      	b.n	800d0ea <_vfiprintf_r+0x4d6>
 800d38a:	bf00      	nop
 800d38c:	08016b24 	.word	0x08016b24
 800d390:	08016b34 	.word	0x08016b34
 800d394:	080168f5 	.word	0x080168f5
 800d398:	4639      	mov	r1, r7
 800d39a:	4648      	mov	r0, r9
 800d39c:	aa0e      	add	r2, sp, #56	; 0x38
 800d39e:	f7ff fc06 	bl	800cbae <__sprint_r>
 800d3a2:	2800      	cmp	r0, #0
 800d3a4:	d157      	bne.n	800d456 <_vfiprintf_r+0x842>
 800d3a6:	ae11      	add	r6, sp, #68	; 0x44
 800d3a8:	e6b1      	b.n	800d10e <_vfiprintf_r+0x4fa>
 800d3aa:	4639      	mov	r1, r7
 800d3ac:	4648      	mov	r0, r9
 800d3ae:	aa0e      	add	r2, sp, #56	; 0x38
 800d3b0:	f7ff fbfd 	bl	800cbae <__sprint_r>
 800d3b4:	2800      	cmp	r0, #0
 800d3b6:	d14e      	bne.n	800d456 <_vfiprintf_r+0x842>
 800d3b8:	ae11      	add	r6, sp, #68	; 0x44
 800d3ba:	e6b8      	b.n	800d12e <_vfiprintf_r+0x51a>
 800d3bc:	2010      	movs	r0, #16
 800d3be:	2b07      	cmp	r3, #7
 800d3c0:	4402      	add	r2, r0
 800d3c2:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800d3c6:	6070      	str	r0, [r6, #4]
 800d3c8:	dd07      	ble.n	800d3da <_vfiprintf_r+0x7c6>
 800d3ca:	4639      	mov	r1, r7
 800d3cc:	4648      	mov	r0, r9
 800d3ce:	aa0e      	add	r2, sp, #56	; 0x38
 800d3d0:	f7ff fbed 	bl	800cbae <__sprint_r>
 800d3d4:	2800      	cmp	r0, #0
 800d3d6:	d13e      	bne.n	800d456 <_vfiprintf_r+0x842>
 800d3d8:	a911      	add	r1, sp, #68	; 0x44
 800d3da:	460e      	mov	r6, r1
 800d3dc:	3c10      	subs	r4, #16
 800d3de:	e6ae      	b.n	800d13e <_vfiprintf_r+0x52a>
 800d3e0:	460e      	mov	r6, r1
 800d3e2:	e6c7      	b.n	800d174 <_vfiprintf_r+0x560>
 800d3e4:	2010      	movs	r0, #16
 800d3e6:	2b07      	cmp	r3, #7
 800d3e8:	4401      	add	r1, r0
 800d3ea:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800d3ee:	6070      	str	r0, [r6, #4]
 800d3f0:	dd06      	ble.n	800d400 <_vfiprintf_r+0x7ec>
 800d3f2:	4639      	mov	r1, r7
 800d3f4:	4648      	mov	r0, r9
 800d3f6:	aa0e      	add	r2, sp, #56	; 0x38
 800d3f8:	f7ff fbd9 	bl	800cbae <__sprint_r>
 800d3fc:	bb58      	cbnz	r0, 800d456 <_vfiprintf_r+0x842>
 800d3fe:	aa11      	add	r2, sp, #68	; 0x44
 800d400:	4616      	mov	r6, r2
 800d402:	3c10      	subs	r4, #16
 800d404:	e6bb      	b.n	800d17e <_vfiprintf_r+0x56a>
 800d406:	4616      	mov	r6, r2
 800d408:	e6d3      	b.n	800d1b2 <_vfiprintf_r+0x59e>
 800d40a:	4639      	mov	r1, r7
 800d40c:	4648      	mov	r0, r9
 800d40e:	aa0e      	add	r2, sp, #56	; 0x38
 800d410:	f7ff fbcd 	bl	800cbae <__sprint_r>
 800d414:	b9f8      	cbnz	r0, 800d456 <_vfiprintf_r+0x842>
 800d416:	ab11      	add	r3, sp, #68	; 0x44
 800d418:	e6da      	b.n	800d1d0 <_vfiprintf_r+0x5bc>
 800d41a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800d41e:	1a54      	subs	r4, r2, r1
 800d420:	2c00      	cmp	r4, #0
 800d422:	f77f aed9 	ble.w	800d1d8 <_vfiprintf_r+0x5c4>
 800d426:	2610      	movs	r6, #16
 800d428:	4d39      	ldr	r5, [pc, #228]	; (800d510 <_vfiprintf_r+0x8fc>)
 800d42a:	2c10      	cmp	r4, #16
 800d42c:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800d430:	601d      	str	r5, [r3, #0]
 800d432:	f102 0201 	add.w	r2, r2, #1
 800d436:	dc1d      	bgt.n	800d474 <_vfiprintf_r+0x860>
 800d438:	605c      	str	r4, [r3, #4]
 800d43a:	2a07      	cmp	r2, #7
 800d43c:	440c      	add	r4, r1
 800d43e:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800d442:	f77f aec9 	ble.w	800d1d8 <_vfiprintf_r+0x5c4>
 800d446:	4639      	mov	r1, r7
 800d448:	4648      	mov	r0, r9
 800d44a:	aa0e      	add	r2, sp, #56	; 0x38
 800d44c:	f7ff fbaf 	bl	800cbae <__sprint_r>
 800d450:	2800      	cmp	r0, #0
 800d452:	f43f aec1 	beq.w	800d1d8 <_vfiprintf_r+0x5c4>
 800d456:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d458:	07d9      	lsls	r1, r3, #31
 800d45a:	d405      	bmi.n	800d468 <_vfiprintf_r+0x854>
 800d45c:	89bb      	ldrh	r3, [r7, #12]
 800d45e:	059a      	lsls	r2, r3, #22
 800d460:	d402      	bmi.n	800d468 <_vfiprintf_r+0x854>
 800d462:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d464:	f7fe fd1d 	bl	800bea2 <__retarget_lock_release_recursive>
 800d468:	89bb      	ldrh	r3, [r7, #12]
 800d46a:	065b      	lsls	r3, r3, #25
 800d46c:	f57f ac03 	bpl.w	800cc76 <_vfiprintf_r+0x62>
 800d470:	f7ff bbfe 	b.w	800cc70 <_vfiprintf_r+0x5c>
 800d474:	3110      	adds	r1, #16
 800d476:	2a07      	cmp	r2, #7
 800d478:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800d47c:	605e      	str	r6, [r3, #4]
 800d47e:	dc02      	bgt.n	800d486 <_vfiprintf_r+0x872>
 800d480:	3308      	adds	r3, #8
 800d482:	3c10      	subs	r4, #16
 800d484:	e7d1      	b.n	800d42a <_vfiprintf_r+0x816>
 800d486:	4639      	mov	r1, r7
 800d488:	4648      	mov	r0, r9
 800d48a:	aa0e      	add	r2, sp, #56	; 0x38
 800d48c:	f7ff fb8f 	bl	800cbae <__sprint_r>
 800d490:	2800      	cmp	r0, #0
 800d492:	d1e0      	bne.n	800d456 <_vfiprintf_r+0x842>
 800d494:	ab11      	add	r3, sp, #68	; 0x44
 800d496:	e7f4      	b.n	800d482 <_vfiprintf_r+0x86e>
 800d498:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d49a:	b913      	cbnz	r3, 800d4a2 <_vfiprintf_r+0x88e>
 800d49c:	2300      	movs	r3, #0
 800d49e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d4a0:	e7d9      	b.n	800d456 <_vfiprintf_r+0x842>
 800d4a2:	4639      	mov	r1, r7
 800d4a4:	4648      	mov	r0, r9
 800d4a6:	aa0e      	add	r2, sp, #56	; 0x38
 800d4a8:	f7ff fb81 	bl	800cbae <__sprint_r>
 800d4ac:	2800      	cmp	r0, #0
 800d4ae:	d0f5      	beq.n	800d49c <_vfiprintf_r+0x888>
 800d4b0:	e7d1      	b.n	800d456 <_vfiprintf_r+0x842>
 800d4b2:	ea54 0205 	orrs.w	r2, r4, r5
 800d4b6:	f8cd a014 	str.w	sl, [sp, #20]
 800d4ba:	f43f ada4 	beq.w	800d006 <_vfiprintf_r+0x3f2>
 800d4be:	2b01      	cmp	r3, #1
 800d4c0:	f43f aed8 	beq.w	800d274 <_vfiprintf_r+0x660>
 800d4c4:	2b02      	cmp	r3, #2
 800d4c6:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800d4ca:	f43f af23 	beq.w	800d314 <_vfiprintf_r+0x700>
 800d4ce:	08e2      	lsrs	r2, r4, #3
 800d4d0:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800d4d4:	08e8      	lsrs	r0, r5, #3
 800d4d6:	f004 0307 	and.w	r3, r4, #7
 800d4da:	4605      	mov	r5, r0
 800d4dc:	4614      	mov	r4, r2
 800d4de:	3330      	adds	r3, #48	; 0x30
 800d4e0:	ea54 0205 	orrs.w	r2, r4, r5
 800d4e4:	4641      	mov	r1, r8
 800d4e6:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800d4ea:	d1f0      	bne.n	800d4ce <_vfiprintf_r+0x8ba>
 800d4ec:	9a05      	ldr	r2, [sp, #20]
 800d4ee:	07d0      	lsls	r0, r2, #31
 800d4f0:	d506      	bpl.n	800d500 <_vfiprintf_r+0x8ec>
 800d4f2:	2b30      	cmp	r3, #48	; 0x30
 800d4f4:	d004      	beq.n	800d500 <_vfiprintf_r+0x8ec>
 800d4f6:	2330      	movs	r3, #48	; 0x30
 800d4f8:	f808 3c01 	strb.w	r3, [r8, #-1]
 800d4fc:	f1a1 0802 	sub.w	r8, r1, #2
 800d500:	ab3a      	add	r3, sp, #232	; 0xe8
 800d502:	eba3 0308 	sub.w	r3, r3, r8
 800d506:	9d01      	ldr	r5, [sp, #4]
 800d508:	f8dd a014 	ldr.w	sl, [sp, #20]
 800d50c:	9301      	str	r3, [sp, #4]
 800d50e:	e5b6      	b.n	800d07e <_vfiprintf_r+0x46a>
 800d510:	08016b24 	.word	0x08016b24

0800d514 <__sbprintf>:
 800d514:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d516:	461f      	mov	r7, r3
 800d518:	898b      	ldrh	r3, [r1, #12]
 800d51a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800d51e:	f023 0302 	bic.w	r3, r3, #2
 800d522:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d526:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800d528:	4615      	mov	r5, r2
 800d52a:	9319      	str	r3, [sp, #100]	; 0x64
 800d52c:	89cb      	ldrh	r3, [r1, #14]
 800d52e:	4606      	mov	r6, r0
 800d530:	f8ad 300e 	strh.w	r3, [sp, #14]
 800d534:	69cb      	ldr	r3, [r1, #28]
 800d536:	a816      	add	r0, sp, #88	; 0x58
 800d538:	9307      	str	r3, [sp, #28]
 800d53a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800d53c:	460c      	mov	r4, r1
 800d53e:	9309      	str	r3, [sp, #36]	; 0x24
 800d540:	ab1a      	add	r3, sp, #104	; 0x68
 800d542:	9300      	str	r3, [sp, #0]
 800d544:	9304      	str	r3, [sp, #16]
 800d546:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d54a:	9302      	str	r3, [sp, #8]
 800d54c:	9305      	str	r3, [sp, #20]
 800d54e:	2300      	movs	r3, #0
 800d550:	9306      	str	r3, [sp, #24]
 800d552:	f7fe fca3 	bl	800be9c <__retarget_lock_init_recursive>
 800d556:	462a      	mov	r2, r5
 800d558:	463b      	mov	r3, r7
 800d55a:	4669      	mov	r1, sp
 800d55c:	4630      	mov	r0, r6
 800d55e:	f7ff fb59 	bl	800cc14 <_vfiprintf_r>
 800d562:	1e05      	subs	r5, r0, #0
 800d564:	db07      	blt.n	800d576 <__sbprintf+0x62>
 800d566:	4669      	mov	r1, sp
 800d568:	4630      	mov	r0, r6
 800d56a:	f7fe f96d 	bl	800b848 <_fflush_r>
 800d56e:	2800      	cmp	r0, #0
 800d570:	bf18      	it	ne
 800d572:	f04f 35ff 	movne.w	r5, #4294967295
 800d576:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800d57a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800d57c:	065b      	lsls	r3, r3, #25
 800d57e:	bf42      	ittt	mi
 800d580:	89a3      	ldrhmi	r3, [r4, #12]
 800d582:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800d586:	81a3      	strhmi	r3, [r4, #12]
 800d588:	f7fe fc89 	bl	800be9e <__retarget_lock_close_recursive>
 800d58c:	4628      	mov	r0, r5
 800d58e:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800d592:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d594 <__swbuf_r>:
 800d594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d596:	460e      	mov	r6, r1
 800d598:	4614      	mov	r4, r2
 800d59a:	4605      	mov	r5, r0
 800d59c:	b118      	cbz	r0, 800d5a6 <__swbuf_r+0x12>
 800d59e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d5a0:	b90b      	cbnz	r3, 800d5a6 <__swbuf_r+0x12>
 800d5a2:	f7fe f9bd 	bl	800b920 <__sinit>
 800d5a6:	69a3      	ldr	r3, [r4, #24]
 800d5a8:	60a3      	str	r3, [r4, #8]
 800d5aa:	89a3      	ldrh	r3, [r4, #12]
 800d5ac:	0719      	lsls	r1, r3, #28
 800d5ae:	d529      	bpl.n	800d604 <__swbuf_r+0x70>
 800d5b0:	6923      	ldr	r3, [r4, #16]
 800d5b2:	b33b      	cbz	r3, 800d604 <__swbuf_r+0x70>
 800d5b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5b8:	b2f6      	uxtb	r6, r6
 800d5ba:	049a      	lsls	r2, r3, #18
 800d5bc:	4637      	mov	r7, r6
 800d5be:	d52a      	bpl.n	800d616 <__swbuf_r+0x82>
 800d5c0:	6823      	ldr	r3, [r4, #0]
 800d5c2:	6920      	ldr	r0, [r4, #16]
 800d5c4:	1a18      	subs	r0, r3, r0
 800d5c6:	6963      	ldr	r3, [r4, #20]
 800d5c8:	4283      	cmp	r3, r0
 800d5ca:	dc04      	bgt.n	800d5d6 <__swbuf_r+0x42>
 800d5cc:	4621      	mov	r1, r4
 800d5ce:	4628      	mov	r0, r5
 800d5d0:	f7fe f93a 	bl	800b848 <_fflush_r>
 800d5d4:	b9e0      	cbnz	r0, 800d610 <__swbuf_r+0x7c>
 800d5d6:	68a3      	ldr	r3, [r4, #8]
 800d5d8:	3001      	adds	r0, #1
 800d5da:	3b01      	subs	r3, #1
 800d5dc:	60a3      	str	r3, [r4, #8]
 800d5de:	6823      	ldr	r3, [r4, #0]
 800d5e0:	1c5a      	adds	r2, r3, #1
 800d5e2:	6022      	str	r2, [r4, #0]
 800d5e4:	701e      	strb	r6, [r3, #0]
 800d5e6:	6963      	ldr	r3, [r4, #20]
 800d5e8:	4283      	cmp	r3, r0
 800d5ea:	d004      	beq.n	800d5f6 <__swbuf_r+0x62>
 800d5ec:	89a3      	ldrh	r3, [r4, #12]
 800d5ee:	07db      	lsls	r3, r3, #31
 800d5f0:	d506      	bpl.n	800d600 <__swbuf_r+0x6c>
 800d5f2:	2e0a      	cmp	r6, #10
 800d5f4:	d104      	bne.n	800d600 <__swbuf_r+0x6c>
 800d5f6:	4621      	mov	r1, r4
 800d5f8:	4628      	mov	r0, r5
 800d5fa:	f7fe f925 	bl	800b848 <_fflush_r>
 800d5fe:	b938      	cbnz	r0, 800d610 <__swbuf_r+0x7c>
 800d600:	4638      	mov	r0, r7
 800d602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d604:	4621      	mov	r1, r4
 800d606:	4628      	mov	r0, r5
 800d608:	f7fd f9dc 	bl	800a9c4 <__swsetup_r>
 800d60c:	2800      	cmp	r0, #0
 800d60e:	d0d1      	beq.n	800d5b4 <__swbuf_r+0x20>
 800d610:	f04f 37ff 	mov.w	r7, #4294967295
 800d614:	e7f4      	b.n	800d600 <__swbuf_r+0x6c>
 800d616:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d61a:	81a3      	strh	r3, [r4, #12]
 800d61c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d61e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d622:	6663      	str	r3, [r4, #100]	; 0x64
 800d624:	e7cc      	b.n	800d5c0 <__swbuf_r+0x2c>
	...

0800d628 <_write_r>:
 800d628:	b538      	push	{r3, r4, r5, lr}
 800d62a:	4604      	mov	r4, r0
 800d62c:	4608      	mov	r0, r1
 800d62e:	4611      	mov	r1, r2
 800d630:	2200      	movs	r2, #0
 800d632:	4d05      	ldr	r5, [pc, #20]	; (800d648 <_write_r+0x20>)
 800d634:	602a      	str	r2, [r5, #0]
 800d636:	461a      	mov	r2, r3
 800d638:	f7f5 fb6e 	bl	8002d18 <_write>
 800d63c:	1c43      	adds	r3, r0, #1
 800d63e:	d102      	bne.n	800d646 <_write_r+0x1e>
 800d640:	682b      	ldr	r3, [r5, #0]
 800d642:	b103      	cbz	r3, 800d646 <_write_r+0x1e>
 800d644:	6023      	str	r3, [r4, #0]
 800d646:	bd38      	pop	{r3, r4, r5, pc}
 800d648:	20001a6c 	.word	0x20001a6c

0800d64c <__register_exitproc>:
 800d64c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d650:	4d1c      	ldr	r5, [pc, #112]	; (800d6c4 <__register_exitproc+0x78>)
 800d652:	4606      	mov	r6, r0
 800d654:	6828      	ldr	r0, [r5, #0]
 800d656:	4698      	mov	r8, r3
 800d658:	460f      	mov	r7, r1
 800d65a:	4691      	mov	r9, r2
 800d65c:	f7fe fc20 	bl	800bea0 <__retarget_lock_acquire_recursive>
 800d660:	4b19      	ldr	r3, [pc, #100]	; (800d6c8 <__register_exitproc+0x7c>)
 800d662:	4628      	mov	r0, r5
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800d66a:	b91c      	cbnz	r4, 800d674 <__register_exitproc+0x28>
 800d66c:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800d670:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800d674:	6865      	ldr	r5, [r4, #4]
 800d676:	6800      	ldr	r0, [r0, #0]
 800d678:	2d1f      	cmp	r5, #31
 800d67a:	dd05      	ble.n	800d688 <__register_exitproc+0x3c>
 800d67c:	f7fe fc11 	bl	800bea2 <__retarget_lock_release_recursive>
 800d680:	f04f 30ff 	mov.w	r0, #4294967295
 800d684:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d688:	b19e      	cbz	r6, 800d6b2 <__register_exitproc+0x66>
 800d68a:	2201      	movs	r2, #1
 800d68c:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800d690:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800d694:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800d698:	40aa      	lsls	r2, r5
 800d69a:	4313      	orrs	r3, r2
 800d69c:	2e02      	cmp	r6, #2
 800d69e:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800d6a2:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800d6a6:	bf02      	ittt	eq
 800d6a8:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800d6ac:	431a      	orreq	r2, r3
 800d6ae:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800d6b2:	1c6b      	adds	r3, r5, #1
 800d6b4:	3502      	adds	r5, #2
 800d6b6:	6063      	str	r3, [r4, #4]
 800d6b8:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800d6bc:	f7fe fbf1 	bl	800bea2 <__retarget_lock_release_recursive>
 800d6c0:	2000      	movs	r0, #0
 800d6c2:	e7df      	b.n	800d684 <__register_exitproc+0x38>
 800d6c4:	20000870 	.word	0x20000870
 800d6c8:	080168d0 	.word	0x080168d0

0800d6cc <__assert_func>:
 800d6cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d6ce:	4614      	mov	r4, r2
 800d6d0:	461a      	mov	r2, r3
 800d6d2:	4b09      	ldr	r3, [pc, #36]	; (800d6f8 <__assert_func+0x2c>)
 800d6d4:	4605      	mov	r5, r0
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	68d8      	ldr	r0, [r3, #12]
 800d6da:	b14c      	cbz	r4, 800d6f0 <__assert_func+0x24>
 800d6dc:	4b07      	ldr	r3, [pc, #28]	; (800d6fc <__assert_func+0x30>)
 800d6de:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d6e2:	9100      	str	r1, [sp, #0]
 800d6e4:	462b      	mov	r3, r5
 800d6e6:	4906      	ldr	r1, [pc, #24]	; (800d700 <__assert_func+0x34>)
 800d6e8:	f000 f8a4 	bl	800d834 <fiprintf>
 800d6ec:	f000 f99f 	bl	800da2e <abort>
 800d6f0:	4b04      	ldr	r3, [pc, #16]	; (800d704 <__assert_func+0x38>)
 800d6f2:	461c      	mov	r4, r3
 800d6f4:	e7f3      	b.n	800d6de <__assert_func+0x12>
 800d6f6:	bf00      	nop
 800d6f8:	20000034 	.word	0x20000034
 800d6fc:	08016b44 	.word	0x08016b44
 800d700:	08016b51 	.word	0x08016b51
 800d704:	08016b7f 	.word	0x08016b7f

0800d708 <_calloc_r>:
 800d708:	b510      	push	{r4, lr}
 800d70a:	4351      	muls	r1, r2
 800d70c:	f7fa f9bc 	bl	8007a88 <_malloc_r>
 800d710:	4604      	mov	r4, r0
 800d712:	b198      	cbz	r0, 800d73c <_calloc_r+0x34>
 800d714:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800d718:	f022 0203 	bic.w	r2, r2, #3
 800d71c:	3a04      	subs	r2, #4
 800d71e:	2a24      	cmp	r2, #36	; 0x24
 800d720:	d81b      	bhi.n	800d75a <_calloc_r+0x52>
 800d722:	2a13      	cmp	r2, #19
 800d724:	d917      	bls.n	800d756 <_calloc_r+0x4e>
 800d726:	2100      	movs	r1, #0
 800d728:	2a1b      	cmp	r2, #27
 800d72a:	e9c0 1100 	strd	r1, r1, [r0]
 800d72e:	d807      	bhi.n	800d740 <_calloc_r+0x38>
 800d730:	f100 0308 	add.w	r3, r0, #8
 800d734:	2200      	movs	r2, #0
 800d736:	e9c3 2200 	strd	r2, r2, [r3]
 800d73a:	609a      	str	r2, [r3, #8]
 800d73c:	4620      	mov	r0, r4
 800d73e:	bd10      	pop	{r4, pc}
 800d740:	2a24      	cmp	r2, #36	; 0x24
 800d742:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800d746:	bf11      	iteee	ne
 800d748:	f100 0310 	addne.w	r3, r0, #16
 800d74c:	6101      	streq	r1, [r0, #16]
 800d74e:	f100 0318 	addeq.w	r3, r0, #24
 800d752:	6141      	streq	r1, [r0, #20]
 800d754:	e7ee      	b.n	800d734 <_calloc_r+0x2c>
 800d756:	4603      	mov	r3, r0
 800d758:	e7ec      	b.n	800d734 <_calloc_r+0x2c>
 800d75a:	2100      	movs	r1, #0
 800d75c:	f7fa fbd6 	bl	8007f0c <memset>
 800d760:	e7ec      	b.n	800d73c <_calloc_r+0x34>
	...

0800d764 <_close_r>:
 800d764:	b538      	push	{r3, r4, r5, lr}
 800d766:	2300      	movs	r3, #0
 800d768:	4d05      	ldr	r5, [pc, #20]	; (800d780 <_close_r+0x1c>)
 800d76a:	4604      	mov	r4, r0
 800d76c:	4608      	mov	r0, r1
 800d76e:	602b      	str	r3, [r5, #0]
 800d770:	f000 fa20 	bl	800dbb4 <_close>
 800d774:	1c43      	adds	r3, r0, #1
 800d776:	d102      	bne.n	800d77e <_close_r+0x1a>
 800d778:	682b      	ldr	r3, [r5, #0]
 800d77a:	b103      	cbz	r3, 800d77e <_close_r+0x1a>
 800d77c:	6023      	str	r3, [r4, #0]
 800d77e:	bd38      	pop	{r3, r4, r5, pc}
 800d780:	20001a6c 	.word	0x20001a6c

0800d784 <_fclose_r>:
 800d784:	b570      	push	{r4, r5, r6, lr}
 800d786:	4606      	mov	r6, r0
 800d788:	460c      	mov	r4, r1
 800d78a:	b911      	cbnz	r1, 800d792 <_fclose_r+0xe>
 800d78c:	2500      	movs	r5, #0
 800d78e:	4628      	mov	r0, r5
 800d790:	bd70      	pop	{r4, r5, r6, pc}
 800d792:	b118      	cbz	r0, 800d79c <_fclose_r+0x18>
 800d794:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d796:	b90b      	cbnz	r3, 800d79c <_fclose_r+0x18>
 800d798:	f7fe f8c2 	bl	800b920 <__sinit>
 800d79c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d79e:	07d8      	lsls	r0, r3, #31
 800d7a0:	d405      	bmi.n	800d7ae <_fclose_r+0x2a>
 800d7a2:	89a3      	ldrh	r3, [r4, #12]
 800d7a4:	0599      	lsls	r1, r3, #22
 800d7a6:	d402      	bmi.n	800d7ae <_fclose_r+0x2a>
 800d7a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d7aa:	f7fe fb79 	bl	800bea0 <__retarget_lock_acquire_recursive>
 800d7ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d7b2:	b93b      	cbnz	r3, 800d7c4 <_fclose_r+0x40>
 800d7b4:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800d7b6:	f015 0501 	ands.w	r5, r5, #1
 800d7ba:	d1e7      	bne.n	800d78c <_fclose_r+0x8>
 800d7bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d7be:	f7fe fb70 	bl	800bea2 <__retarget_lock_release_recursive>
 800d7c2:	e7e4      	b.n	800d78e <_fclose_r+0xa>
 800d7c4:	4621      	mov	r1, r4
 800d7c6:	4630      	mov	r0, r6
 800d7c8:	f7fd ffb0 	bl	800b72c <__sflush_r>
 800d7cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800d7ce:	4605      	mov	r5, r0
 800d7d0:	b133      	cbz	r3, 800d7e0 <_fclose_r+0x5c>
 800d7d2:	4630      	mov	r0, r6
 800d7d4:	69e1      	ldr	r1, [r4, #28]
 800d7d6:	4798      	blx	r3
 800d7d8:	2800      	cmp	r0, #0
 800d7da:	bfb8      	it	lt
 800d7dc:	f04f 35ff 	movlt.w	r5, #4294967295
 800d7e0:	89a3      	ldrh	r3, [r4, #12]
 800d7e2:	061a      	lsls	r2, r3, #24
 800d7e4:	d503      	bpl.n	800d7ee <_fclose_r+0x6a>
 800d7e6:	4630      	mov	r0, r6
 800d7e8:	6921      	ldr	r1, [r4, #16]
 800d7ea:	f7fe f929 	bl	800ba40 <_free_r>
 800d7ee:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800d7f0:	b141      	cbz	r1, 800d804 <_fclose_r+0x80>
 800d7f2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800d7f6:	4299      	cmp	r1, r3
 800d7f8:	d002      	beq.n	800d800 <_fclose_r+0x7c>
 800d7fa:	4630      	mov	r0, r6
 800d7fc:	f7fe f920 	bl	800ba40 <_free_r>
 800d800:	2300      	movs	r3, #0
 800d802:	6323      	str	r3, [r4, #48]	; 0x30
 800d804:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800d806:	b121      	cbz	r1, 800d812 <_fclose_r+0x8e>
 800d808:	4630      	mov	r0, r6
 800d80a:	f7fe f919 	bl	800ba40 <_free_r>
 800d80e:	2300      	movs	r3, #0
 800d810:	6463      	str	r3, [r4, #68]	; 0x44
 800d812:	f7fe f86d 	bl	800b8f0 <__sfp_lock_acquire>
 800d816:	2300      	movs	r3, #0
 800d818:	81a3      	strh	r3, [r4, #12]
 800d81a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d81c:	07db      	lsls	r3, r3, #31
 800d81e:	d402      	bmi.n	800d826 <_fclose_r+0xa2>
 800d820:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d822:	f7fe fb3e 	bl	800bea2 <__retarget_lock_release_recursive>
 800d826:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d828:	f7fe fb39 	bl	800be9e <__retarget_lock_close_recursive>
 800d82c:	f7fe f866 	bl	800b8fc <__sfp_lock_release>
 800d830:	e7ad      	b.n	800d78e <_fclose_r+0xa>
	...

0800d834 <fiprintf>:
 800d834:	b40e      	push	{r1, r2, r3}
 800d836:	b503      	push	{r0, r1, lr}
 800d838:	4601      	mov	r1, r0
 800d83a:	ab03      	add	r3, sp, #12
 800d83c:	4805      	ldr	r0, [pc, #20]	; (800d854 <fiprintf+0x20>)
 800d83e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d842:	6800      	ldr	r0, [r0, #0]
 800d844:	9301      	str	r3, [sp, #4]
 800d846:	f7ff f9e5 	bl	800cc14 <_vfiprintf_r>
 800d84a:	b002      	add	sp, #8
 800d84c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d850:	b003      	add	sp, #12
 800d852:	4770      	bx	lr
 800d854:	20000034 	.word	0x20000034

0800d858 <__fputwc>:
 800d858:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d85c:	4680      	mov	r8, r0
 800d85e:	460e      	mov	r6, r1
 800d860:	4615      	mov	r5, r2
 800d862:	f000 f885 	bl	800d970 <__locale_mb_cur_max>
 800d866:	2801      	cmp	r0, #1
 800d868:	4604      	mov	r4, r0
 800d86a:	d11b      	bne.n	800d8a4 <__fputwc+0x4c>
 800d86c:	1e73      	subs	r3, r6, #1
 800d86e:	2bfe      	cmp	r3, #254	; 0xfe
 800d870:	d818      	bhi.n	800d8a4 <__fputwc+0x4c>
 800d872:	f88d 6004 	strb.w	r6, [sp, #4]
 800d876:	2700      	movs	r7, #0
 800d878:	f10d 0904 	add.w	r9, sp, #4
 800d87c:	42a7      	cmp	r7, r4
 800d87e:	d020      	beq.n	800d8c2 <__fputwc+0x6a>
 800d880:	68ab      	ldr	r3, [r5, #8]
 800d882:	f817 1009 	ldrb.w	r1, [r7, r9]
 800d886:	3b01      	subs	r3, #1
 800d888:	2b00      	cmp	r3, #0
 800d88a:	60ab      	str	r3, [r5, #8]
 800d88c:	da04      	bge.n	800d898 <__fputwc+0x40>
 800d88e:	69aa      	ldr	r2, [r5, #24]
 800d890:	4293      	cmp	r3, r2
 800d892:	db1a      	blt.n	800d8ca <__fputwc+0x72>
 800d894:	290a      	cmp	r1, #10
 800d896:	d018      	beq.n	800d8ca <__fputwc+0x72>
 800d898:	682b      	ldr	r3, [r5, #0]
 800d89a:	1c5a      	adds	r2, r3, #1
 800d89c:	602a      	str	r2, [r5, #0]
 800d89e:	7019      	strb	r1, [r3, #0]
 800d8a0:	3701      	adds	r7, #1
 800d8a2:	e7eb      	b.n	800d87c <__fputwc+0x24>
 800d8a4:	4632      	mov	r2, r6
 800d8a6:	4640      	mov	r0, r8
 800d8a8:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800d8ac:	a901      	add	r1, sp, #4
 800d8ae:	f000 f89b 	bl	800d9e8 <_wcrtomb_r>
 800d8b2:	1c42      	adds	r2, r0, #1
 800d8b4:	4604      	mov	r4, r0
 800d8b6:	d1de      	bne.n	800d876 <__fputwc+0x1e>
 800d8b8:	4606      	mov	r6, r0
 800d8ba:	89ab      	ldrh	r3, [r5, #12]
 800d8bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d8c0:	81ab      	strh	r3, [r5, #12]
 800d8c2:	4630      	mov	r0, r6
 800d8c4:	b003      	add	sp, #12
 800d8c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d8ca:	462a      	mov	r2, r5
 800d8cc:	4640      	mov	r0, r8
 800d8ce:	f7ff fe61 	bl	800d594 <__swbuf_r>
 800d8d2:	1c43      	adds	r3, r0, #1
 800d8d4:	d1e4      	bne.n	800d8a0 <__fputwc+0x48>
 800d8d6:	4606      	mov	r6, r0
 800d8d8:	e7f3      	b.n	800d8c2 <__fputwc+0x6a>

0800d8da <_fputwc_r>:
 800d8da:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800d8dc:	b570      	push	{r4, r5, r6, lr}
 800d8de:	07db      	lsls	r3, r3, #31
 800d8e0:	4605      	mov	r5, r0
 800d8e2:	460e      	mov	r6, r1
 800d8e4:	4614      	mov	r4, r2
 800d8e6:	d405      	bmi.n	800d8f4 <_fputwc_r+0x1a>
 800d8e8:	8993      	ldrh	r3, [r2, #12]
 800d8ea:	0598      	lsls	r0, r3, #22
 800d8ec:	d402      	bmi.n	800d8f4 <_fputwc_r+0x1a>
 800d8ee:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800d8f0:	f7fe fad6 	bl	800bea0 <__retarget_lock_acquire_recursive>
 800d8f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8f8:	0499      	lsls	r1, r3, #18
 800d8fa:	d406      	bmi.n	800d90a <_fputwc_r+0x30>
 800d8fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d900:	81a3      	strh	r3, [r4, #12]
 800d902:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d904:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d908:	6663      	str	r3, [r4, #100]	; 0x64
 800d90a:	4622      	mov	r2, r4
 800d90c:	4628      	mov	r0, r5
 800d90e:	4631      	mov	r1, r6
 800d910:	f7ff ffa2 	bl	800d858 <__fputwc>
 800d914:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d916:	4605      	mov	r5, r0
 800d918:	07da      	lsls	r2, r3, #31
 800d91a:	d405      	bmi.n	800d928 <_fputwc_r+0x4e>
 800d91c:	89a3      	ldrh	r3, [r4, #12]
 800d91e:	059b      	lsls	r3, r3, #22
 800d920:	d402      	bmi.n	800d928 <_fputwc_r+0x4e>
 800d922:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d924:	f7fe fabd 	bl	800bea2 <__retarget_lock_release_recursive>
 800d928:	4628      	mov	r0, r5
 800d92a:	bd70      	pop	{r4, r5, r6, pc}

0800d92c <_fstat_r>:
 800d92c:	b538      	push	{r3, r4, r5, lr}
 800d92e:	2300      	movs	r3, #0
 800d930:	4d06      	ldr	r5, [pc, #24]	; (800d94c <_fstat_r+0x20>)
 800d932:	4604      	mov	r4, r0
 800d934:	4608      	mov	r0, r1
 800d936:	4611      	mov	r1, r2
 800d938:	602b      	str	r3, [r5, #0]
 800d93a:	f7f5 f915 	bl	8002b68 <_fstat>
 800d93e:	1c43      	adds	r3, r0, #1
 800d940:	d102      	bne.n	800d948 <_fstat_r+0x1c>
 800d942:	682b      	ldr	r3, [r5, #0]
 800d944:	b103      	cbz	r3, 800d948 <_fstat_r+0x1c>
 800d946:	6023      	str	r3, [r4, #0]
 800d948:	bd38      	pop	{r3, r4, r5, pc}
 800d94a:	bf00      	nop
 800d94c:	20001a6c 	.word	0x20001a6c

0800d950 <_isatty_r>:
 800d950:	b538      	push	{r3, r4, r5, lr}
 800d952:	2300      	movs	r3, #0
 800d954:	4d05      	ldr	r5, [pc, #20]	; (800d96c <_isatty_r+0x1c>)
 800d956:	4604      	mov	r4, r0
 800d958:	4608      	mov	r0, r1
 800d95a:	602b      	str	r3, [r5, #0]
 800d95c:	f000 f950 	bl	800dc00 <_isatty>
 800d960:	1c43      	adds	r3, r0, #1
 800d962:	d102      	bne.n	800d96a <_isatty_r+0x1a>
 800d964:	682b      	ldr	r3, [r5, #0]
 800d966:	b103      	cbz	r3, 800d96a <_isatty_r+0x1a>
 800d968:	6023      	str	r3, [r4, #0]
 800d96a:	bd38      	pop	{r3, r4, r5, pc}
 800d96c:	20001a6c 	.word	0x20001a6c

0800d970 <__locale_mb_cur_max>:
 800d970:	4b01      	ldr	r3, [pc, #4]	; (800d978 <__locale_mb_cur_max+0x8>)
 800d972:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800d976:	4770      	bx	lr
 800d978:	20000874 	.word	0x20000874

0800d97c <_lseek_r>:
 800d97c:	b538      	push	{r3, r4, r5, lr}
 800d97e:	4604      	mov	r4, r0
 800d980:	4608      	mov	r0, r1
 800d982:	4611      	mov	r1, r2
 800d984:	2200      	movs	r2, #0
 800d986:	4d05      	ldr	r5, [pc, #20]	; (800d99c <_lseek_r+0x20>)
 800d988:	602a      	str	r2, [r5, #0]
 800d98a:	461a      	mov	r2, r3
 800d98c:	f000 f902 	bl	800db94 <_lseek>
 800d990:	1c43      	adds	r3, r0, #1
 800d992:	d102      	bne.n	800d99a <_lseek_r+0x1e>
 800d994:	682b      	ldr	r3, [r5, #0]
 800d996:	b103      	cbz	r3, 800d99a <_lseek_r+0x1e>
 800d998:	6023      	str	r3, [r4, #0]
 800d99a:	bd38      	pop	{r3, r4, r5, pc}
 800d99c:	20001a6c 	.word	0x20001a6c

0800d9a0 <__ascii_mbtowc>:
 800d9a0:	b082      	sub	sp, #8
 800d9a2:	b901      	cbnz	r1, 800d9a6 <__ascii_mbtowc+0x6>
 800d9a4:	a901      	add	r1, sp, #4
 800d9a6:	b142      	cbz	r2, 800d9ba <__ascii_mbtowc+0x1a>
 800d9a8:	b14b      	cbz	r3, 800d9be <__ascii_mbtowc+0x1e>
 800d9aa:	7813      	ldrb	r3, [r2, #0]
 800d9ac:	600b      	str	r3, [r1, #0]
 800d9ae:	7812      	ldrb	r2, [r2, #0]
 800d9b0:	1e10      	subs	r0, r2, #0
 800d9b2:	bf18      	it	ne
 800d9b4:	2001      	movne	r0, #1
 800d9b6:	b002      	add	sp, #8
 800d9b8:	4770      	bx	lr
 800d9ba:	4610      	mov	r0, r2
 800d9bc:	e7fb      	b.n	800d9b6 <__ascii_mbtowc+0x16>
 800d9be:	f06f 0001 	mvn.w	r0, #1
 800d9c2:	e7f8      	b.n	800d9b6 <__ascii_mbtowc+0x16>

0800d9c4 <_read_r>:
 800d9c4:	b538      	push	{r3, r4, r5, lr}
 800d9c6:	4604      	mov	r4, r0
 800d9c8:	4608      	mov	r0, r1
 800d9ca:	4611      	mov	r1, r2
 800d9cc:	2200      	movs	r2, #0
 800d9ce:	4d05      	ldr	r5, [pc, #20]	; (800d9e4 <_read_r+0x20>)
 800d9d0:	602a      	str	r2, [r5, #0]
 800d9d2:	461a      	mov	r2, r3
 800d9d4:	f7f5 f962 	bl	8002c9c <_read>
 800d9d8:	1c43      	adds	r3, r0, #1
 800d9da:	d102      	bne.n	800d9e2 <_read_r+0x1e>
 800d9dc:	682b      	ldr	r3, [r5, #0]
 800d9de:	b103      	cbz	r3, 800d9e2 <_read_r+0x1e>
 800d9e0:	6023      	str	r3, [r4, #0]
 800d9e2:	bd38      	pop	{r3, r4, r5, pc}
 800d9e4:	20001a6c 	.word	0x20001a6c

0800d9e8 <_wcrtomb_r>:
 800d9e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d9ea:	4c09      	ldr	r4, [pc, #36]	; (800da10 <_wcrtomb_r+0x28>)
 800d9ec:	4605      	mov	r5, r0
 800d9ee:	461e      	mov	r6, r3
 800d9f0:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800d9f4:	b085      	sub	sp, #20
 800d9f6:	b909      	cbnz	r1, 800d9fc <_wcrtomb_r+0x14>
 800d9f8:	460a      	mov	r2, r1
 800d9fa:	a901      	add	r1, sp, #4
 800d9fc:	47b8      	blx	r7
 800d9fe:	1c43      	adds	r3, r0, #1
 800da00:	bf01      	itttt	eq
 800da02:	2300      	moveq	r3, #0
 800da04:	6033      	streq	r3, [r6, #0]
 800da06:	238a      	moveq	r3, #138	; 0x8a
 800da08:	602b      	streq	r3, [r5, #0]
 800da0a:	b005      	add	sp, #20
 800da0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da0e:	bf00      	nop
 800da10:	20000874 	.word	0x20000874

0800da14 <__ascii_wctomb>:
 800da14:	4603      	mov	r3, r0
 800da16:	4608      	mov	r0, r1
 800da18:	b141      	cbz	r1, 800da2c <__ascii_wctomb+0x18>
 800da1a:	2aff      	cmp	r2, #255	; 0xff
 800da1c:	d904      	bls.n	800da28 <__ascii_wctomb+0x14>
 800da1e:	228a      	movs	r2, #138	; 0x8a
 800da20:	f04f 30ff 	mov.w	r0, #4294967295
 800da24:	601a      	str	r2, [r3, #0]
 800da26:	4770      	bx	lr
 800da28:	2001      	movs	r0, #1
 800da2a:	700a      	strb	r2, [r1, #0]
 800da2c:	4770      	bx	lr

0800da2e <abort>:
 800da2e:	2006      	movs	r0, #6
 800da30:	b508      	push	{r3, lr}
 800da32:	f000 f82d 	bl	800da90 <raise>
 800da36:	2001      	movs	r0, #1
 800da38:	f7f5 f88a 	bl	8002b50 <_exit>

0800da3c <_raise_r>:
 800da3c:	291f      	cmp	r1, #31
 800da3e:	b538      	push	{r3, r4, r5, lr}
 800da40:	4604      	mov	r4, r0
 800da42:	460d      	mov	r5, r1
 800da44:	d904      	bls.n	800da50 <_raise_r+0x14>
 800da46:	2316      	movs	r3, #22
 800da48:	6003      	str	r3, [r0, #0]
 800da4a:	f04f 30ff 	mov.w	r0, #4294967295
 800da4e:	bd38      	pop	{r3, r4, r5, pc}
 800da50:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800da54:	b112      	cbz	r2, 800da5c <_raise_r+0x20>
 800da56:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800da5a:	b94b      	cbnz	r3, 800da70 <_raise_r+0x34>
 800da5c:	4620      	mov	r0, r4
 800da5e:	f000 f831 	bl	800dac4 <_getpid_r>
 800da62:	462a      	mov	r2, r5
 800da64:	4601      	mov	r1, r0
 800da66:	4620      	mov	r0, r4
 800da68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da6c:	f000 b818 	b.w	800daa0 <_kill_r>
 800da70:	2b01      	cmp	r3, #1
 800da72:	d00a      	beq.n	800da8a <_raise_r+0x4e>
 800da74:	1c59      	adds	r1, r3, #1
 800da76:	d103      	bne.n	800da80 <_raise_r+0x44>
 800da78:	2316      	movs	r3, #22
 800da7a:	6003      	str	r3, [r0, #0]
 800da7c:	2001      	movs	r0, #1
 800da7e:	e7e6      	b.n	800da4e <_raise_r+0x12>
 800da80:	2400      	movs	r4, #0
 800da82:	4628      	mov	r0, r5
 800da84:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800da88:	4798      	blx	r3
 800da8a:	2000      	movs	r0, #0
 800da8c:	e7df      	b.n	800da4e <_raise_r+0x12>
	...

0800da90 <raise>:
 800da90:	4b02      	ldr	r3, [pc, #8]	; (800da9c <raise+0xc>)
 800da92:	4601      	mov	r1, r0
 800da94:	6818      	ldr	r0, [r3, #0]
 800da96:	f7ff bfd1 	b.w	800da3c <_raise_r>
 800da9a:	bf00      	nop
 800da9c:	20000034 	.word	0x20000034

0800daa0 <_kill_r>:
 800daa0:	b538      	push	{r3, r4, r5, lr}
 800daa2:	2300      	movs	r3, #0
 800daa4:	4d06      	ldr	r5, [pc, #24]	; (800dac0 <_kill_r+0x20>)
 800daa6:	4604      	mov	r4, r0
 800daa8:	4608      	mov	r0, r1
 800daaa:	4611      	mov	r1, r2
 800daac:	602b      	str	r3, [r5, #0]
 800daae:	f7f5 f871 	bl	8002b94 <_kill>
 800dab2:	1c43      	adds	r3, r0, #1
 800dab4:	d102      	bne.n	800dabc <_kill_r+0x1c>
 800dab6:	682b      	ldr	r3, [r5, #0]
 800dab8:	b103      	cbz	r3, 800dabc <_kill_r+0x1c>
 800daba:	6023      	str	r3, [r4, #0]
 800dabc:	bd38      	pop	{r3, r4, r5, pc}
 800dabe:	bf00      	nop
 800dac0:	20001a6c 	.word	0x20001a6c

0800dac4 <_getpid_r>:
 800dac4:	f7f5 b85f 	b.w	8002b86 <_getpid>

0800dac8 <findslot>:
 800dac8:	4b0a      	ldr	r3, [pc, #40]	; (800daf4 <findslot+0x2c>)
 800daca:	b510      	push	{r4, lr}
 800dacc:	4604      	mov	r4, r0
 800dace:	6818      	ldr	r0, [r3, #0]
 800dad0:	b118      	cbz	r0, 800dada <findslot+0x12>
 800dad2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800dad4:	b90b      	cbnz	r3, 800dada <findslot+0x12>
 800dad6:	f7fd ff23 	bl	800b920 <__sinit>
 800dada:	2c13      	cmp	r4, #19
 800dadc:	d807      	bhi.n	800daee <findslot+0x26>
 800dade:	4806      	ldr	r0, [pc, #24]	; (800daf8 <findslot+0x30>)
 800dae0:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800dae4:	3201      	adds	r2, #1
 800dae6:	d002      	beq.n	800daee <findslot+0x26>
 800dae8:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800daec:	bd10      	pop	{r4, pc}
 800daee:	2000      	movs	r0, #0
 800daf0:	e7fc      	b.n	800daec <findslot+0x24>
 800daf2:	bf00      	nop
 800daf4:	20000034 	.word	0x20000034
 800daf8:	200019ac 	.word	0x200019ac

0800dafc <checkerror>:
 800dafc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dafe:	1c43      	adds	r3, r0, #1
 800db00:	4604      	mov	r4, r0
 800db02:	d109      	bne.n	800db18 <checkerror+0x1c>
 800db04:	f7f9 ff8e 	bl	8007a24 <__errno>
 800db08:	2613      	movs	r6, #19
 800db0a:	4605      	mov	r5, r0
 800db0c:	2700      	movs	r7, #0
 800db0e:	4630      	mov	r0, r6
 800db10:	4639      	mov	r1, r7
 800db12:	beab      	bkpt	0x00ab
 800db14:	4606      	mov	r6, r0
 800db16:	602e      	str	r6, [r5, #0]
 800db18:	4620      	mov	r0, r4
 800db1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800db1c <_swilseek>:
 800db1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800db1e:	460c      	mov	r4, r1
 800db20:	4616      	mov	r6, r2
 800db22:	f7ff ffd1 	bl	800dac8 <findslot>
 800db26:	4605      	mov	r5, r0
 800db28:	b940      	cbnz	r0, 800db3c <_swilseek+0x20>
 800db2a:	f7f9 ff7b 	bl	8007a24 <__errno>
 800db2e:	2309      	movs	r3, #9
 800db30:	6003      	str	r3, [r0, #0]
 800db32:	f04f 34ff 	mov.w	r4, #4294967295
 800db36:	4620      	mov	r0, r4
 800db38:	b003      	add	sp, #12
 800db3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db3c:	2e02      	cmp	r6, #2
 800db3e:	d903      	bls.n	800db48 <_swilseek+0x2c>
 800db40:	f7f9 ff70 	bl	8007a24 <__errno>
 800db44:	2316      	movs	r3, #22
 800db46:	e7f3      	b.n	800db30 <_swilseek+0x14>
 800db48:	2e01      	cmp	r6, #1
 800db4a:	d112      	bne.n	800db72 <_swilseek+0x56>
 800db4c:	6843      	ldr	r3, [r0, #4]
 800db4e:	18e4      	adds	r4, r4, r3
 800db50:	d4f6      	bmi.n	800db40 <_swilseek+0x24>
 800db52:	682b      	ldr	r3, [r5, #0]
 800db54:	260a      	movs	r6, #10
 800db56:	466f      	mov	r7, sp
 800db58:	e9cd 3400 	strd	r3, r4, [sp]
 800db5c:	4630      	mov	r0, r6
 800db5e:	4639      	mov	r1, r7
 800db60:	beab      	bkpt	0x00ab
 800db62:	4606      	mov	r6, r0
 800db64:	4630      	mov	r0, r6
 800db66:	f7ff ffc9 	bl	800dafc <checkerror>
 800db6a:	2800      	cmp	r0, #0
 800db6c:	dbe1      	blt.n	800db32 <_swilseek+0x16>
 800db6e:	606c      	str	r4, [r5, #4]
 800db70:	e7e1      	b.n	800db36 <_swilseek+0x1a>
 800db72:	2e02      	cmp	r6, #2
 800db74:	d1ed      	bne.n	800db52 <_swilseek+0x36>
 800db76:	6803      	ldr	r3, [r0, #0]
 800db78:	260c      	movs	r6, #12
 800db7a:	466f      	mov	r7, sp
 800db7c:	9300      	str	r3, [sp, #0]
 800db7e:	4630      	mov	r0, r6
 800db80:	4639      	mov	r1, r7
 800db82:	beab      	bkpt	0x00ab
 800db84:	4606      	mov	r6, r0
 800db86:	4630      	mov	r0, r6
 800db88:	f7ff ffb8 	bl	800dafc <checkerror>
 800db8c:	1c43      	adds	r3, r0, #1
 800db8e:	d0d0      	beq.n	800db32 <_swilseek+0x16>
 800db90:	4404      	add	r4, r0
 800db92:	e7de      	b.n	800db52 <_swilseek+0x36>

0800db94 <_lseek>:
 800db94:	f7ff bfc2 	b.w	800db1c <_swilseek>

0800db98 <_swiclose>:
 800db98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800db9a:	2402      	movs	r4, #2
 800db9c:	9001      	str	r0, [sp, #4]
 800db9e:	ad01      	add	r5, sp, #4
 800dba0:	4620      	mov	r0, r4
 800dba2:	4629      	mov	r1, r5
 800dba4:	beab      	bkpt	0x00ab
 800dba6:	4604      	mov	r4, r0
 800dba8:	4620      	mov	r0, r4
 800dbaa:	f7ff ffa7 	bl	800dafc <checkerror>
 800dbae:	b003      	add	sp, #12
 800dbb0:	bd30      	pop	{r4, r5, pc}
	...

0800dbb4 <_close>:
 800dbb4:	b538      	push	{r3, r4, r5, lr}
 800dbb6:	4605      	mov	r5, r0
 800dbb8:	f7ff ff86 	bl	800dac8 <findslot>
 800dbbc:	4604      	mov	r4, r0
 800dbbe:	b930      	cbnz	r0, 800dbce <_close+0x1a>
 800dbc0:	f7f9 ff30 	bl	8007a24 <__errno>
 800dbc4:	2309      	movs	r3, #9
 800dbc6:	6003      	str	r3, [r0, #0]
 800dbc8:	f04f 30ff 	mov.w	r0, #4294967295
 800dbcc:	bd38      	pop	{r3, r4, r5, pc}
 800dbce:	3d01      	subs	r5, #1
 800dbd0:	2d01      	cmp	r5, #1
 800dbd2:	d809      	bhi.n	800dbe8 <_close+0x34>
 800dbd4:	4b09      	ldr	r3, [pc, #36]	; (800dbfc <_close+0x48>)
 800dbd6:	689a      	ldr	r2, [r3, #8]
 800dbd8:	691b      	ldr	r3, [r3, #16]
 800dbda:	429a      	cmp	r2, r3
 800dbdc:	d104      	bne.n	800dbe8 <_close+0x34>
 800dbde:	f04f 33ff 	mov.w	r3, #4294967295
 800dbe2:	6003      	str	r3, [r0, #0]
 800dbe4:	2000      	movs	r0, #0
 800dbe6:	e7f1      	b.n	800dbcc <_close+0x18>
 800dbe8:	6820      	ldr	r0, [r4, #0]
 800dbea:	f7ff ffd5 	bl	800db98 <_swiclose>
 800dbee:	2800      	cmp	r0, #0
 800dbf0:	d1ec      	bne.n	800dbcc <_close+0x18>
 800dbf2:	f04f 33ff 	mov.w	r3, #4294967295
 800dbf6:	6023      	str	r3, [r4, #0]
 800dbf8:	e7e8      	b.n	800dbcc <_close+0x18>
 800dbfa:	bf00      	nop
 800dbfc:	200019ac 	.word	0x200019ac

0800dc00 <_isatty>:
 800dc00:	b570      	push	{r4, r5, r6, lr}
 800dc02:	f7ff ff61 	bl	800dac8 <findslot>
 800dc06:	2509      	movs	r5, #9
 800dc08:	4604      	mov	r4, r0
 800dc0a:	b920      	cbnz	r0, 800dc16 <_isatty+0x16>
 800dc0c:	f7f9 ff0a 	bl	8007a24 <__errno>
 800dc10:	6005      	str	r5, [r0, #0]
 800dc12:	4620      	mov	r0, r4
 800dc14:	bd70      	pop	{r4, r5, r6, pc}
 800dc16:	4628      	mov	r0, r5
 800dc18:	4621      	mov	r1, r4
 800dc1a:	beab      	bkpt	0x00ab
 800dc1c:	4604      	mov	r4, r0
 800dc1e:	2c01      	cmp	r4, #1
 800dc20:	d0f7      	beq.n	800dc12 <_isatty+0x12>
 800dc22:	f7f9 feff 	bl	8007a24 <__errno>
 800dc26:	2400      	movs	r4, #0
 800dc28:	4605      	mov	r5, r0
 800dc2a:	2613      	movs	r6, #19
 800dc2c:	4630      	mov	r0, r6
 800dc2e:	4621      	mov	r1, r4
 800dc30:	beab      	bkpt	0x00ab
 800dc32:	4606      	mov	r6, r0
 800dc34:	602e      	str	r6, [r5, #0]
 800dc36:	e7ec      	b.n	800dc12 <_isatty+0x12>

0800dc38 <_init>:
 800dc38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc3a:	bf00      	nop
 800dc3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc3e:	bc08      	pop	{r3}
 800dc40:	469e      	mov	lr, r3
 800dc42:	4770      	bx	lr

0800dc44 <_fini>:
 800dc44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc46:	bf00      	nop
 800dc48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc4a:	bc08      	pop	{r3}
 800dc4c:	469e      	mov	lr, r3
 800dc4e:	4770      	bx	lr
