filelist.txt
platform_setup.tcl
top.v
uart.qpf
uart.qsf
uart.qsys
uart.sopcinfo
output_files\Chain3.cdf
output_files\uart.fit.smsg
output_files\uart.sof
software\software.zip
uart\uart.bsf
uart\uart.cmp
uart\uart.csv
uart\uart.html
uart\uart.spd
uart\uart.xml
uart\uart_bb.v
uart\uart_generation.rpt
uart\uart_generation_previous.rpt
uart\uart_inst.v
uart\uart_inst.vhd
uart\simulation\uart.sip
uart\simulation\uart.v
uart\simulation\aldec\rivierapro_setup.tcl
uart\simulation\cadence\cds.lib
uart\simulation\cadence\hdl.var
uart\simulation\cadence\ncsim_setup.sh
uart\simulation\cadence\cds_libs\avalon_st_adapter.cds.lib
uart\simulation\cadence\cds_libs\cmd_demux.cds.lib
uart\simulation\cadence\cds_libs\cmd_demux_001.cds.lib
uart\simulation\cadence\cds_libs\cmd_mux.cds.lib
uart\simulation\cadence\cds_libs\cmd_mux_001.cds.lib
uart\simulation\cadence\cds_libs\cpu.cds.lib
uart\simulation\cadence\cds_libs\error_adapter_0.cds.lib
uart\simulation\cadence\cds_libs\irq_mapper.cds.lib
uart\simulation\cadence\cds_libs\jtag_uart_0.cds.lib
uart\simulation\cadence\cds_libs\jtag_uart_0_avalon_jtag_slave_agent.cds.lib
uart\simulation\cadence\cds_libs\jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.cds.lib
uart\simulation\cadence\cds_libs\jtag_uart_0_avalon_jtag_slave_translator.cds.lib
uart\simulation\cadence\cds_libs\mm_interconnect_0.cds.lib
uart\simulation\cadence\cds_libs\nios2_gen2_0.cds.lib
uart\simulation\cadence\cds_libs\nios2_gen2_0_data_master_agent.cds.lib
uart\simulation\cadence\cds_libs\nios2_gen2_0_data_master_translator.cds.lib
uart\simulation\cadence\cds_libs\onchip_memory2_0.cds.lib
uart\simulation\cadence\cds_libs\router.cds.lib
uart\simulation\cadence\cds_libs\router_001.cds.lib
uart\simulation\cadence\cds_libs\router_002.cds.lib
uart\simulation\cadence\cds_libs\router_003.cds.lib
uart\simulation\cadence\cds_libs\rsp_demux.cds.lib
uart\simulation\cadence\cds_libs\rsp_mux.cds.lib
uart\simulation\cadence\cds_libs\rsp_mux_001.cds.lib
uart\simulation\cadence\cds_libs\rst_controller.cds.lib
uart\simulation\cadence\cds_libs\uart_0.cds.lib
uart\simulation\mentor\msim_setup.tcl
uart\simulation\submodules\altera_avalon_sc_fifo.v
uart\simulation\submodules\altera_merlin_arbitrator.sv
uart\simulation\submodules\altera_merlin_burst_uncompressor.sv
uart\simulation\submodules\altera_merlin_master_agent.sv
uart\simulation\submodules\altera_merlin_master_translator.sv
uart\simulation\submodules\altera_merlin_slave_agent.sv
uart\simulation\submodules\altera_merlin_slave_translator.sv
uart\simulation\submodules\altera_reset_controller.sdc
uart\simulation\submodules\altera_reset_controller.v
uart\simulation\submodules\altera_reset_synchronizer.v
uart\simulation\submodules\uart_irq_mapper.sv
uart\simulation\submodules\uart_jtag_uart_0.v
uart\simulation\submodules\uart_mm_interconnect_0.v
uart\simulation\submodules\uart_mm_interconnect_0_avalon_st_adapter.v
uart\simulation\submodules\uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
uart\simulation\submodules\uart_mm_interconnect_0_cmd_demux.sv
uart\simulation\submodules\uart_mm_interconnect_0_cmd_demux_001.sv
uart\simulation\submodules\uart_mm_interconnect_0_cmd_mux.sv
uart\simulation\submodules\uart_mm_interconnect_0_cmd_mux_001.sv
uart\simulation\submodules\uart_mm_interconnect_0_router.sv
uart\simulation\submodules\uart_mm_interconnect_0_router_001.sv
uart\simulation\submodules\uart_mm_interconnect_0_router_002.sv
uart\simulation\submodules\uart_mm_interconnect_0_router_003.sv
uart\simulation\submodules\uart_mm_interconnect_0_rsp_demux.sv
uart\simulation\submodules\uart_mm_interconnect_0_rsp_mux.sv
uart\simulation\submodules\uart_mm_interconnect_0_rsp_mux_001.sv
uart\simulation\submodules\uart_nios2_gen2_0.v
uart\simulation\submodules\uart_nios2_gen2_0_cpu.sdc
uart\simulation\submodules\uart_nios2_gen2_0_cpu.v
uart\simulation\submodules\uart_nios2_gen2_0_cpu_debug_slave_sysclk.v
uart\simulation\submodules\uart_nios2_gen2_0_cpu_debug_slave_tck.v
uart\simulation\submodules\uart_nios2_gen2_0_cpu_debug_slave_wrapper.v
uart\simulation\submodules\uart_nios2_gen2_0_cpu_nios2_waves.do
uart\simulation\submodules\uart_nios2_gen2_0_cpu_ociram_default_contents.dat
uart\simulation\submodules\uart_nios2_gen2_0_cpu_ociram_default_contents.hex
uart\simulation\submodules\uart_nios2_gen2_0_cpu_ociram_default_contents.mif
uart\simulation\submodules\uart_nios2_gen2_0_cpu_rf_ram_a.dat
uart\simulation\submodules\uart_nios2_gen2_0_cpu_rf_ram_a.hex
uart\simulation\submodules\uart_nios2_gen2_0_cpu_rf_ram_a.mif
uart\simulation\submodules\uart_nios2_gen2_0_cpu_rf_ram_b.dat
uart\simulation\submodules\uart_nios2_gen2_0_cpu_rf_ram_b.hex
uart\simulation\submodules\uart_nios2_gen2_0_cpu_rf_ram_b.mif
uart\simulation\submodules\uart_nios2_gen2_0_cpu_test_bench.v
uart\simulation\submodules\uart_onchip_memory2_0.hex
uart\simulation\submodules\uart_onchip_memory2_0.v
uart\simulation\submodules\uart_uart_0.v
uart\simulation\synopsys\vcs\vcs_setup.sh
uart\simulation\synopsys\vcsmx\synopsys_sim.setup
uart\simulation\synopsys\vcsmx\vcsmx_setup.sh
uart\synthesis\uart.debuginfo
uart\synthesis\uart.qip
uart\synthesis\uart.regmap
uart\synthesis\uart.v
uart\synthesis\submodules\altera_avalon_sc_fifo.v
uart\synthesis\submodules\altera_avalon_st_clock_crosser.v
uart\synthesis\submodules\altera_avalon_st_handshake_clock_crosser.sdc
uart\synthesis\submodules\altera_avalon_st_handshake_clock_crosser.v
uart\synthesis\submodules\altera_avalon_st_pipeline_base.v
uart\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
uart\synthesis\submodules\altera_default_burst_converter.sv
uart\synthesis\submodules\altera_incr_burst_converter.sv
uart\synthesis\submodules\altera_merlin_address_alignment.sv
uart\synthesis\submodules\altera_merlin_arbitrator.sv
uart\synthesis\submodules\altera_merlin_burst_adapter.sv
uart\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
uart\synthesis\submodules\altera_merlin_burst_adapter_new.sv
uart\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
uart\synthesis\submodules\altera_merlin_burst_uncompressor.sv
uart\synthesis\submodules\altera_merlin_master_agent.sv
uart\synthesis\submodules\altera_merlin_master_translator.sv
uart\synthesis\submodules\altera_merlin_reorder_memory.sv
uart\synthesis\submodules\altera_merlin_slave_agent.sv
uart\synthesis\submodules\altera_merlin_slave_translator.sv
uart\synthesis\submodules\altera_merlin_traffic_limiter.sv
uart\synthesis\submodules\altera_merlin_width_adapter.sv
uart\synthesis\submodules\altera_reset_controller.sdc
uart\synthesis\submodules\altera_reset_controller.v
uart\synthesis\submodules\altera_reset_synchronizer.v
uart\synthesis\submodules\altera_std_synchronizer_nocut.v
uart\synthesis\submodules\altera_wrap_burst_converter.sv
uart\synthesis\submodules\uart_irq_mapper.sv
uart\synthesis\submodules\uart_JTAG_UART.v
uart\synthesis\submodules\uart_jtag_uart_0.v
uart\synthesis\submodules\uart_LED.v
uart\synthesis\submodules\uart_mm_interconnect_0.v
uart\synthesis\submodules\uart_mm_interconnect_0_avalon_st_adapter.v
uart\synthesis\submodules\uart_mm_interconnect_0_avalon_st_adapter_006.v
uart\synthesis\submodules\uart_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
uart\synthesis\submodules\uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
uart\synthesis\submodules\uart_mm_interconnect_0_cmd_demux.sv
uart\synthesis\submodules\uart_mm_interconnect_0_cmd_demux_001.sv
uart\synthesis\submodules\uart_mm_interconnect_0_cmd_mux.sv
uart\synthesis\submodules\uart_mm_interconnect_0_cmd_mux_001.sv
uart\synthesis\submodules\uart_mm_interconnect_0_cmd_mux_002.sv
uart\synthesis\submodules\uart_mm_interconnect_0_router.sv
uart\synthesis\submodules\uart_mm_interconnect_0_router_001.sv
uart\synthesis\submodules\uart_mm_interconnect_0_router_002.sv
uart\synthesis\submodules\uart_mm_interconnect_0_router_003.sv
uart\synthesis\submodules\uart_mm_interconnect_0_router_004.sv
uart\synthesis\submodules\uart_mm_interconnect_0_router_008.sv
uart\synthesis\submodules\uart_mm_interconnect_0_rsp_demux.sv
uart\synthesis\submodules\uart_mm_interconnect_0_rsp_demux_001.sv
uart\synthesis\submodules\uart_mm_interconnect_0_rsp_demux_002.sv
uart\synthesis\submodules\uart_mm_interconnect_0_rsp_demux_006.sv
uart\synthesis\submodules\uart_mm_interconnect_0_rsp_mux.sv
uart\synthesis\submodules\uart_mm_interconnect_0_rsp_mux_001.sv
uart\synthesis\submodules\uart_NIOS2.v
uart\synthesis\submodules\uart_NIOS2_cpu.ocp
uart\synthesis\submodules\uart_NIOS2_cpu.sdc
uart\synthesis\submodules\uart_NIOS2_cpu.v
uart\synthesis\submodules\uart_NIOS2_cpu_bht_ram.mif
uart\synthesis\submodules\uart_NIOS2_cpu_dc_tag_ram.mif
uart\synthesis\submodules\uart_NIOS2_cpu_debug_slave_sysclk.v
uart\synthesis\submodules\uart_NIOS2_cpu_debug_slave_tck.v
uart\synthesis\submodules\uart_NIOS2_cpu_debug_slave_wrapper.v
uart\synthesis\submodules\uart_NIOS2_cpu_ic_tag_ram.mif
uart\synthesis\submodules\uart_NIOS2_cpu_mult_cell.v
uart\synthesis\submodules\uart_NIOS2_cpu_ociram_default_contents.mif
uart\synthesis\submodules\uart_NIOS2_cpu_rf_ram_a.mif
uart\synthesis\submodules\uart_NIOS2_cpu_rf_ram_b.mif
uart\synthesis\submodules\uart_NIOS2_cpu_test_bench.v
uart\synthesis\submodules\uart_nios2_gen2_0.v
uart\synthesis\submodules\uart_nios2_gen2_0_cpu.ocp
uart\synthesis\submodules\uart_nios2_gen2_0_cpu.sdc
uart\synthesis\submodules\uart_nios2_gen2_0_cpu.v
uart\synthesis\submodules\uart_nios2_gen2_0_cpu_bht_ram.mif
uart\synthesis\submodules\uart_nios2_gen2_0_cpu_dc_tag_ram.mif
uart\synthesis\submodules\uart_nios2_gen2_0_cpu_debug_slave_sysclk.v
uart\synthesis\submodules\uart_nios2_gen2_0_cpu_debug_slave_tck.v
uart\synthesis\submodules\uart_nios2_gen2_0_cpu_debug_slave_wrapper.v
uart\synthesis\submodules\uart_nios2_gen2_0_cpu_ic_tag_ram.mif
uart\synthesis\submodules\uart_nios2_gen2_0_cpu_mult_cell.v
uart\synthesis\submodules\uart_nios2_gen2_0_cpu_ociram_default_contents.mif
uart\synthesis\submodules\uart_nios2_gen2_0_cpu_rf_ram_a.mif
uart\synthesis\submodules\uart_nios2_gen2_0_cpu_rf_ram_b.mif
uart\synthesis\submodules\uart_nios2_gen2_0_cpu_test_bench.v
uart\synthesis\submodules\uart_OCRAM.hex
uart\synthesis\submodules\uart_OCRAM.v
uart\synthesis\submodules\uart_onchip_memory2_0.hex
uart\synthesis\submodules\uart_onchip_memory2_0.v
uart\synthesis\submodules\uart_PLL.v
uart\synthesis\submodules\uart_SDRAM.v
uart\synthesis\submodules\uart_uart_0.v
uart\synthesis\submodules\uart_uart_1.v
