$date
	Sun May 14 20:36:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 1 ! CLK $end
$var reg 1 " RST_N $end
$var reg 32 # \counter$count [31:0] $end
$var reg 1 $ \counter$overflow $end
$scope module U1 $end
$var wire 1 ! CLK $end
$var wire 1 " RST_N $end
$var wire 32 % \counter$count [31:0] $end
$var wire 1 $ \counter$overflow $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101010101010101010101010101010 %
0$
b10101010101010101010101010101010 #
0"
x!
$end
#1
1!
#2
1"
#5
0!
