<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab4B.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="automat.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="automat.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="automat.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="automat.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="automat.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="automat.fdo"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="automat.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="automat.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="automat.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="automat.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="automat.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="automat.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="automat.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="automat.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="automat.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="automat.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="automat.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="automat.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="automat.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="automat.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="automat.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="automat.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="automat.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="automat.xst"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="automat_drc.vhf"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="automat_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="automat_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="automat_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="automat_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="automat_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="automat_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="automat_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="automat_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="automat_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="automat_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk_gen_50.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="clk_gen_50.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="clk_gen_50.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clk_gen_50.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="clk_gen_50.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="compxlib.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="dekoder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dekoder.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="dekoder.fdo"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="dekoder.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dekoder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dekoder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dekoder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="dekoder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dekoder.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="dekoder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="dekoder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="dekoder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dekoder.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="dekoder.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dekoder.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="dekoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dekoder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="dekoder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="dekoder.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="dekoder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dekoder.xst"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="dekoder_drc.vhf"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="dekoder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dekoder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dekoder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dekoder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="dekoder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="dekoder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="dekoder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dekoder_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dekoder_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dekoder_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dekoder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="led4_driver.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="led4_driver.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="led4_driver.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="led4_driver.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="led4_driver.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="logika.fdo"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="logika.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="logika.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="symulacja.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="symulacja.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="symulacja.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="symulacja.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="symulacja.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="symulacja.fdo"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="symulacja.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="symulacja.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="symulacja.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="symulacja.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="symulacja.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="symulacja.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="symulacja.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="symulacja.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="symulacja.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="symulacja.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="symulacja.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="symulacja.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="symulacja.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="symulacja.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="symulacja.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="symulacja.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="symulacja.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="symulacja.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="symulacja.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="symulacja.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="symulacja.xst"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="symulacja_drc.vhf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="symulacja_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="symulacja_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="symulacja_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="symulacja_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="symulacja_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="symulacja_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="symulacja_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="symulacja_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="symulacja_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="symulacja_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="symulacja_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="symulacja_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="symulacja_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="symulacja_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="symulacja_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="symulacja_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1523383370" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="4726687107091202197" xil_pn:start_ts="1523383366">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="compxlib.log"/>
    </transform>
    <transform xil_pn:end_ts="1523279361" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1523279361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523279361" xil_pn:in_ck="-5128125683040585205" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1523279361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clk_gen_50.vhd"/>
      <outfile xil_pn:name="led4_driver.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1523472390" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7564706449255399421" xil_pn:start_ts="1523472389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523472392" xil_pn:in_ck="-7158992130835402679" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4404116929572520063" xil_pn:start_ts="1523472390">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="automat.vhf"/>
      <outfile xil_pn:name="dekoder.vhf"/>
      <outfile xil_pn:name="logika.vhf"/>
      <outfile xil_pn:name="symulacja.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1523472392" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7293762962710594242" xil_pn:start_ts="1523472392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523472392" xil_pn:in_ck="-4244855793886224692" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1523472392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="automat.vhf"/>
      <outfile xil_pn:name="clk_gen_50.vhd"/>
      <outfile xil_pn:name="dekoder.vhf"/>
      <outfile xil_pn:name="led4_driver.vhd"/>
      <outfile xil_pn:name="logika.vhf"/>
      <outfile xil_pn:name="symulacja.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1523472397" xil_pn:in_ck="-4244855793886224692" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="7256766304810292024" xil_pn:start_ts="1523472392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="logika.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1523190675" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1523190675">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523383267" xil_pn:in_ck="-7158992130835402679" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2930966866496230129" xil_pn:start_ts="1523383263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="automat.vhf"/>
      <outfile xil_pn:name="dekoder.vhf"/>
      <outfile xil_pn:name="logika.vhf"/>
      <outfile xil_pn:name="symulacja.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1523383267" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7293762962710594242" xil_pn:start_ts="1523383267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523383267" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1523383267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523383267" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8204680963714443951" xil_pn:start_ts="1523383267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523383267" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1523383267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523383267" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1990021811942764600" xil_pn:start_ts="1523383267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523383275" xil_pn:in_ck="-4244855793886224692" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-839090445220242476" xil_pn:start_ts="1523383267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="automat.ngr"/>
      <outfile xil_pn:name="dekoder.ngr"/>
      <outfile xil_pn:name="symulacja.jhd"/>
      <outfile xil_pn:name="symulacja.lso"/>
      <outfile xil_pn:name="symulacja.ngc"/>
      <outfile xil_pn:name="symulacja.ngr"/>
      <outfile xil_pn:name="symulacja.prj"/>
      <outfile xil_pn:name="symulacja.stx"/>
      <outfile xil_pn:name="symulacja.syr"/>
      <outfile xil_pn:name="symulacja.xst"/>
      <outfile xil_pn:name="symulacja_vhdl.prj"/>
      <outfile xil_pn:name="symulacja_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1523382711" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119187978662898261" xil_pn:start_ts="1523382711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523383281" xil_pn:in_ck="6847999869194682644" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8073582747312575787" xil_pn:start_ts="1523383275">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="symulacja.bld"/>
      <outfile xil_pn:name="symulacja.ngd"/>
      <outfile xil_pn:name="symulacja_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1523383286" xil_pn:in_ck="-6822586816242266697" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1523383281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="symulacja.pcf"/>
      <outfile xil_pn:name="symulacja_map.map"/>
      <outfile xil_pn:name="symulacja_map.mrp"/>
      <outfile xil_pn:name="symulacja_map.ncd"/>
      <outfile xil_pn:name="symulacja_map.ngm"/>
      <outfile xil_pn:name="symulacja_map.xrpt"/>
      <outfile xil_pn:name="symulacja_summary.xml"/>
      <outfile xil_pn:name="symulacja_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1523383302" xil_pn:in_ck="-3014980483625483230" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1523383286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="symulacja.ncd"/>
      <outfile xil_pn:name="symulacja.pad"/>
      <outfile xil_pn:name="symulacja.par"/>
      <outfile xil_pn:name="symulacja.ptwx"/>
      <outfile xil_pn:name="symulacja.unroutes"/>
      <outfile xil_pn:name="symulacja.xpi"/>
      <outfile xil_pn:name="symulacja_pad.csv"/>
      <outfile xil_pn:name="symulacja_pad.txt"/>
      <outfile xil_pn:name="symulacja_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1523383312" xil_pn:in_ck="8360680511608539563" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1523383302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="symulacja.bgn"/>
      <outfile xil_pn:name="symulacja.bit"/>
      <outfile xil_pn:name="symulacja.drc"/>
      <outfile xil_pn:name="symulacja.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1523383302" xil_pn:in_ck="8360680511608539563" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1523383298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="symulacja.twr"/>
      <outfile xil_pn:name="symulacja.twx"/>
    </transform>
  </transforms>

</generated_project>
