
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	80 18 00 20 e1 17 00 00 3d 4b 00 00 b5 17 00 00     ... ....=K......
  10:	b5 17 00 00 b5 17 00 00 b5 17 00 00 b5 17 00 00     ................
	...
  2c:	f5 14 00 00 b5 17 00 00 00 00 00 00 9d 14 00 00     ................
  3c:	b5 17 00 00                                         ....

00000040 <_irq_vector_table>:
  40:	75 15 00 00 75 15 00 00 75 15 00 00 75 15 00 00     u...u...u...u...
  50:	75 15 00 00 75 15 00 00 75 15 00 00 75 15 00 00     u...u...u...u...
  60:	75 15 00 00 75 15 00 00 75 15 00 00 75 15 00 00     u...u...u...u...
  70:	75 15 00 00 75 15 00 00 75 15 00 00 75 15 00 00     u...u...u...u...
  80:	75 15 00 00 75 15 00 00 75 15 00 00 75 15 00 00     u...u...u...u...
  90:	75 15 00 00 75 15 00 00 75 15 00 00 75 15 00 00     u...u...u...u...
  a0:	75 15 00 00 75 15 00 00 75 15 00 00 75 15 00 00     u...u...u...u...
  b0:	75 15 00 00 75 15 00 00 75 15 00 00 75 15 00 00     u...u...u...u...
  c0:	75 15 00 00 75 15 00 00 75 15 00 00 75 15 00 00     u...u...u...u...
  d0:	75 15 00 00 75 15 00 00 75 15 00 00 75 15 00 00     u...u...u...u...
  e0:	75 15 00 00 75 15 00 00 75 15 00 00 75 15 00 00     u...u...u...u...
  f0:	75 15 00 00 75 15 00 00 75 15 00 00 75 15 00 00     u...u...u...u...
 100:	75 15 00 00 75 15 00 00 75 15 00 00 75 15 00 00     u...u...u...u...
 110:	75 15 00 00 75 15 00 00 75 15 00 00 75 15 00 00     u...u...u...u...
 120:	75 15 00 00 75 15 00 00 75 15 00 00 75 15 00 00     u...u...u...u...
 130:	75 15 00 00 75 15 00 00 75 15 00 00 75 15 00 00     u...u...u...u...
 140:	75 15 00 00 75 15 00 00 75 15 00 00 75 15 00 00     u...u...u...u...
 150:	75 15 00 00                                         u...

Disassembly of section text:

00000154 <__aeabi_uldivmod>:
     154:	b953      	cbnz	r3, 16c <__aeabi_uldivmod+0x18>
     156:	b94a      	cbnz	r2, 16c <__aeabi_uldivmod+0x18>
     158:	2900      	cmp	r1, #0
     15a:	bf08      	it	eq
     15c:	2800      	cmpeq	r0, #0
     15e:	bf1c      	itt	ne
     160:	f04f 31ff 	movne.w	r1, #4294967295
     164:	f04f 30ff 	movne.w	r0, #4294967295
     168:	f000 b80c 	b.w	184 <__aeabi_idiv0>
     16c:	f1ad 0c08 	sub.w	ip, sp, #8
     170:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     174:	f000 f808 	bl	188 <__udivmoddi4>
     178:	f8dd e004 	ldr.w	lr, [sp, #4]
     17c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     180:	b004      	add	sp, #16
     182:	4770      	bx	lr

00000184 <__aeabi_idiv0>:
     184:	4770      	bx	lr
     186:	bf00      	nop

00000188 <__udivmoddi4>:
     188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     18c:	4686      	mov	lr, r0
     18e:	468c      	mov	ip, r1
     190:	4608      	mov	r0, r1
     192:	9e08      	ldr	r6, [sp, #32]
     194:	4615      	mov	r5, r2
     196:	4674      	mov	r4, lr
     198:	4619      	mov	r1, r3
     19a:	2b00      	cmp	r3, #0
     19c:	f040 80c1 	bne.w	322 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xa2>
     1a0:	4285      	cmp	r5, r0
     1a2:	fab2 f282 	clz	r2, r2
     1a6:	d945      	bls.n	234 <CONFIG_SRAM_SIZE+0x74>
     1a8:	b14a      	cbz	r2, 1be <__udivmoddi4+0x36>
     1aa:	f1c2 0320 	rsb	r3, r2, #32
     1ae:	fa00 fc02 	lsl.w	ip, r0, r2
     1b2:	4095      	lsls	r5, r2
     1b4:	4094      	lsls	r4, r2
     1b6:	fa2e f303 	lsr.w	r3, lr, r3
     1ba:	ea43 0c0c 	orr.w	ip, r3, ip
     1be:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1c2:	b2a8      	uxth	r0, r5
     1c4:	0c23      	lsrs	r3, r4, #16
     1c6:	fbbc f8fe 	udiv	r8, ip, lr
     1ca:	fb0e cc18 	mls	ip, lr, r8, ip
     1ce:	fb08 f900 	mul.w	r9, r8, r0
     1d2:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
     1d6:	4599      	cmp	r9, r3
     1d8:	d928      	bls.n	22c <CONFIG_SRAM_SIZE+0x6c>
     1da:	18eb      	adds	r3, r5, r3
     1dc:	f108 37ff 	add.w	r7, r8, #4294967295
     1e0:	d204      	bcs.n	1ec <CONFIG_SRAM_SIZE+0x2c>
     1e2:	4599      	cmp	r9, r3
     1e4:	d902      	bls.n	1ec <CONFIG_SRAM_SIZE+0x2c>
     1e6:	f1a8 0702 	sub.w	r7, r8, #2
     1ea:	442b      	add	r3, r5
     1ec:	eba3 0309 	sub.w	r3, r3, r9
     1f0:	b2a4      	uxth	r4, r4
     1f2:	fbb3 fcfe 	udiv	ip, r3, lr
     1f6:	fb0e 331c 	mls	r3, lr, ip, r3
     1fa:	fb0c f000 	mul.w	r0, ip, r0
     1fe:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     202:	42a0      	cmp	r0, r4
     204:	d914      	bls.n	230 <CONFIG_SRAM_SIZE+0x70>
     206:	192c      	adds	r4, r5, r4
     208:	f10c 33ff 	add.w	r3, ip, #4294967295
     20c:	d204      	bcs.n	218 <CONFIG_SRAM_SIZE+0x58>
     20e:	42a0      	cmp	r0, r4
     210:	d902      	bls.n	218 <CONFIG_SRAM_SIZE+0x58>
     212:	f1ac 0302 	sub.w	r3, ip, #2
     216:	442c      	add	r4, r5
     218:	1a24      	subs	r4, r4, r0
     21a:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
     21e:	b11e      	cbz	r6, 228 <CONFIG_SRAM_SIZE+0x68>
     220:	40d4      	lsrs	r4, r2
     222:	2300      	movs	r3, #0
     224:	6034      	str	r4, [r6, #0]
     226:	6073      	str	r3, [r6, #4]
     228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     22c:	4647      	mov	r7, r8
     22e:	e7dd      	b.n	1ec <CONFIG_SRAM_SIZE+0x2c>
     230:	4663      	mov	r3, ip
     232:	e7f1      	b.n	218 <CONFIG_SRAM_SIZE+0x58>
     234:	bb92      	cbnz	r2, 29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     236:	1b43      	subs	r3, r0, r5
     238:	2101      	movs	r1, #1
     23a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     23e:	b2af      	uxth	r7, r5
     240:	0c20      	lsrs	r0, r4, #16
     242:	fbb3 fcfe 	udiv	ip, r3, lr
     246:	fb0e 331c 	mls	r3, lr, ip, r3
     24a:	fb0c f807 	mul.w	r8, ip, r7
     24e:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     252:	4598      	cmp	r8, r3
     254:	d961      	bls.n	31a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x9a>
     256:	18eb      	adds	r3, r5, r3
     258:	f10c 30ff 	add.w	r0, ip, #4294967295
     25c:	d204      	bcs.n	268 <CONFIG_SRAM_SIZE+0xa8>
     25e:	4598      	cmp	r8, r3
     260:	d902      	bls.n	268 <CONFIG_SRAM_SIZE+0xa8>
     262:	f1ac 0002 	sub.w	r0, ip, #2
     266:	442b      	add	r3, r5
     268:	eba3 0308 	sub.w	r3, r3, r8
     26c:	b2a4      	uxth	r4, r4
     26e:	fbb3 fcfe 	udiv	ip, r3, lr
     272:	fb0e 331c 	mls	r3, lr, ip, r3
     276:	fb0c f707 	mul.w	r7, ip, r7
     27a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     27e:	42a7      	cmp	r7, r4
     280:	d94d      	bls.n	31e <CONFIG_PM_PARTITION_SIZE_PROVISION+0x9e>
     282:	192c      	adds	r4, r5, r4
     284:	f10c 33ff 	add.w	r3, ip, #4294967295
     288:	d204      	bcs.n	294 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x14>
     28a:	42a7      	cmp	r7, r4
     28c:	d902      	bls.n	294 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x14>
     28e:	f1ac 0302 	sub.w	r3, ip, #2
     292:	442c      	add	r4, r5
     294:	1be4      	subs	r4, r4, r7
     296:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     29a:	e7c0      	b.n	21e <CONFIG_SRAM_SIZE+0x5e>
     29c:	f1c2 0320 	rsb	r3, r2, #32
     2a0:	4095      	lsls	r5, r2
     2a2:	4094      	lsls	r4, r2
     2a4:	fa20 f103 	lsr.w	r1, r0, r3
     2a8:	fa2e f303 	lsr.w	r3, lr, r3
     2ac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     2b0:	4090      	lsls	r0, r2
     2b2:	b2af      	uxth	r7, r5
     2b4:	4303      	orrs	r3, r0
     2b6:	fbb1 fcfe 	udiv	ip, r1, lr
     2ba:	fb0e 101c 	mls	r0, lr, ip, r1
     2be:	0c19      	lsrs	r1, r3, #16
     2c0:	fb0c f807 	mul.w	r8, ip, r7
     2c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     2c8:	4588      	cmp	r8, r1
     2ca:	d922      	bls.n	312 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x92>
     2cc:	1869      	adds	r1, r5, r1
     2ce:	f10c 30ff 	add.w	r0, ip, #4294967295
     2d2:	d204      	bcs.n	2de <CONFIG_PM_PARTITION_SIZE_PROVISION+0x5e>
     2d4:	4588      	cmp	r8, r1
     2d6:	d902      	bls.n	2de <CONFIG_PM_PARTITION_SIZE_PROVISION+0x5e>
     2d8:	f1ac 0002 	sub.w	r0, ip, #2
     2dc:	4429      	add	r1, r5
     2de:	eba1 0108 	sub.w	r1, r1, r8
     2e2:	b29b      	uxth	r3, r3
     2e4:	fbb1 fcfe 	udiv	ip, r1, lr
     2e8:	fb0e 111c 	mls	r1, lr, ip, r1
     2ec:	fb0c f707 	mul.w	r7, ip, r7
     2f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     2f4:	429f      	cmp	r7, r3
     2f6:	d90e      	bls.n	316 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x96>
     2f8:	18eb      	adds	r3, r5, r3
     2fa:	f10c 31ff 	add.w	r1, ip, #4294967295
     2fe:	d204      	bcs.n	30a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8a>
     300:	429f      	cmp	r7, r3
     302:	d902      	bls.n	30a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8a>
     304:	f1ac 0102 	sub.w	r1, ip, #2
     308:	442b      	add	r3, r5
     30a:	1bdb      	subs	r3, r3, r7
     30c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     310:	e793      	b.n	23a <CONFIG_SRAM_SIZE+0x7a>
     312:	4660      	mov	r0, ip
     314:	e7e3      	b.n	2de <CONFIG_PM_PARTITION_SIZE_PROVISION+0x5e>
     316:	4661      	mov	r1, ip
     318:	e7f7      	b.n	30a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8a>
     31a:	4660      	mov	r0, ip
     31c:	e7a4      	b.n	268 <CONFIG_SRAM_SIZE+0xa8>
     31e:	4663      	mov	r3, ip
     320:	e7b8      	b.n	294 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x14>
     322:	4283      	cmp	r3, r0
     324:	d906      	bls.n	334 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xb4>
     326:	b916      	cbnz	r6, 32e <CONFIG_PM_PARTITION_SIZE_PROVISION+0xae>
     328:	2100      	movs	r1, #0
     32a:	4608      	mov	r0, r1
     32c:	e77c      	b.n	228 <CONFIG_SRAM_SIZE+0x68>
     32e:	e9c6 e000 	strd	lr, r0, [r6]
     332:	e7f9      	b.n	328 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xa8>
     334:	fab3 f783 	clz	r7, r3
     338:	b98f      	cbnz	r7, 35e <CONFIG_PM_PARTITION_SIZE_PROVISION+0xde>
     33a:	4283      	cmp	r3, r0
     33c:	d301      	bcc.n	342 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xc2>
     33e:	4572      	cmp	r2, lr
     340:	d808      	bhi.n	354 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd4>
     342:	ebbe 0402 	subs.w	r4, lr, r2
     346:	eb60 0303 	sbc.w	r3, r0, r3
     34a:	2001      	movs	r0, #1
     34c:	469c      	mov	ip, r3
     34e:	b91e      	cbnz	r6, 358 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd8>
     350:	2100      	movs	r1, #0
     352:	e769      	b.n	228 <CONFIG_SRAM_SIZE+0x68>
     354:	4638      	mov	r0, r7
     356:	e7fa      	b.n	34e <CONFIG_PM_PARTITION_SIZE_PROVISION+0xce>
     358:	e9c6 4c00 	strd	r4, ip, [r6]
     35c:	e7f8      	b.n	350 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd0>
     35e:	f1c7 0c20 	rsb	ip, r7, #32
     362:	40bb      	lsls	r3, r7
     364:	fa0e f507 	lsl.w	r5, lr, r7
     368:	fa22 f40c 	lsr.w	r4, r2, ip
     36c:	fa2e f10c 	lsr.w	r1, lr, ip
     370:	40ba      	lsls	r2, r7
     372:	431c      	orrs	r4, r3
     374:	fa20 f30c 	lsr.w	r3, r0, ip
     378:	40b8      	lsls	r0, r7
     37a:	ea4f 4914 	mov.w	r9, r4, lsr #16
     37e:	4301      	orrs	r1, r0
     380:	fa1f fe84 	uxth.w	lr, r4
     384:	fbb3 f8f9 	udiv	r8, r3, r9
     388:	fb09 3018 	mls	r0, r9, r8, r3
     38c:	0c0b      	lsrs	r3, r1, #16
     38e:	fb08 fa0e 	mul.w	sl, r8, lr
     392:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
     396:	459a      	cmp	sl, r3
     398:	d940      	bls.n	41c <CONFIG_FLASH_SIZE+0x1c>
     39a:	18e3      	adds	r3, r4, r3
     39c:	f108 30ff 	add.w	r0, r8, #4294967295
     3a0:	d204      	bcs.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     3a2:	459a      	cmp	sl, r3
     3a4:	d902      	bls.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     3a6:	f1a8 0002 	sub.w	r0, r8, #2
     3aa:	4423      	add	r3, r4
     3ac:	eba3 030a 	sub.w	r3, r3, sl
     3b0:	b289      	uxth	r1, r1
     3b2:	fbb3 f8f9 	udiv	r8, r3, r9
     3b6:	fb09 3318 	mls	r3, r9, r8, r3
     3ba:	fb08 fe0e 	mul.w	lr, r8, lr
     3be:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     3c2:	458e      	cmp	lr, r1
     3c4:	d92c      	bls.n	420 <CONFIG_FLASH_SIZE+0x20>
     3c6:	1861      	adds	r1, r4, r1
     3c8:	f108 33ff 	add.w	r3, r8, #4294967295
     3cc:	d204      	bcs.n	3d8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x158>
     3ce:	458e      	cmp	lr, r1
     3d0:	d902      	bls.n	3d8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x158>
     3d2:	f1a8 0302 	sub.w	r3, r8, #2
     3d6:	4421      	add	r1, r4
     3d8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     3dc:	eba1 010e 	sub.w	r1, r1, lr
     3e0:	fba0 9802 	umull	r9, r8, r0, r2
     3e4:	4541      	cmp	r1, r8
     3e6:	46ce      	mov	lr, r9
     3e8:	4643      	mov	r3, r8
     3ea:	d302      	bcc.n	3f2 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x172>
     3ec:	d106      	bne.n	3fc <CONFIG_PM_PARTITION_SIZE_PROVISION+0x17c>
     3ee:	454d      	cmp	r5, r9
     3f0:	d204      	bcs.n	3fc <CONFIG_PM_PARTITION_SIZE_PROVISION+0x17c>
     3f2:	3801      	subs	r0, #1
     3f4:	ebb9 0e02 	subs.w	lr, r9, r2
     3f8:	eb68 0304 	sbc.w	r3, r8, r4
     3fc:	2e00      	cmp	r6, #0
     3fe:	d0a7      	beq.n	350 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd0>
     400:	ebb5 020e 	subs.w	r2, r5, lr
     404:	eb61 0103 	sbc.w	r1, r1, r3
     408:	fa01 fc0c 	lsl.w	ip, r1, ip
     40c:	fa22 f307 	lsr.w	r3, r2, r7
     410:	40f9      	lsrs	r1, r7
     412:	ea4c 0303 	orr.w	r3, ip, r3
     416:	e9c6 3100 	strd	r3, r1, [r6]
     41a:	e799      	b.n	350 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xd0>
     41c:	4640      	mov	r0, r8
     41e:	e7c5      	b.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     420:	4643      	mov	r3, r8
     422:	e7d9      	b.n	3d8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x158>

00000424 <do_something>:
static const struct gpio_dt_spec led0 = GPIO_DT_SPEC_GET(LED0_NODE, gpios);
static const struct gpio_dt_spec led1 = GPIO_DT_SPEC_GET(LED1_NODE, gpios);

struct k_timer my_timer;
extern void do_something(struct k_timer *timer_id){
	int ret = gpio_pin_toggle_dt(&led0);
     424:	4801      	ldr	r0, [pc, #4]	; (42c <do_something+0x8>)
     426:	f004 ba03 	b.w	4830 <gpio_pin_toggle_dt>
     42a:	bf00      	nop
     42c:	00005850 	.word	0x00005850

00000430 <main>:
		return;
	}
}

void main(void)
{
     430:	b513      	push	{r0, r1, r4, lr}
	int ret;

	k_timer_init(&my_timer, do_something, NULL);
     432:	2200      	movs	r2, #0
     434:	4916      	ldr	r1, [pc, #88]	; (490 <main+0x60>)
     436:	4817      	ldr	r0, [pc, #92]	; (494 <main+0x64>)
     438:	f005 f873 	bl	5522 <k_timer_init>
		(void) arch_syscall_invoke5(parm0.x, parm1.split.lo, parm1.split.hi, parm2.split.lo, parm2.split.hi, K_SYSCALL_K_TIMER_START);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_timer_start(timer, duration, period);
     43c:	f640 42cd 	movw	r2, #3277	; 0xccd
     440:	2300      	movs	r3, #0
     442:	4814      	ldr	r0, [pc, #80]	; (494 <main+0x64>)
     444:	e9cd 2300 	strd	r2, r3, [sp]
     448:	2200      	movs	r2, #0
     44a:	2300      	movs	r3, #0
     44c:	f004 f80c 	bl	4468 <z_impl_k_timer_start>
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
     450:	4811      	ldr	r0, [pc, #68]	; (498 <main+0x68>)
     452:	f004 fed9 	bl	5208 <z_device_is_ready>
	k_timer_start(&my_timer, K_NO_WAIT, K_SECONDS(0.1));
	
	if (!device_is_ready(led0.port)) {
     456:	b1c8      	cbz	r0, 48c <main+0x5c>
     458:	480f      	ldr	r0, [pc, #60]	; (498 <main+0x68>)
     45a:	f004 fed5 	bl	5208 <z_device_is_ready>
		return;
	}

	if (!device_is_ready(led1.port)) {
     45e:	b1a8      	cbz	r0, 48c <main+0x5c>
		return;
	}

	ret = gpio_pin_configure_dt(&led0, GPIO_OUTPUT_ACTIVE);
     460:	480e      	ldr	r0, [pc, #56]	; (49c <main+0x6c>)
     462:	f004 f9ed 	bl	4840 <gpio_pin_configure_dt.constprop.0>
	if (ret < 0) {
     466:	2800      	cmp	r0, #0
     468:	db10      	blt.n	48c <main+0x5c>
		return;
	}

	ret = gpio_pin_configure_dt(&led1, GPIO_OUTPUT_ACTIVE);
     46a:	480d      	ldr	r0, [pc, #52]	; (4a0 <main+0x70>)
     46c:	f004 f9e8 	bl	4840 <gpio_pin_configure_dt.constprop.0>
	if (ret < 0) {
     470:	2800      	cmp	r0, #0
     472:	db0b      	blt.n	48c <main+0x5c>
		return;
	}

	while (1) {
		int ret = gpio_pin_toggle_dt(&led1);
     474:	4c0a      	ldr	r4, [pc, #40]	; (4a0 <main+0x70>)
     476:	4620      	mov	r0, r4
     478:	f004 f9da 	bl	4830 <gpio_pin_toggle_dt>
		if (ret < 0) {
     47c:	2800      	cmp	r0, #0
     47e:	db05      	blt.n	48c <main+0x5c>
	return z_impl_k_sleep(timeout);
     480:	2100      	movs	r1, #0
     482:	f44f 4000 	mov.w	r0, #32768	; 0x8000
     486:	f003 fda9 	bl	3fdc <z_impl_k_sleep>
 * @return Zero if the requested time has elapsed or the number of milliseconds
 * left to sleep, if thread was woken up by \ref k_wakeup call.
 */
static inline int32_t k_msleep(int32_t ms)
{
	return k_sleep(Z_TIMEOUT_MS(ms));
     48a:	e7f4      	b.n	476 <main+0x46>
			return;
		}
		k_msleep(SLEEP_TIME_MS);
	}
     48c:	b002      	add	sp, #8
     48e:	bd10      	pop	{r4, pc}
     490:	00000425 	.word	0x00000425
     494:	20000190 	.word	0x20000190
     498:	000055c4 	.word	0x000055c4
     49c:	00005850 	.word	0x00005850
     4a0:	00005848 	.word	0x00005848

000004a4 <char_out>:
}

static int char_out(int c, void *ctx_p)
{
	(void) ctx_p;
	return _char_out(c);
     4a4:	4b01      	ldr	r3, [pc, #4]	; (4ac <char_out+0x8>)
     4a6:	681b      	ldr	r3, [r3, #0]
     4a8:	4718      	bx	r3
     4aa:	bf00      	nop
     4ac:	20000000 	.word	0x20000000

000004b0 <__printk_hook_install>:
	_char_out = fn;
     4b0:	4b01      	ldr	r3, [pc, #4]	; (4b8 <__printk_hook_install+0x8>)
     4b2:	6018      	str	r0, [r3, #0]
}
     4b4:	4770      	bx	lr
     4b6:	bf00      	nop
     4b8:	20000000 	.word	0x20000000

000004bc <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
     4bc:	b507      	push	{r0, r1, r2, lr}
     4be:	460b      	mov	r3, r1
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap);
#else
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
     4c0:	2100      	movs	r1, #0
     4c2:	4602      	mov	r2, r0
     4c4:	9100      	str	r1, [sp, #0]
     4c6:	4803      	ldr	r0, [pc, #12]	; (4d4 <vprintk+0x18>)
     4c8:	f000 f914 	bl	6f4 <z_cbvprintf_impl>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
     4cc:	b003      	add	sp, #12
     4ce:	f85d fb04 	ldr.w	pc, [sp], #4
     4d2:	bf00      	nop
     4d4:	000004a5 	.word	0x000004a5

000004d8 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     4d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     4dc:	8b05      	ldrh	r5, [r0, #24]
{
     4de:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     4e0:	0728      	lsls	r0, r5, #28
{
     4e2:	4690      	mov	r8, r2
	if (processing) {
     4e4:	d411      	bmi.n	50a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x22>

	sys_slist_init(&clients);
	do {
		onoff_transition_fn transit = NULL;

		if (evt == EVT_RECHECK) {
     4e6:	2902      	cmp	r1, #2
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     4e8:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
     4ec:	f040 80cd 	bne.w	68a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1a2>
			evt = process_recheck(mgr);
     4f0:	4620      	mov	r0, r4
     4f2:	f004 f9d8 	bl	48a6 <process_recheck>
		}

		if (evt == EVT_NOP) {
     4f6:	b178      	cbz	r0, 518 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x30>
			break;
		}

		res = 0;
		if (evt == EVT_COMPLETE) {
     4f8:	3801      	subs	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4fa:	8b21      	ldrh	r1, [r4, #24]
     4fc:	2804      	cmp	r0, #4
     4fe:	d811      	bhi.n	524 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x3c>
     500:	e8df f000 	tbb	[pc, r0]
     504:	856d10c3 	.word	0x856d10c3
     508:	95          	.byte	0x95
     509:	00          	.byte	0x00
		if (evt == EVT_COMPLETE) {
     50a:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     50c:	bf0c      	ite	eq
     50e:	f045 0510 	orreq.w	r5, r5, #16
			mgr->flags |= ONOFF_FLAG_RECHECK;
     512:	f045 0520 	orrne.w	r5, r5, #32
     516:	8325      	strh	r5, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     518:	f388 8811 	msr	BASEPRI, r8
     51c:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     524:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     528:	45aa      	cmp	sl, r5
     52a:	f000 80a6 	beq.w	67a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x192>
	 * a memory barrier when used like this, and we don't have a
	 * Zephyr framework for that.
	 */
	atomic_clear(&l->locked);
#endif
	arch_irq_unlock(key.key);
     52e:	2700      	movs	r7, #0
     530:	46b9      	mov	r9, r7
     532:	463e      	mov	r6, r7
     534:	68a3      	ldr	r3, [r4, #8]
     536:	2b00      	cmp	r3, #0
     538:	f000 80bd 	beq.w	6b6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1ce>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     53c:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     540:	8321      	strh	r1, [r4, #24]
     542:	f388 8811 	msr	BASEPRI, r8
     546:	f3bf 8f6f 	isb	sy
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     54a:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     54c:	2900      	cmp	r1, #0
     54e:	f000 80bb 	beq.w	6c8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1e0>
	return node->next;
     552:	680d      	ldr	r5, [r1, #0]
     554:	2900      	cmp	r1, #0
     556:	f000 80b7 	beq.w	6c8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1e0>
		mon->callback(mgr, mon, state, res);
     55a:	4633      	mov	r3, r6
     55c:	4652      	mov	r2, sl
     55e:	4620      	mov	r0, r4
     560:	f8d1 8004 	ldr.w	r8, [r1, #4]
     564:	47c0      	blx	r8
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     566:	2d00      	cmp	r5, #0
     568:	d076      	beq.n	658 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x170>
     56a:	682b      	ldr	r3, [r5, #0]
     56c:	4629      	mov	r1, r5
     56e:	461d      	mov	r5, r3
     570:	e7f0      	b.n	554 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6c>
     572:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     576:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     578:	2a01      	cmp	r2, #1
     57a:	d81b      	bhi.n	5b4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xcc>
	list->head = NULL;
     57c:	2200      	movs	r2, #0
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     57e:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
     582:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
     584:	6827      	ldr	r7, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     586:	b289      	uxth	r1, r1
	list->tail = NULL;
     588:	e9c4 2200 	strd	r2, r2, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     58c:	d109      	bne.n	5a2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xba>
     58e:	463b      	mov	r3, r7
     590:	e003      	b.n	59a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xb2>
				mgr->refs += 1U;
     592:	8b62      	ldrh	r2, [r4, #26]
     594:	3201      	adds	r2, #1
     596:	8362      	strh	r2, [r4, #26]
	return node->next;
     598:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     59a:	2b00      	cmp	r3, #0
     59c:	d1f9      	bne.n	592 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xaa>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     59e:	f041 0102 	orr.w	r1, r1, #2
		if (process_recheck(mgr) != EVT_NOP) {
     5a2:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
     5a4:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     5a6:	f004 f97e 	bl	48a6 <process_recheck>
     5aa:	2800      	cmp	r0, #0
     5ac:	d07b      	beq.n	6a6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1be>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     5ae:	f041 0120 	orr.w	r1, r1, #32
     5b2:	e077      	b.n	6a4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1bc>
	} else if (state == ONOFF_STATE_TO_OFF) {
     5b4:	2b04      	cmp	r3, #4
     5b6:	d10a      	bne.n	5ce <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xe6>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     5b8:	f021 0107 	bic.w	r1, r1, #7
     5bc:	b289      	uxth	r1, r1
		if (process_recheck(mgr) != EVT_NOP) {
     5be:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
     5c0:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     5c2:	f004 f970 	bl	48a6 <process_recheck>
     5c6:	b110      	cbz	r0, 5ce <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xe6>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     5c8:	f041 0120 	orr.w	r1, r1, #32
     5cc:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     5ce:	8b21      	ldrh	r1, [r4, #24]
     5d0:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     5d4:	45aa      	cmp	sl, r5
     5d6:	d050      	beq.n	67a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x192>
     5d8:	2700      	movs	r7, #0
		onoff_transition_fn transit = NULL;
     5da:	46b9      	mov	r9, r7
     5dc:	e7aa      	b.n	534 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4c>
			transit = mgr->transitions->start;
     5de:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     5e0:	f021 0107 	bic.w	r1, r1, #7
     5e4:	f041 0106 	orr.w	r1, r1, #6
				   && !sys_slist_is_empty(&mgr->monitors);
     5e8:	2d06      	cmp	r5, #6
			transit = mgr->transitions->start;
     5ea:	f8d3 9000 	ldr.w	r9, [r3]
	mgr->flags = (state & ONOFF_STATE_MASK)
     5ee:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
     5f0:	d12d      	bne.n	64e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x166>
		    || (transit != NULL)) {
     5f2:	f1b9 0f00 	cmp.w	r9, #0
     5f6:	d040      	beq.n	67a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x192>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     5f8:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     5fc:	8321      	strh	r1, [r4, #24]
     5fe:	f388 8811 	msr	BASEPRI, r8
     602:	f3bf 8f6f 	isb	sy
				transit(mgr, transition_complete);
     606:	4620      	mov	r0, r4
     608:	4939      	ldr	r1, [pc, #228]	; (6f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x208>)
     60a:	47c8      	blx	r9
     60c:	e029      	b.n	662 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x17a>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     60e:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->stop;
     612:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     614:	f041 0104 	orr.w	r1, r1, #4
     618:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
     61a:	2d04      	cmp	r5, #4
			transit = mgr->transitions->stop;
     61c:	f8d3 9004 	ldr.w	r9, [r3, #4]
	mgr->flags = (state & ONOFF_STATE_MASK)
     620:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
     622:	d0e6      	beq.n	5f2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x10a>
     624:	2700      	movs	r7, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     626:	f04f 0a04 	mov.w	sl, #4
		res = 0;
     62a:	463e      	mov	r6, r7
     62c:	e782      	b.n	534 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4c>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     62e:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->reset;
     632:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     634:	f041 0105 	orr.w	r1, r1, #5
     638:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
     63a:	2d05      	cmp	r5, #5
			transit = mgr->transitions->reset;
     63c:	f8d3 9008 	ldr.w	r9, [r3, #8]
	mgr->flags = (state & ONOFF_STATE_MASK)
     640:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
     642:	d0d6      	beq.n	5f2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x10a>
     644:	2700      	movs	r7, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     646:	f04f 0a05 	mov.w	sl, #5
		res = 0;
     64a:	463e      	mov	r6, r7
     64c:	e772      	b.n	534 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4c>
				   && !sys_slist_is_empty(&mgr->monitors);
     64e:	2700      	movs	r7, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     650:	f04f 0a06 	mov.w	sl, #6
		res = 0;
     654:	463e      	mov	r6, r7
     656:	e76d      	b.n	534 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4c>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     658:	462b      	mov	r3, r5
     65a:	e787      	b.n	56c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x84>
			if (transit != NULL) {
     65c:	f1b9 0f00 	cmp.w	r9, #0
     660:	d1d1      	bne.n	606 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x11e>
	__asm__ volatile(
     662:	f04f 0320 	mov.w	r3, #32
     666:	f3ef 8811 	mrs	r8, BASEPRI
     66a:	f383 8812 	msr	BASEPRI_MAX, r3
     66e:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     672:	8b23      	ldrh	r3, [r4, #24]
     674:	f023 0308 	bic.w	r3, r3, #8
     678:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     67a:	8b25      	ldrh	r5, [r4, #24]
     67c:	06ea      	lsls	r2, r5, #27
     67e:	d52e      	bpl.n	6de <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1f6>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     680:	f025 0310 	bic.w	r3, r5, #16
     684:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
     686:	f005 0507 	and.w	r5, r5, #7
			res = mgr->last_res;
     68a:	6966      	ldr	r6, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     68c:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
     68e:	2e00      	cmp	r6, #0
     690:	f6bf af6f 	bge.w	572 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8a>
	list->head = NULL;
     694:	2300      	movs	r3, #0
		*clients = mgr->clients;
     696:	6827      	ldr	r7, [r4, #0]
	list->tail = NULL;
     698:	e9c4 3300 	strd	r3, r3, [r4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     69c:	f021 0107 	bic.w	r1, r1, #7
     6a0:	f041 0101 	orr.w	r1, r1, #1
			mgr->flags |= ONOFF_FLAG_RECHECK;
     6a4:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     6a6:	8b21      	ldrh	r1, [r4, #24]
     6a8:	f04f 0900 	mov.w	r9, #0
     6ac:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     6b0:	45aa      	cmp	sl, r5
     6b2:	f47f af3f 	bne.w	534 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4c>
		    || !sys_slist_is_empty(&clients)
     6b6:	2f00      	cmp	r7, #0
     6b8:	d09b      	beq.n	5f2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x10a>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     6ba:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     6be:	8321      	strh	r1, [r4, #24]
	__asm__ volatile(
     6c0:	f388 8811 	msr	BASEPRI, r8
     6c4:	f3bf 8f6f 	isb	sy
			if (!sys_slist_is_empty(&clients)) {
     6c8:	2f00      	cmp	r7, #0
     6ca:	d0c7      	beq.n	65c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x174>
	return node->next;
     6cc:	683d      	ldr	r5, [r7, #0]
		notify_one(mgr, cli, state, res);
     6ce:	4639      	mov	r1, r7
     6d0:	4633      	mov	r3, r6
     6d2:	4652      	mov	r2, sl
     6d4:	4620      	mov	r0, r4
     6d6:	f004 f912 	bl	48fe <notify_one>
	list->head = node;
     6da:	462f      	mov	r7, r5
	while (!sys_slist_is_empty(list)) {
     6dc:	e7f4      	b.n	6c8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1e0>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     6de:	06ab      	lsls	r3, r5, #26
     6e0:	f57f af1a 	bpl.w	518 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x30>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     6e4:	f025 0320 	bic.w	r3, r5, #32
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     6e8:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
     6ea:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
     6ee:	e6ff      	b.n	4f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8>
     6f0:	0000492b 	.word	0x0000492b

000006f4 <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
     6f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     6f8:	4681      	mov	r9, r0
     6fa:	468b      	mov	fp, r1
     6fc:	4617      	mov	r7, r2
     6fe:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     700:	2500      	movs	r5, #0
{
     702:	b095      	sub	sp, #84	; 0x54
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     704:	7838      	ldrb	r0, [r7, #0]
     706:	b908      	cbnz	r0, 70c <z_cbvprintf_impl+0x18>
			OUTC(' ');
			--width;
		}
	}

	return count;
     708:	4628      	mov	r0, r5
     70a:	e357      	b.n	dbc <CONFIG_ISR_STACK_SIZE+0x5bc>
			OUTC(*fp++);
     70c:	1c7b      	adds	r3, r7, #1
		if (*fp != '%') {
     70e:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
     710:	9303      	str	r3, [sp, #12]
		if (*fp != '%') {
     712:	d006      	beq.n	722 <z_cbvprintf_impl+0x2e>
			OUTC('%');
     714:	4659      	mov	r1, fp
     716:	47c8      	blx	r9
     718:	2800      	cmp	r0, #0
     71a:	f2c0 834f 	blt.w	dbc <CONFIG_ISR_STACK_SIZE+0x5bc>
     71e:	3501      	adds	r5, #1
		if (bps == NULL) {
     720:	e1fb      	b.n	b1a <CONFIG_ISR_STACK_SIZE+0x31a>
		} state = {
     722:	2218      	movs	r2, #24
     724:	2100      	movs	r1, #0
     726:	a80e      	add	r0, sp, #56	; 0x38
     728:	f004 fa54 	bl	4bd4 <memset>
	if (*sp == '%') {
     72c:	787b      	ldrb	r3, [r7, #1]
     72e:	2b25      	cmp	r3, #37	; 0x25
     730:	d07d      	beq.n	82e <CONFIG_ISR_STACK_SIZE+0x2e>
     732:	2300      	movs	r3, #0
     734:	4698      	mov	r8, r3
     736:	469e      	mov	lr, r3
     738:	469c      	mov	ip, r3
     73a:	461e      	mov	r6, r3
     73c:	1c78      	adds	r0, r7, #1
     73e:	4601      	mov	r1, r0
		switch (*sp) {
     740:	f810 2b01 	ldrb.w	r2, [r0], #1
     744:	2a2b      	cmp	r2, #43	; 0x2b
     746:	f000 80a1 	beq.w	88c <CONFIG_ISR_STACK_SIZE+0x8c>
     74a:	f200 8098 	bhi.w	87e <CONFIG_ISR_STACK_SIZE+0x7e>
     74e:	2a20      	cmp	r2, #32
     750:	f000 809f 	beq.w	892 <CONFIG_ISR_STACK_SIZE+0x92>
     754:	2a23      	cmp	r2, #35	; 0x23
     756:	f000 809f 	beq.w	898 <CONFIG_ISR_STACK_SIZE+0x98>
     75a:	b12b      	cbz	r3, 768 <z_cbvprintf_impl+0x74>
     75c:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     760:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     764:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     768:	f1b8 0f00 	cmp.w	r8, #0
     76c:	d005      	beq.n	77a <z_cbvprintf_impl+0x86>
     76e:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     772:	f043 0320 	orr.w	r3, r3, #32
     776:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     77a:	f1be 0f00 	cmp.w	lr, #0
     77e:	d005      	beq.n	78c <z_cbvprintf_impl+0x98>
     780:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     784:	f043 0310 	orr.w	r3, r3, #16
     788:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     78c:	f1bc 0f00 	cmp.w	ip, #0
     790:	d005      	beq.n	79e <z_cbvprintf_impl+0xaa>
     792:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     796:	f043 0308 	orr.w	r3, r3, #8
     79a:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     79e:	b12e      	cbz	r6, 7ac <z_cbvprintf_impl+0xb8>
     7a0:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     7a4:	f043 0304 	orr.w	r3, r3, #4
     7a8:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (conv->flag_zero && conv->flag_dash) {
     7ac:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     7b0:	f003 0044 	and.w	r0, r3, #68	; 0x44
     7b4:	2844      	cmp	r0, #68	; 0x44
     7b6:	d103      	bne.n	7c0 <z_cbvprintf_impl+0xcc>
		conv->flag_zero = false;
     7b8:	f36f 1386 	bfc	r3, #6, #1
     7bc:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	conv->width_present = true;
     7c0:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
     7c4:	2a2a      	cmp	r2, #42	; 0x2a
	conv->width_present = true;
     7c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     7ca:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
     7ce:	d17f      	bne.n	8d0 <CONFIG_ISR_STACK_SIZE+0xd0>
		conv->width_star = true;
     7d0:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
		return ++sp;
     7d4:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
     7d6:	f042 0201 	orr.w	r2, r2, #1
     7da:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	conv->prec_present = (*sp == '.');
     7de:	781a      	ldrb	r2, [r3, #0]
     7e0:	2a2e      	cmp	r2, #46	; 0x2e
     7e2:	bf0c      	ite	eq
     7e4:	2101      	moveq	r1, #1
     7e6:	2100      	movne	r1, #0
     7e8:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     7ec:	f361 0241 	bfi	r2, r1, #1, #1
     7f0:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	if (!conv->prec_present) {
     7f4:	d178      	bne.n	8e8 <CONFIG_ISR_STACK_SIZE+0xe8>
	if (*sp == '*') {
     7f6:	785a      	ldrb	r2, [r3, #1]
     7f8:	2a2a      	cmp	r2, #42	; 0x2a
     7fa:	d06e      	beq.n	8da <CONFIG_ISR_STACK_SIZE+0xda>
	size_t val = 0;
     7fc:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     7fe:	f04f 0c0a 	mov.w	ip, #10
	++sp;
     802:	3301      	adds	r3, #1
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     804:	4619      	mov	r1, r3
     806:	f811 0b01 	ldrb.w	r0, [r1], #1
     80a:	f1a0 0630 	sub.w	r6, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     80e:	2e09      	cmp	r6, #9
     810:	f240 8095 	bls.w	93e <CONFIG_ISR_STACK_SIZE+0x13e>
	conv->unsupported |= ((conv->prec_value < 0)
     814:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
	conv->prec_value = prec;
     818:	9212      	str	r2, [sp, #72]	; 0x48
	conv->unsupported |= ((conv->prec_value < 0)
     81a:	f3c1 0040 	ubfx	r0, r1, #1, #1
     81e:	ea40 70d2 	orr.w	r0, r0, r2, lsr #31
     822:	460a      	mov	r2, r1
     824:	f360 0241 	bfi	r2, r0, #1, #1
     828:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
     82c:	e05c      	b.n	8e8 <CONFIG_ISR_STACK_SIZE+0xe8>
		conv->specifier = *sp++;
     82e:	1cba      	adds	r2, r7, #2
     830:	9203      	str	r2, [sp, #12]
     832:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
		if (conv->width_star) {
     836:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
     83a:	07da      	lsls	r2, r3, #31
     83c:	f140 812e 	bpl.w	a9c <CONFIG_ISR_STACK_SIZE+0x29c>
			width = va_arg(ap, int);
     840:	f854 8b04 	ldr.w	r8, [r4], #4
			if (width < 0) {
     844:	f1b8 0f00 	cmp.w	r8, #0
     848:	da07      	bge.n	85a <CONFIG_ISR_STACK_SIZE+0x5a>
				conv->flag_dash = true;
     84a:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
				width = -width;
     84e:	f1c8 0800 	rsb	r8, r8, #0
				conv->flag_dash = true;
     852:	f042 0204 	orr.w	r2, r2, #4
     856:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
		if (conv->prec_star) {
     85a:	075e      	lsls	r6, r3, #29
     85c:	f140 8127 	bpl.w	aae <CONFIG_ISR_STACK_SIZE+0x2ae>
			int arg = va_arg(ap, int);
     860:	f854 ab04 	ldr.w	sl, [r4], #4
			if (arg < 0) {
     864:	f1ba 0f00 	cmp.w	sl, #0
     868:	f280 8126 	bge.w	ab8 <CONFIG_ISR_STACK_SIZE+0x2b8>
				conv->prec_present = false;
     86c:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
     870:	f36f 0341 	bfc	r3, #1, #1
     874:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
		int precision = -1;
     878:	f04f 3aff 	mov.w	sl, #4294967295
     87c:	e11c      	b.n	ab8 <CONFIG_ISR_STACK_SIZE+0x2b8>
		switch (*sp) {
     87e:	2a2d      	cmp	r2, #45	; 0x2d
     880:	d00d      	beq.n	89e <CONFIG_ISR_STACK_SIZE+0x9e>
     882:	2a30      	cmp	r2, #48	; 0x30
     884:	f47f af69 	bne.w	75a <z_cbvprintf_impl+0x66>
     888:	2301      	movs	r3, #1
	} while (loop);
     88a:	e758      	b.n	73e <z_cbvprintf_impl+0x4a>
		switch (*sp) {
     88c:	f04f 0c01 	mov.w	ip, #1
     890:	e755      	b.n	73e <z_cbvprintf_impl+0x4a>
     892:	f04f 0e01 	mov.w	lr, #1
     896:	e752      	b.n	73e <z_cbvprintf_impl+0x4a>
     898:	f04f 0801 	mov.w	r8, #1
     89c:	e74f      	b.n	73e <z_cbvprintf_impl+0x4a>
     89e:	2601      	movs	r6, #1
     8a0:	e74d      	b.n	73e <z_cbvprintf_impl+0x4a>
		val = 10U * val + *sp++ - '0';
     8a2:	4603      	mov	r3, r0
     8a4:	fb0e 6202 	mla	r2, lr, r2, r6
     8a8:	3a30      	subs	r2, #48	; 0x30
     8aa:	4618      	mov	r0, r3
     8ac:	f810 6b01 	ldrb.w	r6, [r0], #1
     8b0:	f1a6 0c30 	sub.w	ip, r6, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     8b4:	f1bc 0f09 	cmp.w	ip, #9
     8b8:	d9f3      	bls.n	8a2 <CONFIG_ISR_STACK_SIZE+0xa2>
	if (sp != wp) {
     8ba:	4299      	cmp	r1, r3
     8bc:	d08f      	beq.n	7de <z_cbvprintf_impl+0xea>
		conv->unsupported |= ((conv->width_value < 0)
     8be:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
		conv->width_value = width;
     8c2:	9211      	str	r2, [sp, #68]	; 0x44
				      || (width != (size_t)conv->width_value));
     8c4:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     8c6:	f362 0141 	bfi	r1, r2, #1, #1
     8ca:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
     8ce:	e786      	b.n	7de <z_cbvprintf_impl+0xea>
     8d0:	460b      	mov	r3, r1
	size_t val = 0;
     8d2:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     8d4:	f04f 0e0a 	mov.w	lr, #10
     8d8:	e7e7      	b.n	8aa <CONFIG_ISR_STACK_SIZE+0xaa>
		conv->prec_star = true;
     8da:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
		return ++sp;
     8de:	3302      	adds	r3, #2
		conv->prec_star = true;
     8e0:	f042 0204 	orr.w	r2, r2, #4
     8e4:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	switch (*sp) {
     8e8:	781a      	ldrb	r2, [r3, #0]
     8ea:	2a6c      	cmp	r2, #108	; 0x6c
     8ec:	d047      	beq.n	97e <CONFIG_ISR_STACK_SIZE+0x17e>
     8ee:	d82b      	bhi.n	948 <CONFIG_ISR_STACK_SIZE+0x148>
     8f0:	2a68      	cmp	r2, #104	; 0x68
     8f2:	d031      	beq.n	958 <CONFIG_ISR_STACK_SIZE+0x158>
     8f4:	2a6a      	cmp	r2, #106	; 0x6a
     8f6:	d04b      	beq.n	990 <CONFIG_ISR_STACK_SIZE+0x190>
     8f8:	2a4c      	cmp	r2, #76	; 0x4c
     8fa:	d051      	beq.n	9a0 <CONFIG_ISR_STACK_SIZE+0x1a0>
	conv->specifier = *sp++;
     8fc:	461a      	mov	r2, r3
     8fe:	f812 3b01 	ldrb.w	r3, [r2], #1
	switch (conv->specifier) {
     902:	2b78      	cmp	r3, #120	; 0x78
	conv->specifier = *sp++;
     904:	9203      	str	r2, [sp, #12]
     906:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
		if (conv->length_mod == LENGTH_UPPER_L) {
     90a:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
	switch (conv->specifier) {
     90e:	f200 80be 	bhi.w	a8e <CONFIG_ISR_STACK_SIZE+0x28e>
     912:	2b6d      	cmp	r3, #109	; 0x6d
     914:	d851      	bhi.n	9ba <CONFIG_ISR_STACK_SIZE+0x1ba>
     916:	2b69      	cmp	r3, #105	; 0x69
     918:	f200 80b9 	bhi.w	a8e <CONFIG_ISR_STACK_SIZE+0x28e>
     91c:	2b57      	cmp	r3, #87	; 0x57
     91e:	d867      	bhi.n	9f0 <CONFIG_ISR_STACK_SIZE+0x1f0>
     920:	2b41      	cmp	r3, #65	; 0x41
     922:	d003      	beq.n	92c <CONFIG_ISR_STACK_SIZE+0x12c>
     924:	3b45      	subs	r3, #69	; 0x45
     926:	2b02      	cmp	r3, #2
     928:	f200 80b1 	bhi.w	a8e <CONFIG_ISR_STACK_SIZE+0x28e>
		conv->specifier_cat = SPECIFIER_FP;
     92c:	2204      	movs	r2, #4
     92e:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     932:	f362 0302 	bfi	r3, r2, #0, #3
     936:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
			unsupported = true;
     93a:	2301      	movs	r3, #1
			break;
     93c:	e073      	b.n	a26 <CONFIG_ISR_STACK_SIZE+0x226>
		val = 10U * val + *sp++ - '0';
     93e:	fb0c 0202 	mla	r2, ip, r2, r0
     942:	460b      	mov	r3, r1
     944:	3a30      	subs	r2, #48	; 0x30
     946:	e75d      	b.n	804 <CONFIG_ISR_STACK_SIZE+0x4>
	switch (*sp) {
     948:	2a74      	cmp	r2, #116	; 0x74
     94a:	d025      	beq.n	998 <CONFIG_ISR_STACK_SIZE+0x198>
     94c:	2a7a      	cmp	r2, #122	; 0x7a
     94e:	d1d5      	bne.n	8fc <CONFIG_ISR_STACK_SIZE+0xfc>
		conv->length_mod = LENGTH_Z;
     950:	2106      	movs	r1, #6
     952:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     956:	e00c      	b.n	972 <CONFIG_ISR_STACK_SIZE+0x172>
		if (*++sp == 'h') {
     958:	785a      	ldrb	r2, [r3, #1]
     95a:	2a68      	cmp	r2, #104	; 0x68
     95c:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     960:	d106      	bne.n	970 <CONFIG_ISR_STACK_SIZE+0x170>
			conv->length_mod = LENGTH_HH;
     962:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
     964:	f361 02c6 	bfi	r2, r1, #3, #4
     968:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
			++sp;
     96c:	3302      	adds	r3, #2
     96e:	e7c5      	b.n	8fc <CONFIG_ISR_STACK_SIZE+0xfc>
			conv->length_mod = LENGTH_H;
     970:	2102      	movs	r1, #2
     972:	f361 02c6 	bfi	r2, r1, #3, #4
     976:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		if (*++sp == 'h') {
     97a:	3301      	adds	r3, #1
     97c:	e7be      	b.n	8fc <CONFIG_ISR_STACK_SIZE+0xfc>
		if (*++sp == 'l') {
     97e:	785a      	ldrb	r2, [r3, #1]
     980:	2a6c      	cmp	r2, #108	; 0x6c
     982:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     986:	d101      	bne.n	98c <CONFIG_ISR_STACK_SIZE+0x18c>
			conv->length_mod = LENGTH_LL;
     988:	2104      	movs	r1, #4
     98a:	e7eb      	b.n	964 <CONFIG_ISR_STACK_SIZE+0x164>
			conv->length_mod = LENGTH_L;
     98c:	2103      	movs	r1, #3
     98e:	e7f0      	b.n	972 <CONFIG_ISR_STACK_SIZE+0x172>
		conv->length_mod = LENGTH_J;
     990:	2105      	movs	r1, #5
     992:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     996:	e7ec      	b.n	972 <CONFIG_ISR_STACK_SIZE+0x172>
		conv->length_mod = LENGTH_T;
     998:	2107      	movs	r1, #7
     99a:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     99e:	e7e8      	b.n	972 <CONFIG_ISR_STACK_SIZE+0x172>
		conv->unsupported = true;
     9a0:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
     9a4:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
     9a8:	f022 0202 	bic.w	r2, r2, #2
     9ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
     9b0:	f042 0202 	orr.w	r2, r2, #2
     9b4:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
		break;
     9b8:	e7df      	b.n	97a <CONFIG_ISR_STACK_SIZE+0x17a>
	switch (conv->specifier) {
     9ba:	3b6e      	subs	r3, #110	; 0x6e
     9bc:	b2d9      	uxtb	r1, r3
     9be:	2301      	movs	r3, #1
     9c0:	408b      	lsls	r3, r1
     9c2:	f240 4182 	movw	r1, #1154	; 0x482
     9c6:	420b      	tst	r3, r1
     9c8:	d137      	bne.n	a3a <CONFIG_ISR_STACK_SIZE+0x23a>
     9ca:	f013 0f24 	tst.w	r3, #36	; 0x24
     9ce:	d151      	bne.n	a74 <CONFIG_ISR_STACK_SIZE+0x274>
     9d0:	07d8      	lsls	r0, r3, #31
     9d2:	d55c      	bpl.n	a8e <CONFIG_ISR_STACK_SIZE+0x28e>
		conv->specifier_cat = SPECIFIER_PTR;
     9d4:	2103      	movs	r1, #3
     9d6:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     9da:	f361 0302 	bfi	r3, r1, #0, #3
     9de:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
     9e2:	f002 0378 	and.w	r3, r2, #120	; 0x78
     9e6:	f1a3 0140 	sub.w	r1, r3, #64	; 0x40
     9ea:	424b      	negs	r3, r1
     9ec:	414b      	adcs	r3, r1
     9ee:	e01a      	b.n	a26 <CONFIG_ISR_STACK_SIZE+0x226>
     9f0:	2001      	movs	r0, #1
	switch (conv->specifier) {
     9f2:	f1a3 0158 	sub.w	r1, r3, #88	; 0x58
     9f6:	b2c9      	uxtb	r1, r1
     9f8:	fa00 f101 	lsl.w	r1, r0, r1
     9fc:	f411 4f62 	tst.w	r1, #57856	; 0xe200
     a00:	d194      	bne.n	92c <CONFIG_ISR_STACK_SIZE+0x12c>
     a02:	f640 0601 	movw	r6, #2049	; 0x801
     a06:	4231      	tst	r1, r6
     a08:	d11d      	bne.n	a46 <CONFIG_ISR_STACK_SIZE+0x246>
     a0a:	f411 3f04 	tst.w	r1, #135168	; 0x21000
     a0e:	d03e      	beq.n	a8e <CONFIG_ISR_STACK_SIZE+0x28e>
		conv->specifier_cat = SPECIFIER_SINT;
     a10:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     a14:	f360 0302 	bfi	r3, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     a18:	f002 0278 	and.w	r2, r2, #120	; 0x78
     a1c:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_SINT;
     a1e:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
     a22:	d034      	beq.n	a8e <CONFIG_ISR_STACK_SIZE+0x28e>
	bool unsupported = false;
     a24:	2300      	movs	r3, #0
	conv->unsupported |= unsupported;
     a26:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
     a2a:	f3c2 0140 	ubfx	r1, r2, #1, #1
     a2e:	430b      	orrs	r3, r1
     a30:	f363 0241 	bfi	r2, r3, #1, #1
     a34:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
     a38:	e6fd      	b.n	836 <CONFIG_ISR_STACK_SIZE+0x36>
		conv->specifier_cat = SPECIFIER_UINT;
     a3a:	2102      	movs	r1, #2
     a3c:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     a40:	f361 0302 	bfi	r3, r1, #0, #3
     a44:	e7e8      	b.n	a18 <CONFIG_ISR_STACK_SIZE+0x218>
     a46:	2002      	movs	r0, #2
     a48:	f89d 1042 	ldrb.w	r1, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
     a4c:	f002 0278 	and.w	r2, r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
     a50:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     a54:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
     a56:	f88d 1042 	strb.w	r1, [sp, #66]	; 0x42
			conv->invalid = true;
     a5a:	bf02      	ittt	eq
     a5c:	f89d 1040 	ldrbeq.w	r1, [sp, #64]	; 0x40
     a60:	f041 0101 	orreq.w	r1, r1, #1
     a64:	f88d 1040 	strbeq.w	r1, [sp, #64]	; 0x40
		if (conv->specifier == 'c') {
     a68:	2b63      	cmp	r3, #99	; 0x63
     a6a:	d1db      	bne.n	a24 <CONFIG_ISR_STACK_SIZE+0x224>
			unsupported = (conv->length_mod != LENGTH_NONE);
     a6c:	1e13      	subs	r3, r2, #0
     a6e:	bf18      	it	ne
     a70:	2301      	movne	r3, #1
     a72:	e7d8      	b.n	a26 <CONFIG_ISR_STACK_SIZE+0x226>
		conv->specifier_cat = SPECIFIER_PTR;
     a74:	2103      	movs	r1, #3
     a76:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod != LENGTH_NONE) {
     a7a:	f012 0f78 	tst.w	r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
     a7e:	f361 0302 	bfi	r3, r1, #0, #3
     a82:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod != LENGTH_NONE) {
     a86:	bf14      	ite	ne
     a88:	2301      	movne	r3, #1
     a8a:	2300      	moveq	r3, #0
     a8c:	e7cb      	b.n	a26 <CONFIG_ISR_STACK_SIZE+0x226>
		conv->invalid = true;
     a8e:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     a92:	f043 0301 	orr.w	r3, r3, #1
     a96:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
		break;
     a9a:	e7c3      	b.n	a24 <CONFIG_ISR_STACK_SIZE+0x224>
		} else if (conv->width_present) {
     a9c:	f99d 2040 	ldrsb.w	r2, [sp, #64]	; 0x40
     aa0:	2a00      	cmp	r2, #0
		int width = -1;
     aa2:	bfac      	ite	ge
     aa4:	f04f 38ff 	movge.w	r8, #4294967295
			width = conv->width_value;
     aa8:	f8dd 8044 	ldrlt.w	r8, [sp, #68]	; 0x44
     aac:	e6d5      	b.n	85a <CONFIG_ISR_STACK_SIZE+0x5a>
		} else if (conv->prec_present) {
     aae:	0798      	lsls	r0, r3, #30
     ab0:	f57f aee2 	bpl.w	878 <CONFIG_ISR_STACK_SIZE+0x78>
			precision = conv->prec_value;
     ab4:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
		conv->pad0_value = 0;
     ab8:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
     aba:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
			= (enum specifier_cat_enum)conv->specifier_cat;
     abe:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
			= (enum length_mod_enum)conv->length_mod;
     ac2:	f89d 1041 	ldrb.w	r1, [sp, #65]	; 0x41
		enum specifier_cat_enum specifier_cat
     ac6:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
     aca:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
     acc:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
     ad0:	d133      	bne.n	b3a <CONFIG_ISR_STACK_SIZE+0x33a>
			switch (length_mod) {
     ad2:	1ecb      	subs	r3, r1, #3
     ad4:	2b04      	cmp	r3, #4
     ad6:	d804      	bhi.n	ae2 <CONFIG_ISR_STACK_SIZE+0x2e2>
     ad8:	e8df f003 	tbb	[pc, r3]
     adc:	21464621 	.word	0x21464621
     ae0:	21          	.byte	0x21
     ae1:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
     ae2:	6823      	ldr	r3, [r4, #0]
			if (length_mod == LENGTH_HH) {
     ae4:	2901      	cmp	r1, #1
				value->sint = va_arg(ap, int);
     ae6:	ea4f 72e3 	mov.w	r2, r3, asr #31
     aea:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
     aee:	d11c      	bne.n	b2a <CONFIG_ISR_STACK_SIZE+0x32a>
				value->sint = (signed char)value->sint;
     af0:	f99d 3038 	ldrsb.w	r3, [sp, #56]	; 0x38
     af4:	17da      	asrs	r2, r3, #31
     af6:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
				value->sint = va_arg(ap, int);
     afa:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
     afc:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     b00:	f013 0603 	ands.w	r6, r3, #3
     b04:	d050      	beq.n	ba8 <CONFIG_ISR_STACK_SIZE+0x3a8>
			OUTS(sp, fp);
     b06:	463a      	mov	r2, r7
     b08:	4659      	mov	r1, fp
     b0a:	4648      	mov	r0, r9
     b0c:	9b03      	ldr	r3, [sp, #12]
     b0e:	f003 ffe9 	bl	4ae4 <outs>
     b12:	2800      	cmp	r0, #0
     b14:	f2c0 8152 	blt.w	dbc <CONFIG_ISR_STACK_SIZE+0x5bc>
     b18:	4405      	add	r5, r0
			continue;
     b1a:	9f03      	ldr	r7, [sp, #12]
     b1c:	e5f2      	b.n	704 <z_cbvprintf_impl+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     b1e:	f854 3b04 	ldr.w	r3, [r4], #4
     b22:	17da      	asrs	r2, r3, #31
				value->uint = (unsigned char)value->uint;
     b24:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
     b28:	e7e8      	b.n	afc <CONFIG_ISR_STACK_SIZE+0x2fc>
			} else if (length_mod == LENGTH_H) {
     b2a:	2902      	cmp	r1, #2
     b2c:	d1e5      	bne.n	afa <CONFIG_ISR_STACK_SIZE+0x2fa>
				value->sint = (short)value->sint;
     b2e:	b21a      	sxth	r2, r3
     b30:	f343 33c0 	sbfx	r3, r3, #15, #1
     b34:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
     b38:	e7df      	b.n	afa <CONFIG_ISR_STACK_SIZE+0x2fa>
		} else if (specifier_cat == SPECIFIER_UINT) {
     b3a:	2b02      	cmp	r3, #2
     b3c:	d124      	bne.n	b88 <CONFIG_ISR_STACK_SIZE+0x388>
			switch (length_mod) {
     b3e:	1ecb      	subs	r3, r1, #3
     b40:	2b04      	cmp	r3, #4
     b42:	d804      	bhi.n	b4e <CONFIG_ISR_STACK_SIZE+0x34e>
     b44:	e8df f003 	tbb	[pc, r3]
     b48:	18101018 	.word	0x18101018
     b4c:	18          	.byte	0x18
     b4d:	00          	.byte	0x00
			if (length_mod == LENGTH_HH) {
     b4e:	2901      	cmp	r1, #1
     b50:	f04f 0200 	mov.w	r2, #0
				value->uint = va_arg(ap, unsigned int);
     b54:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
     b58:	d014      	beq.n	b84 <CONFIG_ISR_STACK_SIZE+0x384>
			} else if (length_mod == LENGTH_H) {
     b5a:	2902      	cmp	r1, #2
				value->uint = va_arg(ap, unsigned int);
     b5c:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			} else if (length_mod == LENGTH_H) {
     b60:	d1cc      	bne.n	afc <CONFIG_ISR_STACK_SIZE+0x2fc>
				value->uint = (unsigned short)value->uint;
     b62:	b29b      	uxth	r3, r3
			value->ptr = va_arg(ap, void *);
     b64:	930e      	str	r3, [sp, #56]	; 0x38
     b66:	e7c9      	b.n	afc <CONFIG_ISR_STACK_SIZE+0x2fc>
					(uint_value_type)va_arg(ap,
     b68:	3407      	adds	r4, #7
     b6a:	f024 0407 	bic.w	r4, r4, #7
				value->uint =
     b6e:	e8f4 2302 	ldrd	r2, r3, [r4], #8
     b72:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
     b76:	e7c1      	b.n	afc <CONFIG_ISR_STACK_SIZE+0x2fc>
					(uint_value_type)va_arg(ap, size_t);
     b78:	f854 3b04 	ldr.w	r3, [r4], #4
     b7c:	930e      	str	r3, [sp, #56]	; 0x38
     b7e:	2300      	movs	r3, #0
     b80:	930f      	str	r3, [sp, #60]	; 0x3c
			} else if (length_mod == LENGTH_H) {
     b82:	e7bb      	b.n	afc <CONFIG_ISR_STACK_SIZE+0x2fc>
				value->uint = (unsigned char)value->uint;
     b84:	b2db      	uxtb	r3, r3
     b86:	e7cd      	b.n	b24 <CONFIG_ISR_STACK_SIZE+0x324>
		} else if (specifier_cat == SPECIFIER_FP) {
     b88:	2b04      	cmp	r3, #4
     b8a:	d108      	bne.n	b9e <CONFIG_ISR_STACK_SIZE+0x39e>
					(sint_value_type)va_arg(ap, long long);
     b8c:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
     b8e:	f024 0407 	bic.w	r4, r4, #7
     b92:	e9d4 2300 	ldrd	r2, r3, [r4]
     b96:	3408      	adds	r4, #8
     b98:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
     b9c:	e7ae      	b.n	afc <CONFIG_ISR_STACK_SIZE+0x2fc>
		} else if (specifier_cat == SPECIFIER_PTR) {
     b9e:	2b03      	cmp	r3, #3
     ba0:	d1ac      	bne.n	afc <CONFIG_ISR_STACK_SIZE+0x2fc>
			value->ptr = va_arg(ap, void *);
     ba2:	f854 3b04 	ldr.w	r3, [r4], #4
     ba6:	e7dd      	b.n	b64 <CONFIG_ISR_STACK_SIZE+0x364>
		switch (conv->specifier) {
     ba8:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
     bac:	2878      	cmp	r0, #120	; 0x78
     bae:	d8b4      	bhi.n	b1a <CONFIG_ISR_STACK_SIZE+0x31a>
     bb0:	2862      	cmp	r0, #98	; 0x62
     bb2:	d81c      	bhi.n	bee <CONFIG_ISR_STACK_SIZE+0x3ee>
     bb4:	2825      	cmp	r0, #37	; 0x25
     bb6:	f43f adad 	beq.w	714 <z_cbvprintf_impl+0x20>
     bba:	2858      	cmp	r0, #88	; 0x58
     bbc:	d1ad      	bne.n	b1a <CONFIG_ISR_STACK_SIZE+0x31a>
			bps = encode_uint(value->uint, conv, buf, bpe);
     bbe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
     bc2:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     bc6:	9300      	str	r3, [sp, #0]
     bc8:	aa10      	add	r2, sp, #64	; 0x40
     bca:	ab08      	add	r3, sp, #32
     bcc:	f003 ff44 	bl	4a58 <encode_uint>
			if (precision >= 0) {
     bd0:	f1ba 0f00 	cmp.w	sl, #0
			bps = encode_uint(value->uint, conv, buf, bpe);
     bd4:	4607      	mov	r7, r0
			if (precision >= 0) {
     bd6:	f280 8099 	bge.w	d0c <CONFIG_ISR_STACK_SIZE+0x50c>
		if (bps == NULL) {
     bda:	2f00      	cmp	r7, #0
     bdc:	d09d      	beq.n	b1a <CONFIG_ISR_STACK_SIZE+0x31a>
		size_t nj_len = (bpe - bps);
     bde:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     be2:	1bd8      	subs	r0, r3, r7
		if (sign != 0) {
     be4:	2e00      	cmp	r6, #0
     be6:	f000 80c0 	beq.w	d6a <CONFIG_ISR_STACK_SIZE+0x56a>
			nj_len += 1U;
     bea:	3001      	adds	r0, #1
     bec:	e0bd      	b.n	d6a <CONFIG_ISR_STACK_SIZE+0x56a>
		switch (conv->specifier) {
     bee:	3863      	subs	r0, #99	; 0x63
     bf0:	2815      	cmp	r0, #21
     bf2:	d892      	bhi.n	b1a <CONFIG_ISR_STACK_SIZE+0x31a>
     bf4:	a201      	add	r2, pc, #4	; (adr r2, bfc <CONFIG_ISR_STACK_SIZE+0x3fc>)
     bf6:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
     bfa:	bf00      	nop
     bfc:	00000cd1 	.word	0x00000cd1
     c00:	00000ce3 	.word	0x00000ce3
     c04:	00000b1b 	.word	0x00000b1b
     c08:	00000b1b 	.word	0x00000b1b
     c0c:	00000b1b 	.word	0x00000b1b
     c10:	00000b1b 	.word	0x00000b1b
     c14:	00000ce3 	.word	0x00000ce3
     c18:	00000b1b 	.word	0x00000b1b
     c1c:	00000b1b 	.word	0x00000b1b
     c20:	00000b1b 	.word	0x00000b1b
     c24:	00000b1b 	.word	0x00000b1b
     c28:	00000d6f 	.word	0x00000d6f
     c2c:	00000d07 	.word	0x00000d07
     c30:	00000d2d 	.word	0x00000d2d
     c34:	00000b1b 	.word	0x00000b1b
     c38:	00000b1b 	.word	0x00000b1b
     c3c:	00000c55 	.word	0x00000c55
     c40:	00000b1b 	.word	0x00000b1b
     c44:	00000d07 	.word	0x00000d07
     c48:	00000b1b 	.word	0x00000b1b
     c4c:	00000b1b 	.word	0x00000b1b
     c50:	00000d07 	.word	0x00000d07
			if (precision >= 0) {
     c54:	f1ba 0f00 	cmp.w	sl, #0
			bps = (const char *)value->ptr;
     c58:	9f0e      	ldr	r7, [sp, #56]	; 0x38
			if (precision >= 0) {
     c5a:	db35      	blt.n	cc8 <CONFIG_ISR_STACK_SIZE+0x4c8>
				len = strnlen(bps, precision);
     c5c:	4651      	mov	r1, sl
     c5e:	4638      	mov	r0, r7
     c60:	f003 ffa4 	bl	4bac <strnlen>
			bpe = bps + len;
     c64:	eb07 0a00 	add.w	sl, r7, r0
		if (bps == NULL) {
     c68:	2f00      	cmp	r7, #0
     c6a:	f43f af56 	beq.w	b1a <CONFIG_ISR_STACK_SIZE+0x31a>
		char sign = 0;
     c6e:	2600      	movs	r6, #0
		if (conv->altform_0c) {
     c70:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     c74:	f013 0210 	ands.w	r2, r3, #16
     c78:	9205      	str	r2, [sp, #20]
     c7a:	f000 8092 	beq.w	da2 <CONFIG_ISR_STACK_SIZE+0x5a2>
			nj_len += 2U;
     c7e:	3002      	adds	r0, #2
		if (conv->pad_fp) {
     c80:	065b      	lsls	r3, r3, #25
		nj_len += conv->pad0_value;
     c82:	9a11      	ldr	r2, [sp, #68]	; 0x44
			nj_len += conv->pad0_pre_exp;
     c84:	bf48      	it	mi
     c86:	9b12      	ldrmi	r3, [sp, #72]	; 0x48
		nj_len += conv->pad0_value;
     c88:	4410      	add	r0, r2
			nj_len += conv->pad0_pre_exp;
     c8a:	bf48      	it	mi
     c8c:	18c0      	addmi	r0, r0, r3
		if (width > 0) {
     c8e:	f1b8 0f00 	cmp.w	r8, #0
		nj_len += conv->pad0_value;
     c92:	9204      	str	r2, [sp, #16]
		if (width > 0) {
     c94:	f340 809f 	ble.w	dd6 <CONFIG_ISR_STACK_SIZE+0x5d6>
			if (!conv->flag_dash) {
     c98:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
			width -= (int)nj_len;
     c9c:	eba8 0800 	sub.w	r8, r8, r0
			if (!conv->flag_dash) {
     ca0:	f3c2 0380 	ubfx	r3, r2, #2, #1
     ca4:	0750      	lsls	r0, r2, #29
     ca6:	9306      	str	r3, [sp, #24]
     ca8:	f100 8095 	bmi.w	dd6 <CONFIG_ISR_STACK_SIZE+0x5d6>
				if (conv->flag_zero) {
     cac:	0651      	lsls	r1, r2, #25
     cae:	f140 8088 	bpl.w	dc2 <CONFIG_ISR_STACK_SIZE+0x5c2>
					if (sign != 0) {
     cb2:	b13e      	cbz	r6, cc4 <CONFIG_ISR_STACK_SIZE+0x4c4>
						OUTC(sign);
     cb4:	4659      	mov	r1, fp
     cb6:	4630      	mov	r0, r6
     cb8:	47c8      	blx	r9
     cba:	2800      	cmp	r0, #0
     cbc:	db7e      	blt.n	dbc <CONFIG_ISR_STACK_SIZE+0x5bc>
     cbe:	9b06      	ldr	r3, [sp, #24]
     cc0:	3501      	adds	r5, #1
     cc2:	461e      	mov	r6, r3
					pad = '0';
     cc4:	2230      	movs	r2, #48	; 0x30
     cc6:	e07d      	b.n	dc4 <CONFIG_ISR_STACK_SIZE+0x5c4>
				len = strlen(bps);
     cc8:	4638      	mov	r0, r7
     cca:	f003 ff68 	bl	4b9e <strlen>
     cce:	e7c9      	b.n	c64 <CONFIG_ISR_STACK_SIZE+0x464>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     cd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
		char sign = 0;
     cd2:	2600      	movs	r6, #0
		size_t nj_len = (bpe - bps);
     cd4:	2001      	movs	r0, #1
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     cd6:	f88d 3020 	strb.w	r3, [sp, #32]
			bps = buf;
     cda:	af08      	add	r7, sp, #32
			bpe = buf + 1;
     cdc:	f10d 0a21 	add.w	sl, sp, #33	; 0x21
     ce0:	e7c6      	b.n	c70 <CONFIG_ISR_STACK_SIZE+0x470>
			if (conv->flag_plus) {
     ce2:	0719      	lsls	r1, r3, #28
			} else if (conv->flag_space) {
     ce4:	bf5a      	itte	pl
     ce6:	f3c3 1300 	ubfxpl	r3, r3, #4, #1
     cea:	015e      	lslpl	r6, r3, #5
				sign = '+';
     cec:	262b      	movmi	r6, #43	; 0x2b
			sint = value->sint;
     cee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
			if (sint < 0) {
     cf2:	2b00      	cmp	r3, #0
     cf4:	f6bf af63 	bge.w	bbe <CONFIG_ISR_STACK_SIZE+0x3be>
				value->uint = (uint_value_type)-sint;
     cf8:	4252      	negs	r2, r2
     cfa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
				sign = '-';
     cfe:	262d      	movs	r6, #45	; 0x2d
				value->uint = (uint_value_type)-sint;
     d00:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
     d04:	e75b      	b.n	bbe <CONFIG_ISR_STACK_SIZE+0x3be>
		switch (conv->specifier) {
     d06:	2600      	movs	r6, #0
     d08:	e759      	b.n	bbe <CONFIG_ISR_STACK_SIZE+0x3be>
		char sign = 0;
     d0a:	2600      	movs	r6, #0
				conv->flag_zero = false;
     d0c:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
				size_t len = bpe - bps;
     d10:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     d14:	1bdb      	subs	r3, r3, r7
				conv->flag_zero = false;
     d16:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
     d1a:	459a      	cmp	sl, r3
				conv->flag_zero = false;
     d1c:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				if (len < (size_t)precision) {
     d20:	f67f af5b 	bls.w	bda <CONFIG_ISR_STACK_SIZE+0x3da>
					conv->pad0_value = precision - (int)len;
     d24:	ebaa 0303 	sub.w	r3, sl, r3
     d28:	9311      	str	r3, [sp, #68]	; 0x44
     d2a:	e756      	b.n	bda <CONFIG_ISR_STACK_SIZE+0x3da>
			if (value->ptr != NULL) {
     d2c:	980e      	ldr	r0, [sp, #56]	; 0x38
     d2e:	b390      	cbz	r0, d96 <CONFIG_ISR_STACK_SIZE+0x596>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     d30:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     d34:	9300      	str	r3, [sp, #0]
     d36:	2100      	movs	r1, #0
     d38:	ab08      	add	r3, sp, #32
     d3a:	aa10      	add	r2, sp, #64	; 0x40
     d3c:	f003 fe8c 	bl	4a58 <encode_uint>
				conv->altform_0c = true;
     d40:	f8bd 3042 	ldrh.w	r3, [sp, #66]	; 0x42
			if (precision >= 0) {
     d44:	f1ba 0f00 	cmp.w	sl, #0
				conv->altform_0c = true;
     d48:	f003 03ef 	and.w	r3, r3, #239	; 0xef
     d4c:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
     d50:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
     d54:	4607      	mov	r7, r0
				conv->altform_0c = true;
     d56:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
			if (precision >= 0) {
     d5a:	dad6      	bge.n	d0a <CONFIG_ISR_STACK_SIZE+0x50a>
		if (bps == NULL) {
     d5c:	2800      	cmp	r0, #0
     d5e:	f43f aedc 	beq.w	b1a <CONFIG_ISR_STACK_SIZE+0x31a>
		char sign = 0;
     d62:	2600      	movs	r6, #0
		size_t nj_len = (bpe - bps);
     d64:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     d68:	1a18      	subs	r0, r3, r0
		if (sign != 0) {
     d6a:	469a      	mov	sl, r3
     d6c:	e780      	b.n	c70 <CONFIG_ISR_STACK_SIZE+0x470>
				store_count(conv, value->ptr, count);
     d6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	switch ((enum length_mod_enum)conv->length_mod) {
     d70:	2907      	cmp	r1, #7
     d72:	f63f aed2 	bhi.w	b1a <CONFIG_ISR_STACK_SIZE+0x31a>
     d76:	e8df f001 	tbb	[pc, r1]
     d7a:	040c      	.short	0x040c
     d7c:	08080c06 	.word	0x08080c06
     d80:	0c0c      	.short	0x0c0c
		*(signed char *)dp = (signed char)count;
     d82:	701d      	strb	r5, [r3, #0]
		if (bps == NULL) {
     d84:	e6c9      	b.n	b1a <CONFIG_ISR_STACK_SIZE+0x31a>
		*(short *)dp = (short)count;
     d86:	801d      	strh	r5, [r3, #0]
		if (bps == NULL) {
     d88:	e6c7      	b.n	b1a <CONFIG_ISR_STACK_SIZE+0x31a>
		*(intmax_t *)dp = (intmax_t)count;
     d8a:	17ea      	asrs	r2, r5, #31
     d8c:	e9c3 5200 	strd	r5, r2, [r3]
		if (bps == NULL) {
     d90:	e6c3      	b.n	b1a <CONFIG_ISR_STACK_SIZE+0x31a>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     d92:	601d      	str	r5, [r3, #0]
		if (bps == NULL) {
     d94:	e6c1      	b.n	b1a <CONFIG_ISR_STACK_SIZE+0x31a>
     d96:	4f2f      	ldr	r7, [pc, #188]	; (e54 <CONFIG_ISR_STACK_SIZE+0x654>)
		char sign = 0;
     d98:	4606      	mov	r6, r0
			bpe = bps + 5;
     d9a:	f107 0a05 	add.w	sl, r7, #5
		size_t nj_len = (bpe - bps);
     d9e:	2005      	movs	r0, #5
     da0:	e766      	b.n	c70 <CONFIG_ISR_STACK_SIZE+0x470>
		} else if (conv->altform_0) {
     da2:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
     da4:	bf48      	it	mi
     da6:	3001      	addmi	r0, #1
     da8:	e76a      	b.n	c80 <CONFIG_ISR_STACK_SIZE+0x480>
					OUTC(pad);
     daa:	4610      	mov	r0, r2
     dac:	9307      	str	r3, [sp, #28]
     dae:	9206      	str	r2, [sp, #24]
     db0:	4659      	mov	r1, fp
     db2:	47c8      	blx	r9
     db4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
     db8:	2800      	cmp	r0, #0
     dba:	da04      	bge.n	dc6 <CONFIG_ISR_STACK_SIZE+0x5c6>
#undef OUTS
#undef OUTC
}
     dbc:	b015      	add	sp, #84	; 0x54
     dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
     dc2:	2220      	movs	r2, #32
					pad = '0';
     dc4:	4643      	mov	r3, r8
				while (width-- > 0) {
     dc6:	4619      	mov	r1, r3
     dc8:	2900      	cmp	r1, #0
     dca:	f103 33ff 	add.w	r3, r3, #4294967295
     dce:	dcec      	bgt.n	daa <CONFIG_ISR_STACK_SIZE+0x5aa>
     dd0:	4445      	add	r5, r8
     dd2:	4698      	mov	r8, r3
     dd4:	1a6d      	subs	r5, r5, r1
		if (sign != 0) {
     dd6:	b12e      	cbz	r6, de4 <CONFIG_ISR_STACK_SIZE+0x5e4>
			OUTC(sign);
     dd8:	4659      	mov	r1, fp
     dda:	4630      	mov	r0, r6
     ddc:	47c8      	blx	r9
     dde:	2800      	cmp	r0, #0
     de0:	dbec      	blt.n	dbc <CONFIG_ISR_STACK_SIZE+0x5bc>
     de2:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
     de4:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     de8:	06da      	lsls	r2, r3, #27
     dea:	d401      	bmi.n	df0 <CONFIG_ISR_STACK_SIZE+0x5f0>
     dec:	071b      	lsls	r3, r3, #28
     dee:	d505      	bpl.n	dfc <CONFIG_ISR_STACK_SIZE+0x5fc>
				OUTC('0');
     df0:	4659      	mov	r1, fp
     df2:	2030      	movs	r0, #48	; 0x30
     df4:	47c8      	blx	r9
     df6:	2800      	cmp	r0, #0
     df8:	dbe0      	blt.n	dbc <CONFIG_ISR_STACK_SIZE+0x5bc>
     dfa:	3501      	adds	r5, #1
			if (conv->altform_0c) {
     dfc:	9b05      	ldr	r3, [sp, #20]
     dfe:	b133      	cbz	r3, e0e <CONFIG_ISR_STACK_SIZE+0x60e>
				OUTC(conv->specifier);
     e00:	4659      	mov	r1, fp
     e02:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
     e06:	47c8      	blx	r9
     e08:	2800      	cmp	r0, #0
     e0a:	dbd7      	blt.n	dbc <CONFIG_ISR_STACK_SIZE+0x5bc>
     e0c:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
     e0e:	9e04      	ldr	r6, [sp, #16]
     e10:	442e      	add	r6, r5
     e12:	e005      	b.n	e20 <CONFIG_ISR_STACK_SIZE+0x620>
				OUTC('0');
     e14:	4659      	mov	r1, fp
     e16:	2030      	movs	r0, #48	; 0x30
     e18:	47c8      	blx	r9
     e1a:	2800      	cmp	r0, #0
     e1c:	dbce      	blt.n	dbc <CONFIG_ISR_STACK_SIZE+0x5bc>
     e1e:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
     e20:	1b73      	subs	r3, r6, r5
     e22:	2b00      	cmp	r3, #0
     e24:	dcf6      	bgt.n	e14 <CONFIG_ISR_STACK_SIZE+0x614>
			OUTS(bps, bpe);
     e26:	4653      	mov	r3, sl
     e28:	463a      	mov	r2, r7
     e2a:	4659      	mov	r1, fp
     e2c:	4648      	mov	r0, r9
     e2e:	f003 fe59 	bl	4ae4 <outs>
     e32:	2800      	cmp	r0, #0
     e34:	dbc2      	blt.n	dbc <CONFIG_ISR_STACK_SIZE+0x5bc>
     e36:	4405      	add	r5, r0
		while (width > 0) {
     e38:	44a8      	add	r8, r5
     e3a:	eba8 0305 	sub.w	r3, r8, r5
     e3e:	2b00      	cmp	r3, #0
     e40:	f77f ae6b 	ble.w	b1a <CONFIG_ISR_STACK_SIZE+0x31a>
			OUTC(' ');
     e44:	4659      	mov	r1, fp
     e46:	2020      	movs	r0, #32
     e48:	47c8      	blx	r9
     e4a:	2800      	cmp	r0, #0
     e4c:	dbb6      	blt.n	dbc <CONFIG_ISR_STACK_SIZE+0x5bc>
     e4e:	3501      	adds	r5, #1
			--width;
     e50:	e7f3      	b.n	e3a <CONFIG_ISR_STACK_SIZE+0x63a>
     e52:	bf00      	nop
     e54:	00005a34 	.word	0x00005a34

00000e58 <sys_reboot>:
#include <zephyr/sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
     e58:	b508      	push	{r3, lr}
	__asm__ volatile(
     e5a:	f04f 0220 	mov.w	r2, #32
     e5e:	f3ef 8311 	mrs	r3, BASEPRI
     e62:	f382 8812 	msr	BASEPRI_MAX, r2
     e66:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
     e6a:	f000 fce9 	bl	1840 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
     e6e:	4803      	ldr	r0, [pc, #12]	; (e7c <sys_reboot+0x24>)
     e70:	f003 fd02 	bl	4878 <printk>
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
     e74:	f000 fa8e 	bl	1394 <arch_cpu_idle>
     e78:	e7fc      	b.n	e74 <sys_reboot+0x1c>
     e7a:	bf00      	nop
     e7c:	00005a3a 	.word	0x00005a3a

00000e80 <nrf_gpio_pin_control_select.constprop.0>:

#if NRF_GPIO_HAS_SEL
NRF_STATIC_INLINE void nrf_gpio_pin_control_select(uint32_t pin_number, nrf_gpio_pin_sel_t ctrl)
{
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
     e80:	4b05      	ldr	r3, [pc, #20]	; (e98 <nrf_gpio_pin_control_select.constprop.0+0x18>)
     e82:	eb03 0080 	add.w	r0, r3, r0, lsl #2
     e86:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
     e8a:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
    reg->PIN_CNF[pin_number] = cnf | (ctrl << GPIO_PIN_CNF_MCUSEL_Pos);
     e8e:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
     e92:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
}
     e96:	4770      	bx	lr
     e98:	50842500 	.word	0x50842500

00000e9c <nordicsemi_nrf53_init>:

}
#endif /* CONFIG_PM_S2RAM */

static int nordicsemi_nrf53_init(const struct device *arg)
{
     e9c:	b510      	push	{r4, lr}
     e9e:	f04f 0320 	mov.w	r3, #32
     ea2:	f3ef 8411 	mrs	r4, BASEPRI
     ea6:	f383 8812 	msr	BASEPRI_MAX, r3
     eaa:	f3bf 8f6f 	isb	sy

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_cache_enable(NRF_CACHE_Type * p_reg)
{
    p_reg->ENABLE = CACHE_ENABLE_ENABLE_Enabled;
     eae:	2201      	movs	r2, #1
     eb0:	4b0c      	ldr	r3, [pc, #48]	; (ee4 <nordicsemi_nrf53_init+0x48>)
}

NRF_STATIC_INLINE void nrf_oscillators_lfxo_cap_set(NRF_OSCILLATORS_Type *     p_reg,
                                                    nrf_oscillators_lfxo_cap_t cap)
{
    p_reg->XOSC32KI.INTCAP = (uint32_t)cap;
     eb2:	490d      	ldr	r1, [pc, #52]	; (ee8 <nordicsemi_nrf53_init+0x4c>)
     eb4:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
     eb8:	2302      	movs	r3, #2
#if !defined(CONFIG_BUILD_WITH_TFM)
	/* This can only be done from secure code.
	 * This is handled by the TF-M platform so we skip it when TF-M is
	 * enabled.
	 */
	nrf_gpio_pin_control_select(PIN_XL1, NRF_GPIO_PIN_SEL_PERIPHERAL);
     eba:	2000      	movs	r0, #0
     ebc:	f8c1 36d0 	str.w	r3, [r1, #1744]	; 0x6d0
     ec0:	f7ff ffde 	bl	e80 <nrf_gpio_pin_control_select.constprop.0>
	nrf_gpio_pin_control_select(PIN_XL2, NRF_GPIO_PIN_SEL_PERIPHERAL);
     ec4:	4610      	mov	r0, r2
     ec6:	f7ff ffdb 	bl	e80 <nrf_gpio_pin_control_select.constprop.0>
NRF_STATIC_INLINE void nrf_regulators_dcdcen_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
#if defined(REGULATORS_DCDCEN_DCDCEN_Msk)
    p_reg->DCDCEN = (enable ? REGULATORS_DCDCEN_DCDCEN_Msk : 0);
#else
    p_reg->VREGMAIN.DCDCEN = (enable ? REGULATORS_VREGMAIN_DCDCEN_DCDCEN_Msk : 0);
     eca:	f8c1 2704 	str.w	r2, [r1, #1796]	; 0x704
#endif

#if NRF_REGULATORS_HAS_DCDCEN_RADIO
NRF_STATIC_INLINE void nrf_regulators_dcdcen_radio_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
    p_reg->VREGRADIO.DCDCEN = (enable) ? REGULATORS_VREGRADIO_DCDCEN_DCDCEN_Enabled :
     ece:	f8c1 2904 	str.w	r2, [r1, #2308]	; 0x904
    p_reg->VREGH.DCDCEN = (enable) ? REGULATORS_VREGH_DCDCEN_DCDCEN_Enabled :
     ed2:	f8c1 2b00 	str.w	r2, [r1, #2816]	; 0xb00
	__asm__ volatile(
     ed6:	f384 8811 	msr	BASEPRI, r4
     eda:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
     ede:	2000      	movs	r0, #0
     ee0:	bd10      	pop	{r4, pc}
     ee2:	bf00      	nop
     ee4:	50001000 	.word	0x50001000
     ee8:	50004000 	.word	0x50004000

00000eec <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
     eec:	b148      	cbz	r0, f02 <arch_busy_wait+0x16>

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
     eee:	4b05      	ldr	r3, [pc, #20]	; (f04 <arch_busy_wait+0x18>)
     ef0:	4a05      	ldr	r2, [pc, #20]	; (f08 <arch_busy_wait+0x1c>)
     ef2:	681b      	ldr	r3, [r3, #0]
     ef4:	fbb3 f3f2 	udiv	r3, r3, r2
    delay_cycles(cycles);
     ef8:	4358      	muls	r0, r3
     efa:	4b04      	ldr	r3, [pc, #16]	; (f0c <arch_busy_wait+0x20>)
     efc:	f043 0301 	orr.w	r3, r3, #1
     f00:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
     f02:	4770      	bx	lr
     f04:	20000048 	.word	0x20000048
     f08:	000f4240 	.word	0x000f4240
     f0c:	00005840 	.word	0x00005840

00000f10 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
     f10:	2806      	cmp	r0, #6
     f12:	d107      	bne.n	f24 <pm_state_set+0x14>
    p_reg->SYSTEMOFF = REGULATORS_SYSTEMOFF_SYSTEMOFF_Msk;
     f14:	2201      	movs	r2, #1
     f16:	4b04      	ldr	r3, [pc, #16]	; (f28 <pm_state_set+0x18>)
     f18:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     f1c:	f3bf 8f4f 	dsb	sy
        __WFE();
     f20:	bf20      	wfe
    while (true)
     f22:	e7fd      	b.n	f20 <pm_state_set+0x10>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
     f24:	4770      	bx	lr
     f26:	bf00      	nop
     f28:	50004000 	.word	0x50004000

00000f2c <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
     f2c:	f001 bdfa 	b.w	2b24 <SystemInit>

00000f30 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
     f30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     f34:	4605      	mov	r5, r0
	__asm__ volatile(
     f36:	f04f 0320 	mov.w	r3, #32
     f3a:	f3ef 8611 	mrs	r6, BASEPRI
     f3e:	f383 8812 	msr	BASEPRI_MAX, r3
     f42:	f3bf 8f6f 	isb	sy
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
     f46:	f04f 090c 	mov.w	r9, #12
	return list->head;
     f4a:	4b0d      	ldr	r3, [pc, #52]	; (f80 <pm_state_notify+0x50>)
     f4c:	4f0d      	ldr	r7, [pc, #52]	; (f84 <pm_state_notify+0x54>)
     f4e:	681c      	ldr	r4, [r3, #0]
     f50:	f8df 8034 	ldr.w	r8, [pc, #52]	; f88 <pm_state_notify+0x58>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     f54:	b92c      	cbnz	r4, f62 <pm_state_notify+0x32>
	__asm__ volatile(
     f56:	f386 8811 	msr	BASEPRI, r6
     f5a:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
     f5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			callback = notifier->state_exit;
     f62:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
			callback = notifier->state_entry;
     f66:	2d00      	cmp	r5, #0
     f68:	bf18      	it	ne
     f6a:	4613      	movne	r3, r2
		if (callback) {
     f6c:	b12b      	cbz	r3, f7a <pm_state_notify+0x4a>
			callback(z_cpus_pm_state[_current_cpu->id].state);
     f6e:	f898 2014 	ldrb.w	r2, [r8, #20]
     f72:	fb09 f202 	mul.w	r2, r9, r2
     f76:	5cb8      	ldrb	r0, [r7, r2]
     f78:	4798      	blx	r3
	return node->next;
     f7a:	6824      	ldr	r4, [r4, #0]
     f7c:	e7ea      	b.n	f54 <pm_state_notify+0x24>
     f7e:	bf00      	nop
     f80:	20000308 	.word	0x20000308
     f84:	200002fc 	.word	0x200002fc
     f88:	20000928 	.word	0x20000928

00000f8c <pm_system_resume>:
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
     f8c:	2201      	movs	r2, #1

void pm_system_resume(void)
{
     f8e:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = CURRENT_CPU;
     f90:	4b16      	ldr	r3, [pc, #88]	; (fec <pm_system_resume+0x60>)
     f92:	7d1c      	ldrb	r4, [r3, #20]
     f94:	f004 031f 	and.w	r3, r4, #31
     f98:	409a      	lsls	r2, r3
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     f9a:	43d0      	mvns	r0, r2
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
     f9c:	4b14      	ldr	r3, [pc, #80]	; (ff0 <pm_system_resume+0x64>)
     f9e:	0961      	lsrs	r1, r4, #5
     fa0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
     fa4:	e8d3 1fef 	ldaex	r1, [r3]
     fa8:	ea01 0500 	and.w	r5, r1, r0
     fac:	e8c3 5fe6 	stlex	r6, r5, [r3]
     fb0:	2e00      	cmp	r6, #0
     fb2:	d1f7      	bne.n	fa4 <pm_system_resume+0x18>
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
     fb4:	420a      	tst	r2, r1
     fb6:	d013      	beq.n	fe0 <pm_system_resume+0x54>
	if (pm_state_exit_post_ops != NULL) {
     fb8:	4b0e      	ldr	r3, [pc, #56]	; (ff4 <pm_system_resume+0x68>)
     fba:	4d0f      	ldr	r5, [pc, #60]	; (ff8 <pm_system_resume+0x6c>)
     fbc:	b18b      	cbz	r3, fe2 <pm_system_resume+0x56>
		pm_state_exit_post_ops(info->state, info->substate_id);
     fbe:	230c      	movs	r3, #12
     fc0:	4363      	muls	r3, r4
     fc2:	18ea      	adds	r2, r5, r3
     fc4:	7851      	ldrb	r1, [r2, #1]
     fc6:	5ce8      	ldrb	r0, [r5, r3]
     fc8:	f003 fda4 	bl	4b14 <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
     fcc:	2000      	movs	r0, #0
     fce:	f7ff ffaf 	bl	f30 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
     fd2:	230c      	movs	r3, #12
     fd4:	435c      	muls	r4, r3
     fd6:	2300      	movs	r3, #0
     fd8:	192a      	adds	r2, r5, r4
     fda:	512b      	str	r3, [r5, r4]
     fdc:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
     fe0:	bd70      	pop	{r4, r5, r6, pc}
     fe2:	f383 8811 	msr	BASEPRI, r3
     fe6:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
     fea:	e7ef      	b.n	fcc <pm_system_resume+0x40>
     fec:	20000928 	.word	0x20000928
     ff0:	20000310 	.word	0x20000310
     ff4:	00004b15 	.word	0x00004b15
     ff8:	200002fc 	.word	0x200002fc

00000ffc <pm_system_suspend>:

	return true;
}

bool pm_system_suspend(int32_t ticks)
{
     ffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t id = CURRENT_CPU;
    1000:	4b32      	ldr	r3, [pc, #200]	; (10cc <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xcc>)
{
    1002:	4607      	mov	r7, r0
	uint8_t id = CURRENT_CPU;
    1004:	7d1d      	ldrb	r5, [r3, #20]
	__asm__ volatile(
    1006:	f04f 0320 	mov.w	r3, #32
    100a:	f3ef 8811 	mrs	r8, BASEPRI
    100e:	f383 8812 	msr	BASEPRI_MAX, r3
    1012:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key;

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	key = k_spin_lock(&pm_forced_state_lock);
	if (z_cpus_pm_forced_state[id].state != PM_STATE_ACTIVE) {
    1016:	240c      	movs	r4, #12
    1018:	436c      	muls	r4, r5
    101a:	4b2d      	ldr	r3, [pc, #180]	; (10d0 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xd0>)
    101c:	4e2d      	ldr	r6, [pc, #180]	; (10d4 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xd4>)
    101e:	5d19      	ldrb	r1, [r3, r4]
    1020:	191a      	adds	r2, r3, r4
    1022:	2900      	cmp	r1, #0
    1024:	d047      	beq.n	10b6 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xb6>
		z_cpus_pm_state[id] = z_cpus_pm_forced_state[id];
    1026:	ca07      	ldmia	r2, {r0, r1, r2}
    1028:	eb06 0c04 	add.w	ip, r6, r4
    102c:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
		z_cpus_pm_forced_state[id].state = PM_STATE_ACTIVE;
    1030:	2200      	movs	r2, #0
    1032:	551a      	strb	r2, [r3, r4]
	__asm__ volatile(
    1034:	f388 8811 	msr	BASEPRI, r8
    1038:	f3bf 8f6f 	isb	sy
			z_cpus_pm_state[id] = *info;
		}
	}
	k_spin_unlock(&pm_forced_state_lock, key);

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    103c:	230c      	movs	r3, #12
    103e:	436b      	muls	r3, r5
    1040:	5cf0      	ldrb	r0, [r6, r3]
    1042:	18f2      	adds	r2, r6, r3
    1044:	b3a8      	cbz	r0, 10b2 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xb2>
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		return false;
	}

	if (ticks != K_TICKS_FOREVER) {
    1046:	1c7b      	adds	r3, r7, #1
    1048:	d010      	beq.n	106c <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x6c>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    104a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    104e:	2100      	movs	r1, #0
    1050:	f8d2 c008 	ldr.w	ip, [r2, #8]
    1054:	4c20      	ldr	r4, [pc, #128]	; (10d8 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xd8>)
    1056:	2300      	movs	r3, #0
    1058:	fbec 4100 	umlal	r4, r1, ip, r0
    105c:	4a1f      	ldr	r2, [pc, #124]	; (10dc <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xdc>)
    105e:	4620      	mov	r0, r4
    1060:	f7ff f878 	bl	154 <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
    1064:	2101      	movs	r1, #1
    1066:	1a38      	subs	r0, r7, r0
    1068:	f004 fa35 	bl	54d6 <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    106c:	f002 fef8 	bl	3e60 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    1070:	2001      	movs	r0, #1
    1072:	f7ff ff5d 	bl	f30 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    1076:	4b1a      	ldr	r3, [pc, #104]	; (10e0 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xe0>)
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    1078:	096a      	lsrs	r2, r5, #5
    107a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
	atomic_val_t mask = ATOMIC_MASK(bit);
    107e:	2201      	movs	r2, #1
    1080:	f005 011f 	and.w	r1, r5, #31
    1084:	408a      	lsls	r2, r1
    1086:	e8d3 0fef 	ldaex	r0, [r3]
    108a:	4310      	orrs	r0, r2
    108c:	e8c3 0fe1 	stlex	r1, r0, [r3]
    1090:	2900      	cmp	r1, #0
    1092:	d1f8      	bne.n	1086 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x86>
	if (pm_state_set != NULL) {
    1094:	4b13      	ldr	r3, [pc, #76]	; (10e4 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xe4>)
    1096:	b13b      	cbz	r3, 10a8 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xa8>
		pm_state_set(info->state, info->substate_id);
    1098:	230c      	movs	r3, #12
    109a:	fb03 f005 	mul.w	r0, r3, r5
    109e:	1833      	adds	r3, r6, r0
    10a0:	7859      	ldrb	r1, [r3, #1]
    10a2:	5c30      	ldrb	r0, [r6, r0]
    10a4:	f7ff ff34 	bl	f10 <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
    10a8:	f7ff ff70 	bl	f8c <pm_system_resume>
	k_sched_unlock();
    10ac:	f002 feec 	bl	3e88 <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

	return true;
    10b0:	2001      	movs	r0, #1
}
    10b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		info = pm_policy_next_state(id, ticks);
    10b6:	4601      	mov	r1, r0
    10b8:	4628      	mov	r0, r5
    10ba:	f000 f815 	bl	10e8 <pm_policy_next_state>
		if (info != NULL) {
    10be:	2800      	cmp	r0, #0
    10c0:	d0b8      	beq.n	1034 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x34>
			z_cpus_pm_state[id] = *info;
    10c2:	c807      	ldmia	r0, {r0, r1, r2}
    10c4:	4434      	add	r4, r6
    10c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    10ca:	e7b3      	b.n	1034 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x34>
    10cc:	20000928 	.word	0x20000928
    10d0:	200002f0 	.word	0x200002f0
    10d4:	200002fc 	.word	0x200002fc
    10d8:	000f423f 	.word	0x000f423f
    10dc:	000f4240 	.word	0x000f4240
    10e0:	20000310 	.word	0x20000310
    10e4:	00000f11 	.word	0x00000f11

000010e8 <pm_policy_next_state>:
	}
}

#ifdef CONFIG_PM_POLICY_DEFAULT
const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
    10e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    10ec:	b085      	sub	sp, #20
    10ee:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    10f0:	a903      	add	r1, sp, #12
    10f2:	f000 f843 	bl	117c <pm_state_cpu_get_all>
    10f6:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    10fa:	4604      	mov	r4, r0
    10fc:	f04f 0b00 	mov.w	fp, #0

		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);

		/* skip state if it brings too much latency */
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    1100:	4b1b      	ldr	r3, [pc, #108]	; (1170 <pm_policy_next_state+0x88>)
    1102:	9d03      	ldr	r5, [sp, #12]
    1104:	f8d3 a000 	ldr.w	sl, [r3]
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    1108:	1e43      	subs	r3, r0, #1
    110a:	b21b      	sxth	r3, r3
    110c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    1110:	f8df 8060 	ldr.w	r8, [pc, #96]	; 1174 <pm_policy_next_state+0x8c>
    1114:	eb05 0583 	add.w	r5, r5, r3, lsl #2
    1118:	b924      	cbnz	r4, 1124 <pm_policy_next_state+0x3c>
		    (ticks >= (min_residency + exit_latency))) {
			return state;
		}
	}

	return NULL;
    111a:	46a1      	mov	r9, r4
}
    111c:	4648      	mov	r0, r9
    111e:	b005      	add	sp, #20
    1120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1124:	46c4      	mov	ip, r8
    1126:	4659      	mov	r1, fp
    1128:	6868      	ldr	r0, [r5, #4]
    112a:	2300      	movs	r3, #0
    112c:	fbe0 c107 	umlal	ip, r1, r0, r7
    1130:	4a11      	ldr	r2, [pc, #68]	; (1178 <pm_policy_next_state+0x90>)
    1132:	4660      	mov	r0, ip
    1134:	f7ff f80e 	bl	154 <__aeabi_uldivmod>
    1138:	46c4      	mov	ip, r8
    113a:	4659      	mov	r1, fp
    113c:	9001      	str	r0, [sp, #4]
    113e:	68a8      	ldr	r0, [r5, #8]
    1140:	2300      	movs	r3, #0
    1142:	fbe0 c107 	umlal	ip, r1, r0, r7
    1146:	4a0c      	ldr	r2, [pc, #48]	; (1178 <pm_policy_next_state+0x90>)
    1148:	4660      	mov	r0, ip
    114a:	f7ff f803 	bl	154 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    114e:	f1ba 3fff 	cmp.w	sl, #4294967295
		const struct pm_state_info *state = &cpu_states[i];
    1152:	46a9      	mov	r9, r5
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    1154:	d001      	beq.n	115a <pm_policy_next_state+0x72>
    1156:	4582      	cmp	sl, r0
    1158:	d905      	bls.n	1166 <pm_policy_next_state+0x7e>
		if ((ticks == K_TICKS_FOREVER) ||
    115a:	1c73      	adds	r3, r6, #1
    115c:	d0de      	beq.n	111c <pm_policy_next_state+0x34>
		    (ticks >= (min_residency + exit_latency))) {
    115e:	9b01      	ldr	r3, [sp, #4]
    1160:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
    1162:	42b0      	cmp	r0, r6
    1164:	d9da      	bls.n	111c <pm_policy_next_state+0x34>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    1166:	3c01      	subs	r4, #1
    1168:	b2a4      	uxth	r4, r4
    116a:	3d0c      	subs	r5, #12
    116c:	e7d4      	b.n	1118 <pm_policy_next_state+0x30>
    116e:	bf00      	nop
    1170:	20000004 	.word	0x20000004
    1174:	000f423f 	.word	0x000f423f
    1178:	000f4240 	.word	0x000f4240

0000117c <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD_SEP(DT_PATH(cpus), DT_NUM_CPU_POWER_STATES, (,))
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    117c:	b908      	cbnz	r0, 1182 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    117e:	4b02      	ldr	r3, [pc, #8]	; (1188 <pm_state_cpu_get_all+0xc>)
    1180:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    1182:	2000      	movs	r0, #0
    1184:	4770      	bx	lr
    1186:	bf00      	nop
    1188:	00005858 	.word	0x00005858

0000118c <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    118c:	4801      	ldr	r0, [pc, #4]	; (1194 <nrf_cc3xx_platform_abort_init+0x8>)
    118e:	f003 ba0d 	b.w	45ac <nrf_cc3xx_platform_set_abort>
    1192:	bf00      	nop
    1194:	00005858 	.word	0x00005858

00001198 <mutex_free_platform>:
}


/** @brief Static function to free a mutex
 */
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1198:	b538      	push	{r3, r4, r5, lr}
    /* Ensure that the mutex is valid (not NULL) */
    if (mutex == NULL) {
    119a:	4604      	mov	r4, r0
    119c:	b918      	cbnz	r0, 11a6 <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    119e:	4b0f      	ldr	r3, [pc, #60]	; (11dc <mutex_free_platform+0x44>)
    11a0:	480f      	ldr	r0, [pc, #60]	; (11e0 <mutex_free_platform+0x48>)
    11a2:	685b      	ldr	r3, [r3, #4]
    11a4:	4798      	blx	r3
            "mutex_init called with NULL parameter");
    }

    /* Check if we are freeing a mutex that is atomic */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    11a6:	6861      	ldr	r1, [r4, #4]
    11a8:	f5b1 3f68 	cmp.w	r1, #237568	; 0x3a000
    11ac:	d00f      	beq.n	11ce <mutex_free_platform+0x36>
    11ae:	f5b1 0f68 	cmp.w	r1, #15204352	; 0xe80000
    11b2:	d00c      	beq.n	11ce <mutex_free_platform+0x36>
        /*Nothing to free*/
        return;
    }

    /* Check if we are freeing a mutex that isn't initialized */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    11b4:	4d0b      	ldr	r5, [pc, #44]	; (11e4 <mutex_free_platform+0x4c>)
    11b6:	42a9      	cmp	r1, r5
    11b8:	d009      	beq.n	11ce <mutex_free_platform+0x36>
        /*Nothing to free*/
        return;
    }

    /* Check if the mutex was allocated or being statically defined */
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    11ba:	f411 6168 	ands.w	r1, r1, #3712	; 0xe80
    11be:	d007      	beq.n	11d0 <mutex_free_platform+0x38>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    11c0:	4621      	mov	r1, r4
    11c2:	4809      	ldr	r0, [pc, #36]	; (11e8 <mutex_free_platform+0x50>)
    11c4:	f004 f86e 	bl	52a4 <k_mem_slab_free>
        mutex->mutex = NULL;
    11c8:	2300      	movs	r3, #0
    11ca:	6023      	str	r3, [r4, #0]
    else {
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    }

    /* Reset the mutex to invalid state */
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    11cc:	6065      	str	r5, [r4, #4]
}
    11ce:	bd38      	pop	{r3, r4, r5, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    11d0:	2214      	movs	r2, #20
    11d2:	6820      	ldr	r0, [r4, #0]
    11d4:	f003 fcfe 	bl	4bd4 <memset>
    11d8:	e7f8      	b.n	11cc <mutex_free_platform+0x34>
    11da:	bf00      	nop
    11dc:	200000d4 	.word	0x200000d4
    11e0:	00005a63 	.word	0x00005a63
    11e4:	a95c5f2c 	.word	0xa95c5f2c
    11e8:	20000814 	.word	0x20000814

000011ec <mutex_lock_platform>:


/** @brief Static function to lock a mutex
 */
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    11ec:	b508      	push	{r3, lr}
    int ret;
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    11ee:	b360      	cbz	r0, 124a <mutex_lock_platform+0x5e>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags) {
    11f0:	6843      	ldr	r3, [r0, #4]
    11f2:	f5b3 3f68 	cmp.w	r3, #237568	; 0x3a000
    11f6:	d00e      	beq.n	1216 <mutex_lock_platform+0x2a>
    11f8:	f5b3 0f68 	cmp.w	r3, #15204352	; 0xe80000
    11fc:	d018      	beq.n	1230 <mutex_lock_platform+0x44>

#endif /* defined(NRF5340_XXAA_APPLICATION) */

    default:
        /* Ensure that the mutex has been initialized */
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    11fe:	4a14      	ldr	r2, [pc, #80]	; (1250 <mutex_lock_platform+0x64>)
    1200:	4293      	cmp	r3, r2
    1202:	d020      	beq.n	1246 <mutex_lock_platform+0x5a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
        }

        p_mutex = (struct k_mutex *)mutex->mutex;
    1204:	6800      	ldr	r0, [r0, #0]
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_MUTEX_LOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_lock(mutex, timeout);
    1206:	f04f 32ff 	mov.w	r2, #4294967295
    120a:	f04f 33ff 	mov.w	r3, #4294967295
    120e:	f002 fb1f 	bl	3850 <z_impl_k_mutex_lock>

        ret = k_mutex_lock(p_mutex, K_FOREVER);
        if (ret == 0) {
    1212:	b158      	cbz	r0, 122c <mutex_lock_platform+0x40>
    1214:	e015      	b.n	1242 <mutex_lock_platform+0x56>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    1216:	2201      	movs	r2, #1
    1218:	6803      	ldr	r3, [r0, #0]
    121a:	e8d3 1fef 	ldaex	r1, [r3]
    121e:	2900      	cmp	r1, #0
    1220:	d103      	bne.n	122a <mutex_lock_platform+0x3e>
    1222:	e8c3 2fe0 	stlex	r0, r2, [r3]
    1226:	2800      	cmp	r0, #0
    1228:	d1f7      	bne.n	121a <mutex_lock_platform+0x2e>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    122a:	d10a      	bne.n	1242 <mutex_lock_platform+0x56>
            return NRF_CC3XX_PLATFORM_SUCCESS;
    122c:	2000      	movs	r0, #0
        } else {
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
        }
    }
}
    122e:	bd08      	pop	{r3, pc}
        return nrf_mutex_lock(NRF_MUTEX, *((uint8_t *)mutex->mutex)) ?
    1230:	6803      	ldr	r3, [r0, #0]

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrf_mutex_lock(NRF_MUTEX_Type * p_reg, uint8_t mutex)
{
    return (p_reg->MUTEX[mutex] == MUTEX_MUTEX_MUTEX_Unlocked);
    1232:	4a08      	ldr	r2, [pc, #32]	; (1254 <mutex_lock_platform+0x68>)
    1234:	781b      	ldrb	r3, [r3, #0]
    1236:	f503 7380 	add.w	r3, r3, #256	; 0x100
    123a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                       NRF_CC3XX_PLATFORM_SUCCESS :
    123e:	2b00      	cmp	r3, #0
    1240:	d0f4      	beq.n	122c <mutex_lock_platform+0x40>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1242:	4805      	ldr	r0, [pc, #20]	; (1258 <mutex_lock_platform+0x6c>)
    1244:	e7f3      	b.n	122e <mutex_lock_platform+0x42>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1246:	4805      	ldr	r0, [pc, #20]	; (125c <mutex_lock_platform+0x70>)
    1248:	e7f1      	b.n	122e <mutex_lock_platform+0x42>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    124a:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    124e:	e7ee      	b.n	122e <mutex_lock_platform+0x42>
    1250:	a95c5f2c 	.word	0xa95c5f2c
    1254:	50030000 	.word	0x50030000
    1258:	ffff8fe9 	.word	0xffff8fe9
    125c:	ffff8fea 	.word	0xffff8fea

00001260 <mutex_unlock_platform>:

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1260:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    1262:	b320      	cbz	r0, 12ae <mutex_unlock_platform+0x4e>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    1264:	6843      	ldr	r3, [r0, #4]
    1266:	f5b3 3f68 	cmp.w	r3, #237568	; 0x3a000
    126a:	d009      	beq.n	1280 <mutex_unlock_platform+0x20>
    126c:	f5b3 0f68 	cmp.w	r3, #15204352	; 0xe80000
    1270:	d013      	beq.n	129a <mutex_unlock_platform+0x3a>

#endif /* defined(NRF5340_XXAA_APPLICATION) */

    default:
        /* Ensure that the mutex has been initialized */
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1272:	4a11      	ldr	r2, [pc, #68]	; (12b8 <mutex_unlock_platform+0x58>)
    1274:	4293      	cmp	r3, r2
    1276:	d01d      	beq.n	12b4 <mutex_unlock_platform+0x54>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
        }

        p_mutex = (struct k_mutex *)mutex->mutex;
    1278:	6800      	ldr	r0, [r0, #0]
		union { uintptr_t x; struct k_mutex * val; } parm0 = { .val = mutex };
		return (int) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    127a:	f002 fb63 	bl	3944 <z_impl_k_mutex_unlock>
    127e:	e014      	b.n	12aa <mutex_unlock_platform+0x4a>
    1280:	2200      	movs	r2, #0
    1282:	6803      	ldr	r3, [r0, #0]
    1284:	e8d3 1fef 	ldaex	r1, [r3]
    1288:	2901      	cmp	r1, #1
    128a:	d103      	bne.n	1294 <mutex_unlock_platform+0x34>
    128c:	e8c3 2fe0 	stlex	r0, r2, [r3]
    1290:	2800      	cmp	r0, #0
    1292:	d1f7      	bne.n	1284 <mutex_unlock_platform+0x24>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1294:	d009      	beq.n	12aa <mutex_unlock_platform+0x4a>
    1296:	4809      	ldr	r0, [pc, #36]	; (12bc <mutex_unlock_platform+0x5c>)

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    1298:	bd08      	pop	{r3, pc}
}

NRF_STATIC_INLINE void nrf_mutex_unlock(NRF_MUTEX_Type * p_reg, uint8_t mutex)
{
    p_reg->MUTEX[mutex] = MUTEX_MUTEX_MUTEX_Unlocked;
    129a:	2100      	movs	r1, #0
        nrf_mutex_unlock(NRF_MUTEX, *((uint8_t *)mutex->mutex));
    129c:	6803      	ldr	r3, [r0, #0]
    129e:	4a08      	ldr	r2, [pc, #32]	; (12c0 <mutex_unlock_platform+0x60>)
    12a0:	781b      	ldrb	r3, [r3, #0]
    12a2:	f503 7380 	add.w	r3, r3, #256	; 0x100
    12a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return NRF_CC3XX_PLATFORM_SUCCESS;
    12aa:	2000      	movs	r0, #0
    12ac:	e7f4      	b.n	1298 <mutex_unlock_platform+0x38>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    12ae:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    12b2:	e7f1      	b.n	1298 <mutex_unlock_platform+0x38>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    12b4:	4803      	ldr	r0, [pc, #12]	; (12c4 <mutex_unlock_platform+0x64>)
    12b6:	e7ef      	b.n	1298 <mutex_unlock_platform+0x38>
    12b8:	a95c5f2c 	.word	0xa95c5f2c
    12bc:	ffff8fe9 	.word	0xffff8fe9
    12c0:	50030000 	.word	0x50030000
    12c4:	ffff8fea 	.word	0xffff8fea

000012c8 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    12c8:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    12ca:	4604      	mov	r4, r0
    12cc:	b918      	cbnz	r0, 12d6 <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    12ce:	4b1d      	ldr	r3, [pc, #116]	; (1344 <mutex_init_platform+0x7c>)
    12d0:	481d      	ldr	r0, [pc, #116]	; (1348 <mutex_init_platform+0x80>)
    12d2:	685b      	ldr	r3, [r3, #4]
    12d4:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    12d6:	6863      	ldr	r3, [r4, #4]
    12d8:	f5b3 3f68 	cmp.w	r3, #237568	; 0x3a000
    12dc:	d02f      	beq.n	133e <mutex_init_platform+0x76>
    12de:	f5b3 0f68 	cmp.w	r3, #15204352	; 0xe80000
    12e2:	d02c      	beq.n	133e <mutex_init_platform+0x76>
    if ((mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID && mutex->mutex == NULL) ||
    12e4:	4a19      	ldr	r2, [pc, #100]	; (134c <mutex_init_platform+0x84>)
    12e6:	4293      	cmp	r3, r2
    12e8:	d119      	bne.n	131e <mutex_init_platform+0x56>
    12ea:	6823      	ldr	r3, [r4, #0]
    12ec:	bb03      	cbnz	r3, 1330 <mutex_init_platform+0x68>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    12ee:	f04f 32ff 	mov.w	r2, #4294967295
    12f2:	f04f 33ff 	mov.w	r3, #4294967295
    12f6:	4621      	mov	r1, r4
    12f8:	4815      	ldr	r0, [pc, #84]	; (1350 <mutex_init_platform+0x88>)
    12fa:	f002 f9d3 	bl	36a4 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    12fe:	b908      	cbnz	r0, 1304 <mutex_init_platform+0x3c>
    1300:	6823      	ldr	r3, [r4, #0]
    1302:	b91b      	cbnz	r3, 130c <mutex_init_platform+0x44>
            platform_abort_apis.abort_fn(
    1304:	4b0f      	ldr	r3, [pc, #60]	; (1344 <mutex_init_platform+0x7c>)
    1306:	4813      	ldr	r0, [pc, #76]	; (1354 <mutex_init_platform+0x8c>)
    1308:	685b      	ldr	r3, [r3, #4]
    130a:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    130c:	2214      	movs	r2, #20
    130e:	2100      	movs	r1, #0
    1310:	6820      	ldr	r0, [r4, #0]
    1312:	f003 fc5f 	bl	4bd4 <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    1316:	f44f 6368 	mov.w	r3, #3712	; 0xe80
    131a:	6063      	str	r3, [r4, #4]
    131c:	e008      	b.n	1330 <mutex_init_platform+0x68>
    switch(flags){
    131e:	f5b3 3f68 	cmp.w	r3, #237568	; 0x3a000
    1322:	d80d      	bhi.n	1340 <mutex_init_platform+0x78>
    1324:	2b3a      	cmp	r3, #58	; 0x3a
    1326:	d003      	beq.n	1330 <mutex_init_platform+0x68>
    1328:	f640 62ba 	movw	r2, #3770	; 0xeba
    132c:	4293      	cmp	r3, r2
    132e:	d1de      	bne.n	12ee <mutex_init_platform+0x26>
    p_mutex = (struct k_mutex *)mutex->mutex;
    1330:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    1332:	f003 fff5 	bl	5320 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    1336:	6863      	ldr	r3, [r4, #4]
    1338:	f043 033a 	orr.w	r3, r3, #58	; 0x3a
    133c:	6063      	str	r3, [r4, #4]
}
    133e:	bd10      	pop	{r4, pc}
    switch(flags){
    1340:	4a05      	ldr	r2, [pc, #20]	; (1358 <mutex_init_platform+0x90>)
    1342:	e7f3      	b.n	132c <mutex_init_platform+0x64>
    1344:	200000d4 	.word	0x200000d4
    1348:	00005a63 	.word	0x00005a63
    134c:	a95c5f2c 	.word	0xa95c5f2c
    1350:	20000814 	.word	0x20000814
    1354:	00005a89 	.word	0x00005a89
    1358:	3a00003a 	.word	0x3a00003a

0000135c <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    135c:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    135e:	4906      	ldr	r1, [pc, #24]	; (1378 <nrf_cc3xx_platform_mutex_init+0x1c>)
    1360:	2340      	movs	r3, #64	; 0x40
    1362:	2214      	movs	r2, #20
    1364:	4805      	ldr	r0, [pc, #20]	; (137c <nrf_cc3xx_platform_mutex_init+0x20>)
    1366:	f003 ff8f 	bl	5288 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    136a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    136e:	4904      	ldr	r1, [pc, #16]	; (1380 <nrf_cc3xx_platform_mutex_init+0x24>)
    1370:	4804      	ldr	r0, [pc, #16]	; (1384 <nrf_cc3xx_platform_mutex_init+0x28>)
    1372:	f003 b98d 	b.w	4690 <nrf_cc3xx_platform_set_mutexes>
    1376:	bf00      	nop
    1378:	20000314 	.word	0x20000314
    137c:	20000814 	.word	0x20000814
    1380:	00005860 	.word	0x00005860
    1384:	00005874 	.word	0x00005874

00001388 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    1388:	4901      	ldr	r1, [pc, #4]	; (1390 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    138a:	2210      	movs	r2, #16
	str	r2, [r1]
    138c:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    138e:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    1390:	e000ed10 	.word	0xe000ed10

00001394 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    1394:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    1396:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    1398:	f380 8811 	msr	BASEPRI, r0
	isb
    139c:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    13a0:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    13a4:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    13a6:	b662      	cpsie	i
	isb
    13a8:	f3bf 8f6f 	isb	sy

	bx	lr
    13ac:	4770      	bx	lr
    13ae:	bf00      	nop

000013b0 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    13b0:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    13b2:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    13b4:	f381 8811 	msr	BASEPRI, r1

	wfe
    13b8:	bf20      	wfe

	msr	BASEPRI, r0
    13ba:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    13be:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    13c0:	4770      	bx	lr
    13c2:	bf00      	nop

000013c4 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    13c4:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    13c6:	2800      	cmp	r0, #0
    13c8:	db07      	blt.n	13da <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    13ca:	2301      	movs	r3, #1
    13cc:	0941      	lsrs	r1, r0, #5
    13ce:	4a03      	ldr	r2, [pc, #12]	; (13dc <arch_irq_enable+0x18>)
    13d0:	f000 001f 	and.w	r0, r0, #31
    13d4:	4083      	lsls	r3, r0
    13d6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    13da:	4770      	bx	lr
    13dc:	e000e100 	.word	0xe000e100

000013e0 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    13e0:	4b05      	ldr	r3, [pc, #20]	; (13f8 <arch_irq_is_enabled+0x18>)
    13e2:	0942      	lsrs	r2, r0, #5
    13e4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    13e8:	2301      	movs	r3, #1
    13ea:	f000 001f 	and.w	r0, r0, #31
    13ee:	fa03 f000 	lsl.w	r0, r3, r0
}
    13f2:	4010      	ands	r0, r2
    13f4:	4770      	bx	lr
    13f6:	bf00      	nop
    13f8:	e000e100 	.word	0xe000e100

000013fc <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    13fc:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    13fe:	2800      	cmp	r0, #0
		prio += _IRQ_PRIO_OFFSET;
    1400:	f101 0101 	add.w	r1, r1, #1
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1404:	bfac      	ite	ge
    1406:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    140a:	4b06      	ldrlt	r3, [pc, #24]	; (1424 <z_arm_irq_priority_set+0x28>)
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    140c:	ea4f 1141 	mov.w	r1, r1, lsl #5
    1410:	b2c9      	uxtb	r1, r1
    1412:	bfab      	itete	ge
    1414:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1418:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    141c:	f880 1300 	strbge.w	r1, [r0, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1420:	5419      	strblt	r1, [r3, r0]
}
    1422:	4770      	bx	lr
    1424:	e000ed14 	.word	0xe000ed14

00001428 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    1428:	bf30      	wfi
    b z_SysNmiOnReset
    142a:	f7ff bffd 	b.w	1428 <z_SysNmiOnReset>
    142e:	bf00      	nop

00001430 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1430:	4a0b      	ldr	r2, [pc, #44]	; (1460 <z_arm_prep_c+0x30>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    1432:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1434:	4b0b      	ldr	r3, [pc, #44]	; (1464 <z_arm_prep_c+0x34>)
    1436:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    143a:	609a      	str	r2, [r3, #8]
    143c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1440:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    1444:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    1448:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    144c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    1450:	f002 f868 	bl	3524 <z_bss_zero>
	z_data_copy();
    1454:	f002 fe42 	bl	40dc <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    1458:	f000 f9b6 	bl	17c8 <z_arm_interrupt_init>
	z_cstart();
    145c:	f002 f8a2 	bl	35a4 <z_cstart>
    1460:	00000000 	.word	0x00000000
    1464:	e000ed00 	.word	0xe000ed00

00001468 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    1468:	4a09      	ldr	r2, [pc, #36]	; (1490 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    146a:	490a      	ldr	r1, [pc, #40]	; (1494 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    146c:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    146e:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
    1470:	6758      	str	r0, [r3, #116]	; 0x74
	_current->arch.swap_return_value = _k_neg_eagain;
    1472:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1474:	4908      	ldr	r1, [pc, #32]	; (1498 <arch_swap+0x30>)
    1476:	684b      	ldr	r3, [r1, #4]
    1478:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    147c:	604b      	str	r3, [r1, #4]
    147e:	2300      	movs	r3, #0
    1480:	f383 8811 	msr	BASEPRI, r3
    1484:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    1488:	6893      	ldr	r3, [r2, #8]
}
    148a:	6f98      	ldr	r0, [r3, #120]	; 0x78
    148c:	4770      	bx	lr
    148e:	bf00      	nop
    1490:	20000928 	.word	0x20000928
    1494:	0000598c 	.word	0x0000598c
    1498:	e000ed00 	.word	0xe000ed00

0000149c <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    149c:	4913      	ldr	r1, [pc, #76]	; (14ec <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    149e:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    14a0:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    14a4:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    14a6:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    14aa:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    14ae:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    14b0:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    14b4:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    14b8:	4f0d      	ldr	r7, [pc, #52]	; (14f0 <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    14ba:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    14be:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    14c0:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    14c2:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    14c4:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    14c6:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    14c8:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    14ca:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    14ce:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    14d2:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    14d6:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
    14da:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
    14de:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
    14e0:	f003 fb33 	bl	4b4a <configure_builtin_stack_guard>
    pop {r2, lr}
    14e4:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    14e8:	4770      	bx	lr
    14ea:	0000      	.short	0x0000
    ldr r1, =_kernel
    14ec:	20000928 	.word	0x20000928
    ldr v4, =_SCS_ICSR
    14f0:	e000ed04 	.word	0xe000ed04

000014f4 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    14f4:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    14f8:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    14fa:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    14fe:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    1502:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1504:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    1508:	2902      	cmp	r1, #2
    beq _oops
    150a:	d0ff      	beq.n	150c <_oops>

0000150c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    150c:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
    150e:	f003 fb0d 	bl	4b2c <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
    1512:	bd01      	pop	{r0, pc}

00001514 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    1514:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    1518:	9b00      	ldr	r3, [sp, #0]
	iframe->pc &= 0xfffffffe;
    151a:	490b      	ldr	r1, [pc, #44]	; (1548 <arch_new_thread+0x34>)
	iframe->a2 = (uint32_t)p1;
    151c:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    1520:	9b01      	ldr	r3, [sp, #4]
	iframe->pc &= 0xfffffffe;
    1522:	f021 0101 	bic.w	r1, r1, #1
	iframe->a3 = (uint32_t)p2;
    1526:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    152a:	9b02      	ldr	r3, [sp, #8]
	iframe->pc &= 0xfffffffe;
    152c:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->a4 = (uint32_t)p3;
    1530:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    1534:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    1538:	f842 3c04 	str.w	r3, [r2, #-4]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    153c:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    153e:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    1540:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    1542:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    1544:	4770      	bx	lr
    1546:	bf00      	nop
    1548:	00004893 	.word	0x00004893

0000154c <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    154c:	4b08      	ldr	r3, [pc, #32]	; (1570 <arch_switch_to_main_thread+0x24>)
    154e:	6098      	str	r0, [r3, #8]
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure PSPLIM is RAZ/WI
  (void)ProcStackPtrLimit;
#else
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    1550:	6e43      	ldr	r3, [r0, #100]	; 0x64
    1552:	f383 880b 	msr	PSPLIM, r3

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    1556:	4610      	mov	r0, r2
    1558:	f381 8809 	msr	PSP, r1
    155c:	2100      	movs	r1, #0
    155e:	b663      	cpsie	if
    1560:	f381 8811 	msr	BASEPRI, r1
    1564:	f3bf 8f6f 	isb	sy
    1568:	2200      	movs	r2, #0
    156a:	2300      	movs	r3, #0
    156c:	f003 f991 	bl	4892 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    1570:	20000928 	.word	0x20000928

00001574 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    1574:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    1576:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    1578:	4a0b      	ldr	r2, [pc, #44]	; (15a8 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    157a:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    157c:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    157e:	bf1e      	ittt	ne
	movne	r1, #0
    1580:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    1582:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    1584:	f003 febd 	blne	5302 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    1588:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    158a:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    158e:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    1592:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    1596:	4905      	ldr	r1, [pc, #20]	; (15ac <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    1598:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    159a:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    159c:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    159e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    15a2:	4903      	ldr	r1, [pc, #12]	; (15b0 <_isr_wrapper+0x3c>)
	bx r1
    15a4:	4708      	bx	r1
    15a6:	0000      	.short	0x0000
	ldr r2, =_kernel
    15a8:	20000928 	.word	0x20000928
	ldr r1, =_sw_isr_table
    15ac:	000055f4 	.word	0x000055f4
	ldr r1, =z_arm_int_exit
    15b0:	000015b5 	.word	0x000015b5

000015b4 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    15b4:	4b04      	ldr	r3, [pc, #16]	; (15c8 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    15b6:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    15b8:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    15ba:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    15bc:	d003      	beq.n	15c6 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    15be:	4903      	ldr	r1, [pc, #12]	; (15cc <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    15c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    15c4:	600a      	str	r2, [r1, #0]

000015c6 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    15c6:	4770      	bx	lr
	ldr r3, =_kernel
    15c8:	20000928 	.word	0x20000928
	ldr r1, =_SCS_ICSR
    15cc:	e000ed04 	.word	0xe000ed04

000015d0 <usage_fault.constprop.0>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    15d0:	4b08      	ldr	r3, [pc, #32]	; (15f4 <usage_fault.constprop.0+0x24>)
    15d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    15d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unaligned memory access");
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    15d6:	6a98      	ldr	r0, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    15d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    15da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    15dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    15de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    15e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    15e2:	f3c0 5000 	ubfx	r0, r0, #20, #1
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    15e6:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    15ea:	ea6f 4212 	mvn.w	r2, r2, lsr #16

	return reason;
}
    15ee:	0040      	lsls	r0, r0, #1
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    15f0:	629a      	str	r2, [r3, #40]	; 0x28
}
    15f2:	4770      	bx	lr
    15f4:	e000ed00 	.word	0xe000ed00

000015f8 <bus_fault.constprop.0>:
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    15f8:	4b0d      	ldr	r3, [pc, #52]	; (1630 <bus_fault.constprop.0+0x38>)
    15fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    15fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    15fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1600:	0592      	lsls	r2, r2, #22
    1602:	d508      	bpl.n	1616 <bus_fault.constprop.0+0x1e>
		STORE_xFAR(bfar, SCB->BFAR);
    1604:	6b9a      	ldr	r2, [r3, #56]	; 0x38
		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    1606:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1608:	0412      	lsls	r2, r2, #16
    160a:	d504      	bpl.n	1616 <bus_fault.constprop.0+0x1e>
			if (from_hard_fault != 0) {
    160c:	b118      	cbz	r0, 1616 <bus_fault.constprop.0+0x1e>
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    160e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1610:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    1614:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    1616:	2000      	movs	r0, #0
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    1618:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    161a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    161c:	05d2      	lsls	r2, r2, #23
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    161e:	4a04      	ldr	r2, [pc, #16]	; (1630 <bus_fault.constprop.0+0x38>)
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    1620:	bf58      	it	pl
    1622:	6a9b      	ldrpl	r3, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1624:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1626:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    162a:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    162c:	7008      	strb	r0, [r1, #0]
}
    162e:	4770      	bx	lr
    1630:	e000ed00 	.word	0xe000ed00

00001634 <mem_manage_fault.constprop.0>:
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1634:	4b12      	ldr	r3, [pc, #72]	; (1680 <mem_manage_fault.constprop.0+0x4c>)
    1636:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    1638:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    163a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    163c:	0792      	lsls	r2, r2, #30
    163e:	d508      	bpl.n	1652 <mem_manage_fault.constprop.0+0x1e>
		uint32_t temp = SCB->MMFAR;
    1640:	6b5a      	ldr	r2, [r3, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    1642:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1644:	0612      	lsls	r2, r2, #24
    1646:	d504      	bpl.n	1652 <mem_manage_fault.constprop.0+0x1e>
			if (from_hard_fault != 0) {
    1648:	b118      	cbz	r0, 1652 <mem_manage_fault.constprop.0+0x1e>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    164a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    164c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1650:	629a      	str	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    1652:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    1654:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1656:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1658:	06d0      	lsls	r0, r2, #27
	*recoverable = memory_fault_recoverable(esf, true);
    165a:	f04f 0000 	mov.w	r0, #0
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    165e:	bf58      	it	pl
    1660:	6a9b      	ldrpl	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    1662:	4b07      	ldr	r3, [pc, #28]	; (1680 <mem_manage_fault.constprop.0+0x4c>)
    1664:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1666:	0692      	lsls	r2, r2, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    1668:	bf42      	ittt	mi
    166a:	6a5a      	ldrmi	r2, [r3, #36]	; 0x24
    166c:	f422 5200 	bicmi.w	r2, r2, #8192	; 0x2000
    1670:	625a      	strmi	r2, [r3, #36]	; 0x24
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    1672:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1674:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    1678:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    167a:	7008      	strb	r0, [r1, #0]
}
    167c:	4770      	bx	lr
    167e:	bf00      	nop
    1680:	e000ed00 	.word	0xe000ed00

00001684 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    1684:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1686:	4b44      	ldr	r3, [pc, #272]	; (1798 <z_arm_fault+0x114>)
{
    1688:	4606      	mov	r6, r0
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    168a:	685b      	ldr	r3, [r3, #4]
    168c:	2500      	movs	r5, #0
{
    168e:	b08a      	sub	sp, #40	; 0x28
    1690:	f3c3 0308 	ubfx	r3, r3, #0, #9
    1694:	f385 8811 	msr	BASEPRI, r5
    1698:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    169c:	f002 407f 	and.w	r0, r2, #4278190080	; 0xff000000
    16a0:	f1b0 4f7f 	cmp.w	r0, #4278190080	; 0xff000000
    16a4:	d111      	bne.n	16ca <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    16a6:	f002 000c 	and.w	r0, r2, #12
    16aa:	2808      	cmp	r0, #8
    16ac:	d00d      	beq.n	16ca <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    16ae:	0710      	lsls	r0, r2, #28
			ptr_esf =  (z_arch_esf_t *)psp;
    16b0:	bf4c      	ite	mi
    16b2:	460e      	movmi	r6, r1
			*nested_exc = true;
    16b4:	2501      	movpl	r5, #1
	*recoverable = false;
    16b6:	2200      	movs	r2, #0
	switch (fault) {
    16b8:	3b03      	subs	r3, #3
	*recoverable = false;
    16ba:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    16be:	2b03      	cmp	r3, #3
    16c0:	d805      	bhi.n	16ce <z_arm_fault+0x4a>
    16c2:	e8df f003 	tbb	[pc, r3]
    16c6:	5c1e      	.short	0x5c1e
    16c8:	5960      	.short	0x5960
		return NULL;
    16ca:	462e      	mov	r6, r5
    16cc:	e7f3      	b.n	16b6 <z_arm_fault+0x32>
    16ce:	2400      	movs	r4, #0
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    16d0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    16d4:	b99b      	cbnz	r3, 16fe <z_arm_fault+0x7a>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    16d6:	2220      	movs	r2, #32
    16d8:	4631      	mov	r1, r6
    16da:	a802      	add	r0, sp, #8
    16dc:	f003 fa6f 	bl	4bbe <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    16e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    16e2:	2d00      	cmp	r5, #0
    16e4:	d053      	beq.n	178e <z_arm_fault+0x10a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    16e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
    16ea:	b922      	cbnz	r2, 16f6 <z_arm_fault+0x72>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    16ec:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    16f0:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    16f4:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    16f6:	4620      	mov	r0, r4
    16f8:	a902      	add	r1, sp, #8
    16fa:	f003 fa15 	bl	4b28 <z_arm_fatal_error>
}
    16fe:	b00a      	add	sp, #40	; 0x28
    1700:	bd70      	pop	{r4, r5, r6, pc}
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1702:	4b25      	ldr	r3, [pc, #148]	; (1798 <z_arm_fault+0x114>)
    1704:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1706:	0791      	lsls	r1, r2, #30
    1708:	d4e1      	bmi.n	16ce <z_arm_fault+0x4a>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    170a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    170c:	2a00      	cmp	r2, #0
    170e:	dbde      	blt.n	16ce <z_arm_fault+0x4a>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    1710:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1712:	0052      	lsls	r2, r2, #1
    1714:	d5db      	bpl.n	16ce <z_arm_fault+0x4a>
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    1716:	695a      	ldr	r2, [r3, #20]
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    1718:	69b1      	ldr	r1, [r6, #24]
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    171a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    171e:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    1720:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1724:	f3bf 8f6f 	isb	sy
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    1728:	695a      	ldr	r2, [r3, #20]
	uint16_t fault_insn = *(ret_addr - 1);
    172a:	f831 1c02 	ldrh.w	r1, [r1, #-2]
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    172e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1732:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    1734:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1738:	f3bf 8f6f 	isb	sy
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    173c:	f64d 7202 	movw	r2, #57090	; 0xdf02
    1740:	4291      	cmp	r1, r2
    1742:	d009      	beq.n	1758 <z_arm_fault+0xd4>
		} else if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk) != 0) {
    1744:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1746:	b2d2      	uxtb	r2, r2
    1748:	b142      	cbz	r2, 175c <z_arm_fault+0xd8>
			reason = mem_manage_fault(esf, 1, recoverable);
    174a:	2001      	movs	r0, #1
    174c:	f10d 0107 	add.w	r1, sp, #7
		reason = mem_manage_fault(esf, 0, recoverable);
    1750:	f7ff ff70 	bl	1634 <mem_manage_fault.constprop.0>
		reason = usage_fault(esf);
    1754:	4604      	mov	r4, r0
		break;
    1756:	e7bb      	b.n	16d0 <z_arm_fault+0x4c>
			reason = esf->basic.r0;
    1758:	6834      	ldr	r4, [r6, #0]
    175a:	e7b9      	b.n	16d0 <z_arm_fault+0x4c>
		} else if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk) != 0) {
    175c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    175e:	f412 4f7f 	tst.w	r2, #65280	; 0xff00
    1762:	d005      	beq.n	1770 <z_arm_fault+0xec>
			reason = bus_fault(esf, 1, recoverable);
    1764:	2001      	movs	r0, #1
    1766:	f10d 0107 	add.w	r1, sp, #7
		reason = bus_fault(esf, 0, recoverable);
    176a:	f7ff ff45 	bl	15f8 <bus_fault.constprop.0>
    176e:	e7f1      	b.n	1754 <z_arm_fault+0xd0>
		} else if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk) != 0) {
    1770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1772:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    1776:	d3aa      	bcc.n	16ce <z_arm_fault+0x4a>
		reason = usage_fault(esf);
    1778:	f7ff ff2a 	bl	15d0 <usage_fault.constprop.0>
    177c:	e7ea      	b.n	1754 <z_arm_fault+0xd0>
		reason = mem_manage_fault(esf, 0, recoverable);
    177e:	2000      	movs	r0, #0
    1780:	f10d 0107 	add.w	r1, sp, #7
    1784:	e7e4      	b.n	1750 <z_arm_fault+0xcc>
		reason = bus_fault(esf, 0, recoverable);
    1786:	2000      	movs	r0, #0
    1788:	f10d 0107 	add.w	r1, sp, #7
    178c:	e7ed      	b.n	176a <z_arm_fault+0xe6>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    178e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    1792:	f023 0301 	bic.w	r3, r3, #1
    1796:	e7ad      	b.n	16f4 <z_arm_fault+0x70>
    1798:	e000ed00 	.word	0xe000ed00

0000179c <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    179c:	4b04      	ldr	r3, [pc, #16]	; (17b0 <z_arm_fault_init+0x14>)
    179e:	695a      	ldr	r2, [r3, #20]
    17a0:	f042 0210 	orr.w	r2, r2, #16
    17a4:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
    17a6:	695a      	ldr	r2, [r3, #20]
    17a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    17ac:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    17ae:	4770      	bx	lr
    17b0:	e000ed00 	.word	0xe000ed00

000017b4 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    17b4:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    17b8:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    17bc:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    17be:	4672      	mov	r2, lr
	bl z_arm_fault
    17c0:	f7ff ff60 	bl	1684 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    17c4:	bd01      	pop	{r0, pc}
    17c6:	bf00      	nop

000017c8 <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    17c8:	2300      	movs	r3, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    17ca:	2120      	movs	r1, #32
    17cc:	4803      	ldr	r0, [pc, #12]	; (17dc <z_arm_interrupt_init+0x14>)
    17ce:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    17d0:	3301      	adds	r3, #1
    17d2:	2b45      	cmp	r3, #69	; 0x45
    17d4:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    17d8:	d1f9      	bne.n	17ce <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    17da:	4770      	bx	lr
    17dc:	e000e100 	.word	0xe000e100

000017e0 <__start>:
    strb r0, [r1]
#endif /* CONFIG_DEBUG_THREAD_INFO */

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    17e0:	2000      	movs	r0, #0
    msr CONTROL, r0
    17e2:	f380 8814 	msr	CONTROL, r0
    isb
    17e6:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
    /* Clear SPLIM registers */
    movs.n r0, #0
    17ea:	2000      	movs	r0, #0
    msr MSPLIM, r0
    17ec:	f380 880a 	msr	MSPLIM, r0
    msr PSPLIM, r0
    17f0:	f380 880b 	msr	PSPLIM, r0
#if defined(CONFIG_PM_S2RAM)
    bl arch_pm_s2ram_resume
#endif /* CONFIG_PM_S2RAM */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    17f4:	f7ff fb9a 	bl	f2c <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    17f8:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    17fa:	490e      	ldr	r1, [pc, #56]	; (1834 <__start+0x54>)
    str r0, [r1]
    17fc:	6008      	str	r0, [r1, #0]
    dsb
    17fe:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1802:	480d      	ldr	r0, [pc, #52]	; (1838 <__start+0x58>)
    msr msp, r0
    1804:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    1808:	f000 f83e 	bl	1888 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    180c:	2020      	movs	r0, #32
    msr BASEPRI, r0
    180e:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    1812:	480a      	ldr	r0, [pc, #40]	; (183c <__start+0x5c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    1814:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    1818:	1840      	adds	r0, r0, r1
    msr PSP, r0
    181a:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    181e:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1822:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    1824:	4308      	orrs	r0, r1
    msr CONTROL, r0
    1826:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    182a:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    182e:	f7ff fdff 	bl	1430 <z_arm_prep_c>
    1832:	0000      	.short	0x0000
    ldr r1, =_SCS_MPU_CTRL
    1834:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1838:	20001880 	.word	0x20001880
    ldr r0, =z_interrupt_stacks
    183c:	20000b40 	.word	0x20000b40

00001840 <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
    1840:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1844:	4905      	ldr	r1, [pc, #20]	; (185c <sys_arch_reboot+0x1c>)
    1846:	4b06      	ldr	r3, [pc, #24]	; (1860 <sys_arch_reboot+0x20>)
    1848:	68ca      	ldr	r2, [r1, #12]
    184a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    184e:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1850:	60cb      	str	r3, [r1, #12]
    1852:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1856:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    1858:	e7fd      	b.n	1856 <sys_arch_reboot+0x16>
    185a:	bf00      	nop
    185c:	e000ed00 	.word	0xe000ed00
    1860:	05fa0004 	.word	0x05fa0004

00001864 <z_arm_clear_arm_mpu_config>:
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);

	for (i = 0; i < num_regions; i++) {
    1864:	2300      	movs	r3, #0
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
{
  mpu->RNR = rnr;
  mpu->RLAR = 0U;
    1866:	4618      	mov	r0, r3
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    1868:	4906      	ldr	r1, [pc, #24]	; (1884 <z_arm_clear_arm_mpu_config+0x20>)
    186a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
	int num_regions =
    186e:	f3c2 2207 	ubfx	r2, r2, #8, #8
	for (i = 0; i < num_regions; i++) {
    1872:	4293      	cmp	r3, r2
    1874:	db00      	blt.n	1878 <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    1876:	4770      	bx	lr
  mpu->RNR = rnr;
    1878:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  mpu->RLAR = 0U;
    187c:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    1880:	3301      	adds	r3, #1
    1882:	e7f6      	b.n	1872 <z_arm_clear_arm_mpu_config+0xe>
    1884:	e000ed00 	.word	0xe000ed00

00001888 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    1888:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    188a:	b672      	cpsid	i
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    188c:	2400      	movs	r4, #0
    188e:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    1892:	f7ff ffe7 	bl	1864 <z_arm_clear_arm_mpu_config>
    1896:	4623      	mov	r3, r4
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    1898:	f04f 30ff 	mov.w	r0, #4294967295
    189c:	4a0c      	ldr	r2, [pc, #48]	; (18d0 <z_arm_init_arch_hw_at_boot+0x48>)
    189e:	f103 0120 	add.w	r1, r3, #32
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    18a2:	3301      	adds	r3, #1
    18a4:	2b10      	cmp	r3, #16
		NVIC->ICER[i] = 0xFFFFFFFF;
    18a6:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    18aa:	d1f8      	bne.n	189e <z_arm_init_arch_hw_at_boot+0x16>
    18ac:	2300      	movs	r3, #0
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    18ae:	f04f 30ff 	mov.w	r0, #4294967295
    18b2:	4a07      	ldr	r2, [pc, #28]	; (18d0 <z_arm_init_arch_hw_at_boot+0x48>)
    18b4:	f103 0160 	add.w	r1, r3, #96	; 0x60
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    18b8:	3301      	adds	r3, #1
    18ba:	2b10      	cmp	r3, #16
		NVIC->ICPR[i] = 0xFFFFFFFF;
    18bc:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    18c0:	d1f8      	bne.n	18b4 <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
    18c2:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    18c4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    18c8:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    18cc:	bd10      	pop	{r4, pc}
    18ce:	bf00      	nop
    18d0:	e000e100 	.word	0xe000e100

000018d4 <z_impl_k_thread_abort>:
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    18d4:	4b08      	ldr	r3, [pc, #32]	; (18f8 <z_impl_k_thread_abort+0x24>)
    18d6:	689b      	ldr	r3, [r3, #8]
    18d8:	4283      	cmp	r3, r0
    18da:	d10b      	bne.n	18f4 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    18dc:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    18e0:	b143      	cbz	r3, 18f4 <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    18e2:	4b06      	ldr	r3, [pc, #24]	; (18fc <z_impl_k_thread_abort+0x28>)
    18e4:	685a      	ldr	r2, [r3, #4]
    18e6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    18ea:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    18ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    18ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    18f2:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    18f4:	f002 bb92 	b.w	401c <z_thread_abort>
    18f8:	20000928 	.word	0x20000928
    18fc:	e000ed00 	.word	0xe000ed00

00001900 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    1900:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1902:	4c09      	ldr	r4, [pc, #36]	; (1928 <z_arm_configure_static_mpu_regions+0x28>)
    1904:	4a09      	ldr	r2, [pc, #36]	; (192c <z_arm_configure_static_mpu_regions+0x2c>)
    1906:	4623      	mov	r3, r4
    1908:	2101      	movs	r1, #1
    190a:	4809      	ldr	r0, [pc, #36]	; (1930 <z_arm_configure_static_mpu_regions+0x30>)
    190c:	f000 f8ea 	bl	1ae4 <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of z_arm_mpu_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    1910:	2300      	movs	r3, #0
    1912:	9303      	str	r3, [sp, #12]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    1914:	4b07      	ldr	r3, [pc, #28]	; (1934 <z_arm_configure_static_mpu_regions+0x34>)
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    1916:	2101      	movs	r1, #1
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    1918:	1ae4      	subs	r4, r4, r3
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    191a:	a801      	add	r0, sp, #4
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    191c:	9301      	str	r3, [sp, #4]
    191e:	9402      	str	r4, [sp, #8]
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    1920:	f000 f8ea 	bl	1af8 <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    1924:	b004      	add	sp, #16
    1926:	bd10      	pop	{r4, pc}
    1928:	20070000 	.word	0x20070000
    192c:	20000000 	.word	0x20000000
    1930:	00005884 	.word	0x00005884
    1934:	20000190 	.word	0x20000190

00001938 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const uint32_t index,
	const struct arm_mpu_region *region_conf)
{
    1938:	b510      	push	{r4, lr}
	mpu_set_region(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
		| (region_conf->attr.rbar &
    193a:	7a0c      	ldrb	r4, [r1, #8]
		(region_conf->base & MPU_RBAR_BASE_Msk)
    193c:	680b      	ldr	r3, [r1, #0]
		| (region_conf->attr.rbar &
    193e:	f004 021f 	and.w	r2, r4, #31
		(region_conf->base & MPU_RBAR_BASE_Msk)
    1942:	f023 031f 	bic.w	r3, r3, #31
		| (region_conf->attr.rbar &
    1946:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    1948:	68cb      	ldr	r3, [r1, #12]
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    194a:	0964      	lsrs	r4, r4, #5
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    194c:	f023 031f 	bic.w	r3, r3, #31
	MPU->RNR = rnr;
    1950:	4905      	ldr	r1, [pc, #20]	; (1968 <region_init+0x30>)
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    1952:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    1956:	f043 0301 	orr.w	r3, r3, #1
	MPU->RNR = rnr;
    195a:	f8c1 0098 	str.w	r0, [r1, #152]	; 0x98
	MPU->RBAR = rbar;
    195e:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
	MPU->RLAR = rlar;
    1962:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    1966:	bd10      	pop	{r4, pc}
    1968:	e000ed00 	.word	0xe000ed00

0000196c <mpu_configure_regions_and_partition.constprop.0>:
 * sanity check of the memory regions to be programmed.
 *
 * The function performs a full partition of the background memory
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
    196c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1970:	460f      	mov	r7, r1
    1972:	4614      	mov	r4, r2
	bool do_sanity_check)
{
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    1974:	4606      	mov	r6, r0
    1976:	f04f 0800 	mov.w	r8, #0
	MPU->RNR = rnr;
    197a:	4d4e      	ldr	r5, [pc, #312]	; (1ab4 <mpu_configure_regions_and_partition.constprop.0+0x148>)
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
    197c:	b085      	sub	sp, #20
	for (i = 0; i < regions_num; i++) {
    197e:	45b8      	cmp	r8, r7
    1980:	f280 8094 	bge.w	1aac <mpu_configure_regions_and_partition.constprop.0+0x140>
		if (regions[i].size == 0U) {
    1984:	f8d6 9004 	ldr.w	r9, [r6, #4]
    1988:	f1b9 0f00 	cmp.w	r9, #0
    198c:	d036      	beq.n	19fc <mpu_configure_regions_and_partition.constprop.0+0x90>
		&&
    198e:	f1b9 0f1f 	cmp.w	r9, #31
    1992:	f240 8089 	bls.w	1aa8 <mpu_configure_regions_and_partition.constprop.0+0x13c>
		&&
    1996:	f019 0f1f 	tst.w	r9, #31
    199a:	f040 8085 	bne.w	1aa8 <mpu_configure_regions_and_partition.constprop.0+0x13c>
		((part->start &
    199e:	f8d6 a000 	ldr.w	sl, [r6]
		&&
    19a2:	f01a 0f1f 	tst.w	sl, #31
    19a6:	d17f      	bne.n	1aa8 <mpu_configure_regions_and_partition.constprop.0+0x13c>
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    19a8:	4650      	mov	r0, sl
    19aa:	f003 f8d2 	bl	4b52 <arm_cmse_mpu_region_get>
    19ae:	4683      	mov	fp, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    19b0:	eb09 000a 	add.w	r0, r9, sl
    19b4:	3801      	subs	r0, #1
    19b6:	f003 f8cc 	bl	4b52 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    19ba:	4583      	cmp	fp, r0
    19bc:	d174      	bne.n	1aa8 <mpu_configure_regions_and_partition.constprop.0+0x13c>
		 * inside which the new region will be configured.
		 */
		int u_reg_index =
			get_region_index(regions[i].start, regions[i].size);

		if ((u_reg_index == -EINVAL) ||
    19be:	f11b 0f16 	cmn.w	fp, #22
    19c2:	d071      	beq.n	1aa8 <mpu_configure_regions_and_partition.constprop.0+0x13c>
    19c4:	455c      	cmp	r4, fp
    19c6:	dd6f      	ble.n	1aa8 <mpu_configure_regions_and_partition.constprop.0+0x13c>
	MPU->RNR = rnr;
    19c8:	f8c5 b098 	str.w	fp, [r5, #152]	; 0x98
	return MPU->RBAR;
    19cc:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
	MPU->RNR = rnr;
    19d0:	f8c5 b098 	str.w	fp, [r5, #152]	; 0x98
	return MPU->RLAR;
    19d4:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	return mpu_get_rbar() & MPU_RBAR_BASE_Msk;
    19d8:	f021 011f 	bic.w	r1, r1, #31
	return (mpu_get_rlar() & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    19dc:	f043 0a1f 	orr.w	sl, r3, #31
		 * The new memory region is to be placed inside the underlying
		 * region, possibly splitting the underlying region into two.
		 */
		uint32_t u_reg_base = mpu_region_get_base(u_reg_index);
		uint32_t u_reg_last = mpu_region_get_last_addr(u_reg_index);
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    19e0:	e9d6 3200 	ldrd	r3, r2, [r6]
    19e4:	441a      	add	r2, r3

		if ((regions[i].start == u_reg_base) &&
    19e6:	4299      	cmp	r1, r3
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    19e8:	f102 39ff 	add.w	r9, r2, #4294967295
		if ((regions[i].start == u_reg_base) &&
    19ec:	d11e      	bne.n	1a2c <mpu_configure_regions_and_partition.constprop.0+0xc0>
    19ee:	45ca      	cmp	sl, r9
    19f0:	d108      	bne.n	1a04 <mpu_configure_regions_and_partition.constprop.0+0x98>
			 * underlying region. In this case we simply
			 * update the partition attributes of the
			 * underlying region with those of the new
			 * region.
			 */
			mpu_configure_region(u_reg_index, &regions[i]);
    19f2:	4631      	mov	r1, r6
    19f4:	fa5f f08b 	uxtb.w	r0, fp
    19f8:	f003 f8b4 	bl	4b64 <mpu_configure_region>
	for (i = 0; i < regions_num; i++) {
    19fc:	f108 0801 	add.w	r8, r8, #1
    1a00:	360c      	adds	r6, #12
    1a02:	e7bc      	b.n	197e <mpu_configure_regions_and_partition.constprop.0+0x12>
			 */
			mpu_region_set_base(u_reg_index,
				regions[i].start + regions[i].size);

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    1a04:	4631      	mov	r1, r6
	MPU->RNR = rnr;
    1a06:	f8c5 b098 	str.w	fp, [r5, #152]	; 0x98
	return MPU->RBAR;
    1a0a:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
		     | (base & MPU_RBAR_BASE_Msk));
    1a0e:	f022 021f 	bic.w	r2, r2, #31
	mpu_set_rbar((mpu_get_rbar() & (~MPU_RBAR_BASE_Msk))
    1a12:	f003 031f 	and.w	r3, r3, #31
		     | (base & MPU_RBAR_BASE_Msk));
    1a16:	4313      	orrs	r3, r2
	MPU->RBAR = rbar;
    1a18:	f8c5 309c 	str.w	r3, [r5, #156]	; 0x9c
				mpu_configure_region(reg_index, &regions[i]);
    1a1c:	b2e0      	uxtb	r0, r4
			 */
			mpu_region_set_limit(u_reg_index,
				regions[i].start - 1);

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    1a1e:	f003 f8a1 	bl	4b64 <mpu_configure_region>

			if (reg_index == -EINVAL) {
    1a22:	f110 0f16 	cmn.w	r0, #22
    1a26:	d03f      	beq.n	1aa8 <mpu_configure_regions_and_partition.constprop.0+0x13c>

			if (reg_index == -EINVAL) {
				return reg_index;
			}

			reg_index++;
    1a28:	1c44      	adds	r4, r0, #1
    1a2a:	e7e7      	b.n	19fc <mpu_configure_regions_and_partition.constprop.0+0x90>
	MPU->RNR = rnr;
    1a2c:	f8c5 b098 	str.w	fp, [r5, #152]	; 0x98
	return MPU->RLAR;
    1a30:	f8d5 20a0 	ldr.w	r2, [r5, #160]	; 0xa0
				regions[i].start - 1);
    1a34:	3b01      	subs	r3, #1
		     | (limit & MPU_RLAR_LIMIT_Msk));
    1a36:	f023 031f 	bic.w	r3, r3, #31
	mpu_set_rlar((mpu_get_rlar() & (~MPU_RLAR_LIMIT_Msk))
    1a3a:	f002 021f 	and.w	r2, r2, #31
		     | (limit & MPU_RLAR_LIMIT_Msk));
    1a3e:	4313      	orrs	r3, r2
		} else if (reg_last == u_reg_last) {
    1a40:	45ca      	cmp	sl, r9
				mpu_configure_region(reg_index, &regions[i]);
    1a42:	4631      	mov	r1, r6
				mpu_configure_region(reg_index, &regions[i]);
    1a44:	b2e0      	uxtb	r0, r4
	MPU->RLAR = rlar;
    1a46:	f8c5 30a0 	str.w	r3, [r5, #160]	; 0xa0
		} else if (reg_last == u_reg_last) {
    1a4a:	d0e8      	beq.n	1a1e <mpu_configure_regions_and_partition.constprop.0+0xb2>
				mpu_configure_region(reg_index, &regions[i]);
    1a4c:	f003 f88a 	bl	4b64 <mpu_configure_region>
			if (reg_index == -EINVAL) {
    1a50:	f110 0f16 	cmn.w	r0, #22
    1a54:	d028      	beq.n	1aa8 <mpu_configure_regions_and_partition.constprop.0+0x13c>
	MPU->RNR = rnr;
    1a56:	f8c5 b098 	str.w	fp, [r5, #152]	; 0x98
	return MPU->RBAR;
    1a5a:	f8d5 209c 	ldr.w	r2, [r5, #156]	; 0x9c
	attr->rbar = mpu_get_rbar() &
    1a5e:	f89d 3008 	ldrb.w	r3, [sp, #8]
			REGION_LIMIT_ADDR((regions[i].start +
    1a62:	f10a 3aff 	add.w	sl, sl, #4294967295
	attr->rbar = mpu_get_rbar() &
    1a66:	f362 0304 	bfi	r3, r2, #0, #5
    1a6a:	f88d 3008 	strb.w	r3, [sp, #8]
	return MPU->RLAR;
    1a6e:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	attr->mair_idx = (mpu_get_rlar() & MPU_RLAR_AttrIndx_Msk) >>
    1a72:	f89d 2008 	ldrb.w	r2, [sp, #8]
    1a76:	085b      	lsrs	r3, r3, #1
    1a78:	f363 1247 	bfi	r2, r3, #5, #3
    1a7c:	f88d 2008 	strb.w	r2, [sp, #8]
			fill_region.base = regions[i].start +
    1a80:	e9d6 3200 	ldrd	r3, r2, [r6]
    1a84:	4413      	add	r3, r2
    1a86:	9300      	str	r3, [sp, #0]
			REGION_LIMIT_ADDR((regions[i].start +
    1a88:	f023 031f 	bic.w	r3, r3, #31
			reg_index++;
    1a8c:	1c41      	adds	r1, r0, #1
			REGION_LIMIT_ADDR((regions[i].start +
    1a8e:	4453      	add	r3, sl
    1a90:	eba3 0309 	sub.w	r3, r3, r9
    1a94:	b2c8      	uxtb	r0, r1
    1a96:	f023 031f 	bic.w	r3, r3, #31

static int region_allocate_and_init(const uint8_t index,
	const struct arm_mpu_region *region_conf)
{
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1U)) {
    1a9a:	2807      	cmp	r0, #7
			fill_region.attr.r_limit =
    1a9c:	9303      	str	r3, [sp, #12]
    1a9e:	d803      	bhi.n	1aa8 <mpu_configure_regions_and_partition.constprop.0+0x13c>
	}

	LOG_DBG("Program MPU region at index 0x%x", index);

	/* Program region */
	region_init(index, region_conf);
    1aa0:	4669      	mov	r1, sp
    1aa2:	f7ff ff49 	bl	1938 <region_init>
    1aa6:	e7bf      	b.n	1a28 <mpu_configure_regions_and_partition.constprop.0+0xbc>
			return -EINVAL;
    1aa8:	f06f 0415 	mvn.w	r4, #21
		}
	}

	return reg_index;
}
    1aac:	4620      	mov	r0, r4
    1aae:	b005      	add	sp, #20
    1ab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1ab4:	e000ed00 	.word	0xe000ed00

00001ab8 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    1ab8:	2205      	movs	r2, #5
    1aba:	4b04      	ldr	r3, [pc, #16]	; (1acc <arm_core_mpu_enable+0x14>)
    1abc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    1ac0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1ac4:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    1ac8:	4770      	bx	lr
    1aca:	bf00      	nop
    1acc:	e000ed00 	.word	0xe000ed00

00001ad0 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    1ad0:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1ad4:	2200      	movs	r2, #0
    1ad6:	4b02      	ldr	r3, [pc, #8]	; (1ae0 <arm_core_mpu_disable+0x10>)
    1ad8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    1adc:	4770      	bx	lr
    1ade:	bf00      	nop
    1ae0:	e000ed00 	.word	0xe000ed00

00001ae4 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	*static_regions, const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    1ae4:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    1ae6:	4c03      	ldr	r4, [pc, #12]	; (1af4 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    1ae8:	7822      	ldrb	r2, [r4, #0]
    1aea:	f7ff ff3f 	bl	196c <mpu_configure_regions_and_partition.constprop.0>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1aee:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    1af0:	bd10      	pop	{r4, pc}
    1af2:	bf00      	nop
    1af4:	20000b38 	.word	0x20000b38

00001af8 <arm_core_mpu_mark_areas_for_dynamic_regions>:
 * @brief mark memory areas for dynamic region configuration
 */
void arm_core_mpu_mark_areas_for_dynamic_regions(
	const struct z_arm_mpu_partition dyn_region_areas[],
	const uint8_t dyn_region_areas_num)
{
    1af8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1afc:	4d29      	ldr	r5, [pc, #164]	; (1ba4 <arm_core_mpu_mark_areas_for_dynamic_regions+0xac>)
    1afe:	468a      	mov	sl, r1

/* This internal function marks and stores the configuration of memory areas
 * where dynamic region programming is allowed. Return zero on success, or
 * -EINVAL on error.
 */
static int mpu_mark_areas_for_dynamic_regions(
    1b00:	4606      	mov	r6, r0
{
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1b02:	f04f 0800 	mov.w	r8, #0
    1b06:	46ab      	mov	fp, r5
	MPU->RNR = rnr;
    1b08:	4f27      	ldr	r7, [pc, #156]	; (1ba8 <arm_core_mpu_mark_areas_for_dynamic_regions+0xb0>)
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1b0a:	45d0      	cmp	r8, sl
    1b0c:	da1b      	bge.n	1b46 <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>
		if (dyn_region_areas[i].size == 0U) {
    1b0e:	f8d6 9004 	ldr.w	r9, [r6, #4]
    1b12:	f1b9 0f00 	cmp.w	r9, #0
    1b16:	d03f      	beq.n	1b98 <arm_core_mpu_mark_areas_for_dynamic_regions+0xa0>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    1b18:	6831      	ldr	r1, [r6, #0]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    1b1a:	4608      	mov	r0, r1
    1b1c:	9101      	str	r1, [sp, #4]
    1b1e:	f003 f818 	bl	4b52 <arm_cmse_mpu_region_get>
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    1b22:	9901      	ldr	r1, [sp, #4]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    1b24:	4604      	mov	r4, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    1b26:	eb09 0001 	add.w	r0, r9, r1
    1b2a:	3801      	subs	r0, #1
    1b2c:	f003 f811 	bl	4b52 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    1b30:	4284      	cmp	r4, r0
    1b32:	f04f 0214 	mov.w	r2, #20
    1b36:	4b1d      	ldr	r3, [pc, #116]	; (1bac <arm_core_mpu_mark_areas_for_dynamic_regions+0xb4>)
    1b38:	d008      	beq.n	1b4c <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>
		dyn_reg_info[i].index =
    1b3a:	fb02 f308 	mul.w	r3, r2, r8
    1b3e:	f06f 0215 	mvn.w	r2, #21
    1b42:	f84b 2003 	str.w	r2, [fp, r3]
						 dyn_region_areas_num) == -EINVAL) {

		__ASSERT(0, "Marking %u areas for dynamic regions failed\n",
			dyn_region_areas_num);
	}
}
    1b46:	b003      	add	sp, #12
    1b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    1b4c:	f114 0f16 	cmn.w	r4, #22
		dyn_reg_info[i].index =
    1b50:	602c      	str	r4, [r5, #0]
		if (dyn_reg_info[i].index == -EINVAL) {
    1b52:	d0f8      	beq.n	1b46 <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    1b54:	7819      	ldrb	r1, [r3, #0]
    1b56:	42a1      	cmp	r1, r4
    1b58:	ddf5      	ble.n	1b46 <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>
	attr->rbar = mpu_get_rbar() &
    1b5a:	fb02 b008 	mla	r0, r2, r8, fp
	MPU->RNR = rnr;
    1b5e:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
    1b62:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
	return MPU->RBAR;
    1b66:	f8d7 409c 	ldr.w	r4, [r7, #156]	; 0x9c
	attr->rbar = mpu_get_rbar() &
    1b6a:	f100 0108 	add.w	r1, r0, #8
    1b6e:	7b00      	ldrb	r0, [r0, #12]
    1b70:	f364 0004 	bfi	r0, r4, #0, #5
    1b74:	7108      	strb	r0, [r1, #4]
	return MPU->RLAR;
    1b76:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
	attr->mair_idx = (mpu_get_rlar() & MPU_RLAR_AttrIndx_Msk) >>
    1b7a:	790c      	ldrb	r4, [r1, #4]
    1b7c:	0840      	lsrs	r0, r0, #1
    1b7e:	f360 1447 	bfi	r4, r0, #5, #3
    1b82:	710c      	strb	r4, [r1, #4]
	return MPU->RBAR;
    1b84:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
	region_conf->base = mpu_get_rbar() & MPU_RBAR_BASE_Msk;
    1b88:	f021 011f 	bic.w	r1, r1, #31
    1b8c:	6069      	str	r1, [r5, #4]
	return MPU->RLAR;
    1b8e:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
	region_conf->attr.r_limit = mpu_get_rlar() & MPU_RLAR_LIMIT_Msk;
    1b92:	f021 011f 	bic.w	r1, r1, #31
    1b96:	6129      	str	r1, [r5, #16]
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1b98:	f108 0801 	add.w	r8, r8, #1
    1b9c:	3514      	adds	r5, #20
    1b9e:	360c      	adds	r6, #12
    1ba0:	e7b3      	b.n	1b0a <arm_core_mpu_mark_areas_for_dynamic_regions+0x12>
    1ba2:	bf00      	nop
    1ba4:	20000830 	.word	0x20000830
    1ba8:	e000ed00 	.word	0xe000ed00
    1bac:	20000b38 	.word	0x20000b38

00001bb0 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    1bb0:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    1bb2:	4d0e      	ldr	r5, [pc, #56]	; (1bec <z_arm_mpu_init+0x3c>)
    1bb4:	682c      	ldr	r4, [r5, #0]
    1bb6:	2c08      	cmp	r4, #8
    1bb8:	d815      	bhi.n	1be6 <z_arm_mpu_init+0x36>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1bba:	2000      	movs	r0, #0
	arm_core_mpu_disable();
    1bbc:	f7ff ff88 	bl	1ad0 <arm_core_mpu_disable>
	MPU->MAIR0 = mair0;
    1bc0:	4b0b      	ldr	r3, [pc, #44]	; (1bf0 <z_arm_mpu_init+0x40>)
    1bc2:	4a0c      	ldr	r2, [pc, #48]	; (1bf4 <z_arm_mpu_init+0x44>)
    1bc4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1bc8:	4284      	cmp	r4, r0
    1bca:	d105      	bne.n	1bd8 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    1bcc:	4b0a      	ldr	r3, [pc, #40]	; (1bf8 <z_arm_mpu_init+0x48>)
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    1bce:	2000      	movs	r0, #0
	static_regions_num = mpu_config.num_regions;
    1bd0:	701c      	strb	r4, [r3, #0]
	arm_core_mpu_enable();
    1bd2:	f7ff ff71 	bl	1ab8 <arm_core_mpu_enable>
}
    1bd6:	bd38      	pop	{r3, r4, r5, pc}
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    1bd8:	6869      	ldr	r1, [r5, #4]
    1bda:	eb01 1100 	add.w	r1, r1, r0, lsl #4
    1bde:	f7ff feab 	bl	1938 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1be2:	3001      	adds	r0, #1
    1be4:	e7f0      	b.n	1bc8 <z_arm_mpu_init+0x18>
		return -1;
    1be6:	f04f 30ff 	mov.w	r0, #4294967295
    1bea:	e7f4      	b.n	1bd6 <z_arm_mpu_init+0x26>
    1bec:	00005890 	.word	0x00005890
    1bf0:	e000ed00 	.word	0xe000ed00
    1bf4:	0044ffaa 	.word	0x0044ffaa
    1bf8:	20000b38 	.word	0x20000b38

00001bfc <__stdout_hook_install>:

static int (*_stdout_hook)(int c) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int c))
{
	_stdout_hook = hook;
    1bfc:	4b01      	ldr	r3, [pc, #4]	; (1c04 <__stdout_hook_install+0x8>)
    1bfe:	6018      	str	r0, [r3, #0]
}
    1c00:	4770      	bx	lr
    1c02:	bf00      	nop
    1c04:	20000028 	.word	0x20000028

00001c08 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    1c08:	4b08      	ldr	r3, [pc, #32]	; (1c2c <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1c0a:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    1c0c:	1ac3      	subs	r3, r0, r3
{
    1c0e:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    1c10:	4907      	ldr	r1, [pc, #28]	; (1c30 <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    1c12:	109b      	asrs	r3, r3, #2
{
    1c14:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    1c16:	4359      	muls	r1, r3
    1c18:	2240      	movs	r2, #64	; 0x40
    1c1a:	4806      	ldr	r0, [pc, #24]	; (1c34 <onoff_stop+0x2c>)
    1c1c:	f003 f802 	bl	4c24 <stop>
	notify(mgr, res);
    1c20:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    1c22:	4601      	mov	r1, r0
	notify(mgr, res);
    1c24:	4620      	mov	r0, r4
}
    1c26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    1c2a:	4718      	bx	r3
    1c2c:	20000858 	.word	0x20000858
    1c30:	b6db6db7 	.word	0xb6db6db7
    1c34:	00005594 	.word	0x00005594

00001c38 <onoff_start>:
static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1c38:	2340      	movs	r3, #64	; 0x40
{
    1c3a:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    1c3c:	4c0b      	ldr	r4, [pc, #44]	; (1c6c <onoff_start+0x34>)
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1c3e:	9300      	str	r3, [sp, #0]
	size_t offset = (size_t)(mgr - data->mgr);
    1c40:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1c42:	460b      	mov	r3, r1
{
    1c44:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1c46:	490a      	ldr	r1, [pc, #40]	; (1c70 <onoff_start+0x38>)
	size_t offset = (size_t)(mgr - data->mgr);
    1c48:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1c4a:	4361      	muls	r1, r4
{
    1c4c:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1c4e:	4a09      	ldr	r2, [pc, #36]	; (1c74 <onoff_start+0x3c>)
    1c50:	4809      	ldr	r0, [pc, #36]	; (1c78 <onoff_start+0x40>)
    1c52:	f003 f814 	bl	4c7e <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    1c56:	1e01      	subs	r1, r0, #0
    1c58:	da05      	bge.n	1c66 <onoff_start+0x2e>
		notify(mgr, err);
    1c5a:	4630      	mov	r0, r6
    1c5c:	462b      	mov	r3, r5
	}
}
    1c5e:	b002      	add	sp, #8
    1c60:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    1c64:	4718      	bx	r3
}
    1c66:	b002      	add	sp, #8
    1c68:	bd70      	pop	{r4, r5, r6, pc}
    1c6a:	bf00      	nop
    1c6c:	20000858 	.word	0x20000858
    1c70:	b6db6db7 	.word	0xb6db6db7
    1c74:	00004ceb 	.word	0x00004ceb
    1c78:	00005594 	.word	0x00005594

00001c7c <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    1c7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1c80:	2200      	movs	r2, #0
    1c82:	2101      	movs	r1, #1
{
    1c84:	4606      	mov	r6, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1c86:	2005      	movs	r0, #5
    1c88:	f7ff fbb8 	bl	13fc <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    1c8c:	4811      	ldr	r0, [pc, #68]	; (1cd4 <clk_init+0x58>)
    1c8e:	f001 f835 	bl	2cfc <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    1c92:	4b11      	ldr	r3, [pc, #68]	; (1cd8 <clk_init+0x5c>)
    1c94:	4298      	cmp	r0, r3
    1c96:	d119      	bne.n	1ccc <clk_init+0x50>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    1c98:	f003 f9ea 	bl	5070 <nrfx_clock_enable>
    1c9c:	2400      	movs	r4, #0
	return &data->mgr[type];
    1c9e:	f04f 091c 	mov.w	r9, #28
					 &transitions);
		if (err < 0) {
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1ca2:	270c      	movs	r7, #12
		err = onoff_manager_init(get_onoff_manager(dev, i),
    1ca4:	f8df 8034 	ldr.w	r8, [pc, #52]	; 1cdc <clk_init+0x60>
	struct nrf_clock_control_data *data = dev->data;
    1ca8:	6935      	ldr	r5, [r6, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    1caa:	4641      	mov	r1, r8
    1cac:	fb09 5004 	mla	r0, r9, r4, r5
    1cb0:	f002 fe49 	bl	4946 <onoff_manager_init>
		if (err < 0) {
    1cb4:	2800      	cmp	r0, #0
    1cb6:	db07      	blt.n	1cc8 <clk_init+0x4c>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1cb8:	2301      	movs	r3, #1
    1cba:	fb07 5504 	mla	r5, r7, r4, r5
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    1cbe:	441c      	add	r4, r3
    1cc0:	2c04      	cmp	r4, #4
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1cc2:	67ab      	str	r3, [r5, #120]	; 0x78
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    1cc4:	d1f0      	bne.n	1ca8 <clk_init+0x2c>
	}

	return 0;
    1cc6:	2000      	movs	r0, #0
}
    1cc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    1ccc:	f06f 0004 	mvn.w	r0, #4
    1cd0:	e7fa      	b.n	1cc8 <clk_init+0x4c>
    1cd2:	bf00      	nop
    1cd4:	00001d15 	.word	0x00001d15
    1cd8:	0bad0000 	.word	0x0bad0000
    1cdc:	000058b8 	.word	0x000058b8

00001ce0 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    1ce0:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    1ce2:	230c      	movs	r3, #12
	sub_data->cb = NULL;
    1ce4:	2200      	movs	r2, #0
static void clkstarted_handle(const struct device *dev,
    1ce6:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    1ce8:	434b      	muls	r3, r1
    1cea:	4808      	ldr	r0, [pc, #32]	; (1d0c <clkstarted_handle.constprop.0+0x2c>)
    1cec:	18c4      	adds	r4, r0, r3
	set_on_state(&sub_data->flags);
    1cee:	3378      	adds	r3, #120	; 0x78
	void *user_data = sub_data->user_data;
    1cf0:	e9d4 561c 	ldrd	r5, r6, [r4, #112]	; 0x70
	set_on_state(&sub_data->flags);
    1cf4:	4418      	add	r0, r3
	sub_data->cb = NULL;
    1cf6:	6722      	str	r2, [r4, #112]	; 0x70
	set_on_state(&sub_data->flags);
    1cf8:	f002 ff81 	bl	4bfe <set_on_state>
	if (callback) {
    1cfc:	b12d      	cbz	r5, 1d0a <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    1cfe:	4632      	mov	r2, r6
    1d00:	462b      	mov	r3, r5
}
    1d02:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    1d06:	4802      	ldr	r0, [pc, #8]	; (1d10 <clkstarted_handle.constprop.0+0x30>)
    1d08:	4718      	bx	r3
}
    1d0a:	bd70      	pop	{r4, r5, r6, pc}
    1d0c:	20000858 	.word	0x20000858
    1d10:	00005594 	.word	0x00005594

00001d14 <clock_event_handler>:
	switch (event) {
    1d14:	2805      	cmp	r0, #5
    1d16:	d811      	bhi.n	1d3c <clock_event_handler+0x28>
    1d18:	e8df f000 	tbb	[pc, r0]
    1d1c:	10100e03 	.word	0x10100e03
    1d20:	0a0c      	.short	0x0a0c
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    1d22:	4b07      	ldr	r3, [pc, #28]	; (1d40 <clock_event_handler+0x2c>)
    1d24:	6f98      	ldr	r0, [r3, #120]	; 0x78
    1d26:	f010 0007 	ands.w	r0, r0, #7
    1d2a:	d107      	bne.n	1d3c <clock_event_handler+0x28>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    1d2c:	f7ff bfd8 	b.w	1ce0 <clkstarted_handle.constprop.0>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK192M);
    1d30:	2002      	movs	r0, #2
    1d32:	e7fb      	b.n	1d2c <clock_event_handler+0x18>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLKAUDIO);
    1d34:	2003      	movs	r0, #3
    1d36:	e7f9      	b.n	1d2c <clock_event_handler+0x18>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    1d38:	2001      	movs	r0, #1
    1d3a:	e7f7      	b.n	1d2c <clock_event_handler+0x18>
}
    1d3c:	4770      	bx	lr
    1d3e:	bf00      	nop
    1d40:	20000858 	.word	0x20000858

00001d44 <generic_hfclk_start>:
{
    1d44:	b508      	push	{r3, lr}
	__asm__ volatile(
    1d46:	f04f 0320 	mov.w	r3, #32
    1d4a:	f3ef 8111 	mrs	r1, BASEPRI
    1d4e:	f383 8812 	msr	BASEPRI_MAX, r3
    1d52:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    1d56:	4a12      	ldr	r2, [pc, #72]	; (1da0 <generic_hfclk_start+0x5c>)
    1d58:	6813      	ldr	r3, [r2, #0]
    1d5a:	f043 0002 	orr.w	r0, r3, #2
    1d5e:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    1d60:	07da      	lsls	r2, r3, #31
    1d62:	d408      	bmi.n	1d76 <generic_hfclk_start+0x32>
	__asm__ volatile(
    1d64:	f381 8811 	msr	BASEPRI, r1
    1d68:	f3bf 8f6f 	isb	sy
}
    1d6c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    1d70:	2001      	movs	r0, #1
    1d72:	f003 b98f 	b.w	5094 <nrfx_clock_start>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    1d76:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1d7a:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    1d7e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    1d82:	07d3      	lsls	r3, r2, #31
    1d84:	d5ee      	bpl.n	1d64 <generic_hfclk_start+0x20>
			set_on_state(get_hf_flags());
    1d86:	4807      	ldr	r0, [pc, #28]	; (1da4 <generic_hfclk_start+0x60>)
    1d88:	f002 ff39 	bl	4bfe <set_on_state>
    1d8c:	f381 8811 	msr	BASEPRI, r1
    1d90:	f3bf 8f6f 	isb	sy
}
    1d94:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    1d98:	2000      	movs	r0, #0
    1d9a:	f7ff bfa1 	b.w	1ce0 <clkstarted_handle.constprop.0>
    1d9e:	bf00      	nop
    1da0:	200008f8 	.word	0x200008f8
    1da4:	200008d0 	.word	0x200008d0

00001da8 <api_blocking_start>:
{
    1da8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1daa:	2200      	movs	r2, #0
    1dac:	2301      	movs	r3, #1
    1dae:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1db2:	466b      	mov	r3, sp
    1db4:	4a08      	ldr	r2, [pc, #32]	; (1dd8 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1db6:	f8cd d000 	str.w	sp, [sp]
    1dba:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1dbe:	f002 ff8d 	bl	4cdc <api_start>
	if (err < 0) {
    1dc2:	2800      	cmp	r0, #0
    1dc4:	db05      	blt.n	1dd2 <api_blocking_start+0x2a>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    1dc6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1dca:	2300      	movs	r3, #0
    1dcc:	4668      	mov	r0, sp
    1dce:	f001 fe15 	bl	39fc <z_impl_k_sem_take>
}
    1dd2:	b005      	add	sp, #20
    1dd4:	f85d fb04 	ldr.w	pc, [sp], #4
    1dd8:	00004d21 	.word	0x00004d21

00001ddc <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1ddc:	4b07      	ldr	r3, [pc, #28]	; (1dfc <generic_hfclk_stop+0x20>)
    1dde:	e8d3 2fef 	ldaex	r2, [r3]
    1de2:	f022 0102 	bic.w	r1, r2, #2
    1de6:	e8c3 1fe0 	stlex	r0, r1, [r3]
    1dea:	2800      	cmp	r0, #0
    1dec:	d1f7      	bne.n	1dde <generic_hfclk_stop+0x2>
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    1dee:	07d3      	lsls	r3, r2, #31
    1df0:	d402      	bmi.n	1df8 <generic_hfclk_stop+0x1c>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    1df2:	2001      	movs	r0, #1
    1df4:	f003 b9ad 	b.w	5152 <nrfx_clock_stop>
}
    1df8:	4770      	bx	lr
    1dfa:	bf00      	nop
    1dfc:	200008f8 	.word	0x200008f8

00001e00 <z_nrf_clock_control_lf_on>:
{
    1e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    1e04:	2201      	movs	r2, #1
    1e06:	4607      	mov	r7, r0
    1e08:	4937      	ldr	r1, [pc, #220]	; (1ee8 <z_nrf_clock_control_lf_on+0xe8>)
    1e0a:	e8d1 3fef 	ldaex	r3, [r1]
    1e0e:	e8c1 2fe0 	stlex	r0, r2, [r1]
    1e12:	2800      	cmp	r0, #0
    1e14:	d1f9      	bne.n	1e0a <z_nrf_clock_control_lf_on+0xa>
	if (atomic_set(&on, 1) == 0) {
    1e16:	b933      	cbnz	r3, 1e26 <z_nrf_clock_control_lf_on+0x26>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    1e18:	4934      	ldr	r1, [pc, #208]	; (1eec <z_nrf_clock_control_lf_on+0xec>)
		err = onoff_request(mgr, &cli);
    1e1a:	4835      	ldr	r0, [pc, #212]	; (1ef0 <z_nrf_clock_control_lf_on+0xf0>)
    1e1c:	604b      	str	r3, [r1, #4]
    1e1e:	60cb      	str	r3, [r1, #12]
    1e20:	608a      	str	r2, [r1, #8]
    1e22:	f002 fda3 	bl	496c <onoff_request>
	switch (start_mode) {
    1e26:	1e7b      	subs	r3, r7, #1
    1e28:	2b01      	cmp	r3, #1
    1e2a:	d82b      	bhi.n	1e84 <z_nrf_clock_control_lf_on+0x84>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    1e2c:	2f01      	cmp	r7, #1
    1e2e:	d107      	bne.n	1e40 <z_nrf_clock_control_lf_on+0x40>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    1e30:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1e34:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    1e38:	f003 0303 	and.w	r3, r3, #3
    1e3c:	2b02      	cmp	r3, #2
    1e3e:	d021      	beq.n	1e84 <z_nrf_clock_control_lf_on+0x84>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1e40:	f003 fa59 	bl	52f6 <k_is_in_isr>
    1e44:	4605      	mov	r5, r0
    1e46:	b9f8      	cbnz	r0, 1e88 <z_nrf_clock_control_lf_on+0x88>
	return !z_sys_post_kernel;
    1e48:	4b2a      	ldr	r3, [pc, #168]	; (1ef4 <z_nrf_clock_control_lf_on+0xf4>)
    1e4a:	781b      	ldrb	r3, [r3, #0]
    1e4c:	b1e3      	cbz	r3, 1e88 <z_nrf_clock_control_lf_on+0x88>
    p_reg->INTENCLR = mask;
    1e4e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1e52:	2202      	movs	r2, #2
	int key = isr_mode ? irq_lock() : 0;
    1e54:	4606      	mov	r6, r0
    1e56:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    1e5a:	f04f 2450 	mov.w	r4, #1342197760	; 0x50005000
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1e5e:	f8df 8098 	ldr.w	r8, [pc, #152]	; 1ef8 <z_nrf_clock_control_lf_on+0xf8>
    1e62:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    1e66:	f8d4 2418 	ldr.w	r2, [r4, #1048]	; 0x418
    1e6a:	03d2      	lsls	r2, r2, #15
    1e6c:	d516      	bpl.n	1e9c <z_nrf_clock_control_lf_on+0x9c>
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1e6e:	f003 0303 	and.w	r3, r3, #3
    1e72:	2b02      	cmp	r3, #2
    1e74:	d001      	beq.n	1e7a <z_nrf_clock_control_lf_on+0x7a>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    1e76:	2f01      	cmp	r7, #1
    1e78:	d110      	bne.n	1e9c <z_nrf_clock_control_lf_on+0x9c>
	if (isr_mode) {
    1e7a:	b375      	cbz	r5, 1eda <z_nrf_clock_control_lf_on+0xda>
    1e7c:	f386 8811 	msr	BASEPRI, r6
    1e80:	f3bf 8f6f 	isb	sy
}
    1e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm__ volatile(
    1e88:	f04f 0320 	mov.w	r3, #32
    1e8c:	f3ef 8611 	mrs	r6, BASEPRI
    1e90:	f383 8812 	msr	BASEPRI_MAX, r3
    1e94:	f3bf 8f6f 	isb	sy
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1e98:	2501      	movs	r5, #1
    1e9a:	e7de      	b.n	1e5a <z_nrf_clock_control_lf_on+0x5a>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    1e9c:	b1c5      	cbz	r5, 1ed0 <z_nrf_clock_control_lf_on+0xd0>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    1e9e:	4630      	mov	r0, r6
    1ea0:	f7ff fa86 	bl	13b0 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    1ea4:	f8d4 3518 	ldr.w	r3, [r4, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    1ea8:	b2db      	uxtb	r3, r3
    1eaa:	2b01      	cmp	r3, #1
    1eac:	d1d9      	bne.n	1e62 <z_nrf_clock_control_lf_on+0x62>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    1eae:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    1eb2:	2a00      	cmp	r2, #0
    1eb4:	d0d5      	beq.n	1e62 <z_nrf_clock_control_lf_on+0x62>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1eb6:	2200      	movs	r2, #0
    1eb8:	f8c4 2104 	str.w	r2, [r4, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    1ebc:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    1ec0:	2202      	movs	r2, #2
    1ec2:	f8c4 2518 	str.w	r2, [r4, #1304]	; 0x518
    1ec6:	2220      	movs	r2, #32
    1ec8:	f8c8 2180 	str.w	r2, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1ecc:	60a3      	str	r3, [r4, #8]
}
    1ece:	e7c8      	b.n	1e62 <z_nrf_clock_control_lf_on+0x62>
	return z_impl_k_sleep(timeout);
    1ed0:	2100      	movs	r1, #0
    1ed2:	2021      	movs	r0, #33	; 0x21
    1ed4:	f002 f882 	bl	3fdc <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    1ed8:	e7e4      	b.n	1ea4 <z_nrf_clock_control_lf_on+0xa4>
    p_reg->INTENSET = mask;
    1eda:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1ede:	2202      	movs	r2, #2
    1ee0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    1ee4:	e7ce      	b.n	1e84 <z_nrf_clock_control_lf_on+0x84>
    1ee6:	bf00      	nop
    1ee8:	20000854 	.word	0x20000854
    1eec:	20000844 	.word	0x20000844
    1ef0:	20000874 	.word	0x20000874
    1ef4:	20000b3b 	.word	0x20000b3b
    1ef8:	e000e100 	.word	0xe000e100

00001efc <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    1efc:	b508      	push	{r3, lr}
    1efe:	4807      	ldr	r0, [pc, #28]	; (1f1c <uart_console_init+0x20>)
    1f00:	f003 f982 	bl	5208 <z_device_is_ready>

	ARG_UNUSED(arg);

	if (!device_is_ready(uart_console_dev)) {
    1f04:	b138      	cbz	r0, 1f16 <uart_console_init+0x1a>
	__stdout_hook_install(console_out);
    1f06:	4806      	ldr	r0, [pc, #24]	; (1f20 <uart_console_init+0x24>)
    1f08:	f7ff fe78 	bl	1bfc <__stdout_hook_install>
	__printk_hook_install(console_out);
    1f0c:	4804      	ldr	r0, [pc, #16]	; (1f20 <uart_console_init+0x24>)
    1f0e:	f7fe facf 	bl	4b0 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    1f12:	2000      	movs	r0, #0
}
    1f14:	bd08      	pop	{r3, pc}
		return -ENODEV;
    1f16:	f06f 0012 	mvn.w	r0, #18
    1f1a:	e7fb      	b.n	1f14 <uart_console_init+0x18>
    1f1c:	000055dc 	.word	0x000055dc
    1f20:	00001f25 	.word	0x00001f25

00001f24 <console_out>:
	if ('\n' == c) {
    1f24:	280a      	cmp	r0, #10
{
    1f26:	b538      	push	{r3, r4, r5, lr}
    1f28:	4604      	mov	r4, r0
    1f2a:	4d07      	ldr	r5, [pc, #28]	; (1f48 <console_out+0x24>)
	if ('\n' == c) {
    1f2c:	d104      	bne.n	1f38 <console_out+0x14>
					unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    1f2e:	68ab      	ldr	r3, [r5, #8]
    1f30:	210d      	movs	r1, #13
    1f32:	4628      	mov	r0, r5
    1f34:	685b      	ldr	r3, [r3, #4]
    1f36:	4798      	blx	r3
    1f38:	68ab      	ldr	r3, [r5, #8]
    1f3a:	4803      	ldr	r0, [pc, #12]	; (1f48 <console_out+0x24>)
    1f3c:	685b      	ldr	r3, [r3, #4]
    1f3e:	b2e1      	uxtb	r1, r4
    1f40:	4798      	blx	r3
}
    1f42:	4620      	mov	r0, r4
    1f44:	bd38      	pop	{r3, r4, r5, pc}
    1f46:	bf00      	nop
    1f48:	000055dc 	.word	0x000055dc

00001f4c <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    1f4c:	b530      	push	{r4, r5, lr}
	return port->config;
    1f4e:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1f50:	f001 041f 	and.w	r4, r1, #31
    1f54:	7b05      	ldrb	r5, [r0, #12]
	nrfx_err_t err;
	uint8_t ch;

	if (mode == GPIO_INT_MODE_DISABLED) {
    1f56:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
{
    1f5a:	b085      	sub	sp, #20
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1f5c:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    1f60:	d105      	bne.n	1f6e <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
    1f62:	4620      	mov	r0, r4
    1f64:	f001 f97a 	bl	325c <nrfx_gpiote_trigger_disable>

		return 0;
    1f68:	2000      	movs	r0, #0
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
}
    1f6a:	b005      	add	sp, #20
    1f6c:	bd30      	pop	{r4, r5, pc}
	nrfx_gpiote_trigger_config_t trigger_config = {
    1f6e:	2500      	movs	r5, #0
	if (mode == GPIO_INT_MODE_LEVEL) {
    1f70:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
    1f74:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    1f78:	d114      	bne.n	1fa4 <gpio_nrfx_pin_interrupt_configure+0x58>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    1f7a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
	nrfx_gpiote_trigger_config_t trigger_config = {
    1f7e:	bf0c      	ite	eq
    1f80:	2304      	moveq	r3, #4
    1f82:	2305      	movne	r3, #5
    1f84:	f88d 3008 	strb.w	r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1f88:	2300      	movs	r3, #0
    1f8a:	4620      	mov	r0, r4
    1f8c:	4619      	mov	r1, r3
    1f8e:	aa02      	add	r2, sp, #8
    1f90:	f000 ffa2 	bl	2ed8 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1f94:	4b1f      	ldr	r3, [pc, #124]	; (2014 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x14>)
    1f96:	4298      	cmp	r0, r3
    1f98:	d138      	bne.n	200c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xc>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    1f9a:	2101      	movs	r1, #1
    1f9c:	4620      	mov	r0, r4
    1f9e:	f001 f917 	bl	31d0 <nrfx_gpiote_trigger_enable>
	return 0;
    1fa2:	e7e1      	b.n	1f68 <gpio_nrfx_pin_interrupt_configure+0x1c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    1fa4:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    1fa8:	d025      	beq.n	1ff6 <gpio_nrfx_pin_interrupt_configure+0xaa>
    1faa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    1fae:	bf14      	ite	ne
    1fb0:	2301      	movne	r3, #1
    1fb2:	2302      	moveq	r3, #2
	nrfx_gpiote_trigger_config_t trigger_config = {
    1fb4:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    1fb8:	6883      	ldr	r3, [r0, #8]
    1fba:	40cb      	lsrs	r3, r1
    1fbc:	07d9      	lsls	r1, r3, #31
    1fbe:	d4e3      	bmi.n	1f88 <gpio_nrfx_pin_interrupt_configure+0x3c>
    1fc0:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
    1fc4:	d1e0      	bne.n	1f88 <gpio_nrfx_pin_interrupt_configure+0x3c>
        case 1: return NRF_P1;
    1fc6:	4a14      	ldr	r2, [pc, #80]	; (2018 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x18>)
    1fc8:	4814      	ldr	r0, [pc, #80]	; (201c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1c>)
NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;

    return pin_number >> 5;
    1fca:	0961      	lsrs	r1, r4, #5
        case 1: return NRF_P1;
    1fcc:	2901      	cmp	r1, #1
    1fce:	bf08      	it	eq
    1fd0:	4602      	moveq	r2, r0
    *p_pin = pin_number & 0x1F;
    1fd2:	f004 031f 	and.w	r3, r4, #31
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1fd6:	3380      	adds	r3, #128	; 0x80
    1fd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    1fdc:	07db      	lsls	r3, r3, #31
    1fde:	d4d3      	bmi.n	1f88 <gpio_nrfx_pin_interrupt_configure+0x3c>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1fe0:	f10d 0507 	add.w	r5, sp, #7
    1fe4:	4629      	mov	r1, r5
    1fe6:	4620      	mov	r0, r4
    1fe8:	f001 f89e 	bl	3128 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    1fec:	4b0c      	ldr	r3, [pc, #48]	; (2020 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x20>)
    1fee:	4298      	cmp	r0, r3
    1ff0:	d003      	beq.n	1ffa <gpio_nrfx_pin_interrupt_configure+0xae>
		trigger_config.p_in_channel = &ch;
    1ff2:	9503      	str	r5, [sp, #12]
    1ff4:	e7c8      	b.n	1f88 <gpio_nrfx_pin_interrupt_configure+0x3c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    1ff6:	2303      	movs	r3, #3
    1ff8:	e7dc      	b.n	1fb4 <gpio_nrfx_pin_interrupt_configure+0x68>
			err = nrfx_gpiote_channel_alloc(&ch);
    1ffa:	4628      	mov	r0, r5
    1ffc:	f001 f8e2 	bl	31c4 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    2000:	4b04      	ldr	r3, [pc, #16]	; (2014 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x14>)
    2002:	4298      	cmp	r0, r3
    2004:	d0f5      	beq.n	1ff2 <gpio_nrfx_pin_interrupt_configure+0xa6>
				return -ENOMEM;
    2006:	f06f 000b 	mvn.w	r0, #11
    200a:	e7ae      	b.n	1f6a <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EINVAL;
    200c:	f06f 0015 	mvn.w	r0, #21
    2010:	e7ab      	b.n	1f6a <gpio_nrfx_pin_interrupt_configure+0x1e>
    2012:	bf00      	nop
    2014:	0bad0000 	.word	0x0bad0000
    2018:	50842500 	.word	0x50842500
    201c:	50842800 	.word	0x50842800
    2020:	0bad0004 	.word	0x0bad0004

00002024 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    2024:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    2026:	f001 f8bd 	bl	31a4 <nrfx_gpiote_is_init>
    202a:	4604      	mov	r4, r0
    202c:	b968      	cbnz	r0, 204a <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    202e:	f001 f891 	bl	3154 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    2032:	4b08      	ldr	r3, [pc, #32]	; (2054 <gpio_nrfx_init+0x30>)
    2034:	4298      	cmp	r0, r3
    2036:	d10a      	bne.n	204e <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    2038:	4621      	mov	r1, r4
    203a:	4807      	ldr	r0, [pc, #28]	; (2058 <gpio_nrfx_init+0x34>)
    203c:	f001 f86e 	bl	311c <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    2040:	4622      	mov	r2, r4
    2042:	2105      	movs	r1, #5
    2044:	200d      	movs	r0, #13
    2046:	f7ff f9d9 	bl	13fc <z_arm_irq_priority_set>
		return 0;
    204a:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    204c:	bd10      	pop	{r4, pc}
		return -EIO;
    204e:	f06f 0004 	mvn.w	r0, #4
    2052:	e7fb      	b.n	204c <gpio_nrfx_init+0x28>
    2054:	0bad0000 	.word	0x0bad0000
    2058:	0000205d 	.word	0x0000205d

0000205c <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    205c:	0942      	lsrs	r2, r0, #5
{
    205e:	4603      	mov	r3, r0
    2060:	b570      	push	{r4, r5, r6, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2062:	d002      	beq.n	206a <nrfx_gpio_handler+0xe>
    2064:	2a01      	cmp	r2, #1
    2066:	d017      	beq.n	2098 <nrfx_gpio_handler+0x3c>
}
    2068:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    206a:	4e0d      	ldr	r6, [pc, #52]	; (20a0 <nrfx_gpio_handler+0x44>)
	gpio_fire_callbacks(list, port, BIT(pin));
    206c:	6932      	ldr	r2, [r6, #16]
    206e:	6851      	ldr	r1, [r2, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2070:	2900      	cmp	r1, #0
    2072:	d0f9      	beq.n	2068 <nrfx_gpio_handler+0xc>
    2074:	2501      	movs	r5, #1
    *p_pin = pin_number & 0x1F;
    2076:	f003 031f 	and.w	r3, r3, #31
    207a:	680c      	ldr	r4, [r1, #0]
    207c:	409d      	lsls	r5, r3
    207e:	2900      	cmp	r1, #0
    2080:	d0f2      	beq.n	2068 <nrfx_gpio_handler+0xc>
		if (cb->pin_mask & pins) {
    2082:	688a      	ldr	r2, [r1, #8]
    2084:	402a      	ands	r2, r5
    2086:	d002      	beq.n	208e <nrfx_gpio_handler+0x32>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    2088:	4630      	mov	r0, r6
    208a:	684b      	ldr	r3, [r1, #4]
    208c:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    208e:	b12c      	cbz	r4, 209c <nrfx_gpio_handler+0x40>
    2090:	6823      	ldr	r3, [r4, #0]
    2092:	4621      	mov	r1, r4
    2094:	461c      	mov	r4, r3
    2096:	e7f2      	b.n	207e <nrfx_gpio_handler+0x22>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2098:	4e02      	ldr	r6, [pc, #8]	; (20a4 <nrfx_gpio_handler+0x48>)
    209a:	e7e7      	b.n	206c <nrfx_gpio_handler+0x10>
    209c:	4623      	mov	r3, r4
    209e:	e7f8      	b.n	2092 <nrfx_gpio_handler+0x36>
    20a0:	000055c4 	.word	0x000055c4
    20a4:	000055ac 	.word	0x000055ac

000020a8 <gpio_nrfx_pin_configure>:
{
    20a8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	return port->config;
    20ac:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    20ae:	f001 051f 	and.w	r5, r1, #31
    20b2:	7b3b      	ldrb	r3, [r7, #12]
{
    20b4:	4614      	mov	r4, r2
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    20b6:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
{
    20ba:	460e      	mov	r6, r1
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    20bc:	4628      	mov	r0, r5
    20be:	f10d 0103 	add.w	r1, sp, #3
    20c2:	f001 f831 	bl	3128 <nrfx_gpiote_channel_get>
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    20c6:	f414 3f40 	tst.w	r4, #196608	; 0x30000
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    20ca:	4680      	mov	r8, r0
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    20cc:	d10b      	bne.n	20e6 <gpio_nrfx_pin_configure+0x3e>
		(void)nrfx_gpiote_pin_uninit(abs_pin);
    20ce:	4628      	mov	r0, r5
    20d0:	f001 f8ec 	bl	32ac <nrfx_gpiote_pin_uninit>
		if (free_ch) {
    20d4:	4b3c      	ldr	r3, [pc, #240]	; (21c8 <gpio_nrfx_pin_configure+0x120>)
    20d6:	4598      	cmp	r8, r3
    20d8:	d103      	bne.n	20e2 <gpio_nrfx_pin_configure+0x3a>
			err = nrfx_gpiote_channel_free(ch);
    20da:	f89d 0003 	ldrb.w	r0, [sp, #3]
    20de:	f001 f86b 	bl	31b8 <nrfx_gpiote_channel_free>
		return 0;
    20e2:	2000      	movs	r0, #0
    20e4:	e00c      	b.n	2100 <gpio_nrfx_pin_configure+0x58>
	nrfx_gpiote_trigger_config_t trigger_config = {
    20e6:	2300      	movs	r3, #0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    20e8:	4628      	mov	r0, r5
    20ea:	4619      	mov	r1, r3
    20ec:	aa02      	add	r2, sp, #8
	nrfx_gpiote_trigger_config_t trigger_config = {
    20ee:	e9cd 3302 	strd	r3, r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    20f2:	f000 fef1 	bl	2ed8 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    20f6:	4b34      	ldr	r3, [pc, #208]	; (21c8 <gpio_nrfx_pin_configure+0x120>)
    20f8:	4298      	cmp	r0, r3
    20fa:	d004      	beq.n	2106 <gpio_nrfx_pin_configure+0x5e>
		return NRF_GPIO_PIN_PULLUP;
    20fc:	f06f 0015 	mvn.w	r0, #21
}
    2100:	b004      	add	sp, #16
    2102:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (free_ch) {
    2106:	4580      	cmp	r8, r0
    2108:	d103      	bne.n	2112 <gpio_nrfx_pin_configure+0x6a>
		err = nrfx_gpiote_channel_free(ch);
    210a:	f89d 0003 	ldrb.w	r0, [sp, #3]
    210e:	f001 f853 	bl	31b8 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    2112:	03a3      	lsls	r3, r4, #14
    2114:	d549      	bpl.n	21aa <gpio_nrfx_pin_configure+0x102>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    2116:	f240 3306 	movw	r3, #774	; 0x306
    211a:	4023      	ands	r3, r4
    211c:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
    2120:	d019      	beq.n	2156 <gpio_nrfx_pin_configure+0xae>
    2122:	d80c      	bhi.n	213e <gpio_nrfx_pin_configure+0x96>
    2124:	2b06      	cmp	r3, #6
    2126:	d017      	beq.n	2158 <gpio_nrfx_pin_configure+0xb0>
    2128:	d804      	bhi.n	2134 <gpio_nrfx_pin_configure+0x8c>
    212a:	b1ab      	cbz	r3, 2158 <gpio_nrfx_pin_configure+0xb0>
    212c:	2b02      	cmp	r3, #2
    212e:	d1e5      	bne.n	20fc <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_D0S1;
    2130:	2304      	movs	r3, #4
    2132:	e011      	b.n	2158 <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    2134:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    2138:	d1e0      	bne.n	20fc <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_H0S1;
    213a:	2301      	movs	r3, #1
    213c:	e00c      	b.n	2158 <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    213e:	f240 2202 	movw	r2, #514	; 0x202
    2142:	4293      	cmp	r3, r2
    2144:	d026      	beq.n	2194 <gpio_nrfx_pin_configure+0xec>
    2146:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    214a:	d025      	beq.n	2198 <gpio_nrfx_pin_configure+0xf0>
    214c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    2150:	d1d4      	bne.n	20fc <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_S0H1;
    2152:	2302      	movs	r3, #2
    2154:	e000      	b.n	2158 <gpio_nrfx_pin_configure+0xb0>
		*drive = NRF_GPIO_PIN_H0D1;
    2156:	2307      	movs	r3, #7
		nrfx_gpiote_output_config_t output_config = {
    2158:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    215c:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
    2160:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
    2164:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    2166:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLUP;
    216a:	bf4c      	ite	mi
    216c:	2303      	movmi	r3, #3
	} else if (flags & GPIO_PULL_DOWN) {
    216e:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    2172:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
    2174:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    2178:	d510      	bpl.n	219c <gpio_nrfx_pin_configure+0xf4>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    217a:	2301      	movs	r3, #1
    217c:	687a      	ldr	r2, [r7, #4]
    217e:	40b3      	lsls	r3, r6
    p_reg->OUTSET = set_mask;
    2180:	6093      	str	r3, [r2, #8]
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    2182:	2200      	movs	r2, #0
    2184:	4628      	mov	r0, r5
    2186:	a901      	add	r1, sp, #4
    2188:	f000 ff54 	bl	3034 <nrfx_gpiote_output_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    218c:	4b0e      	ldr	r3, [pc, #56]	; (21c8 <gpio_nrfx_pin_configure+0x120>)
    218e:	4298      	cmp	r0, r3
    2190:	d0a7      	beq.n	20e2 <gpio_nrfx_pin_configure+0x3a>
    2192:	e7b3      	b.n	20fc <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_D0H1;
    2194:	2305      	movs	r3, #5
    2196:	e7df      	b.n	2158 <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    2198:	2303      	movs	r3, #3
    219a:	e7dd      	b.n	2158 <gpio_nrfx_pin_configure+0xb0>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    219c:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    219e:	bf41      	itttt	mi
    21a0:	2301      	movmi	r3, #1
    21a2:	687a      	ldrmi	r2, [r7, #4]
    21a4:	40b3      	lslmi	r3, r6
    p_reg->OUTCLR = clr_mask;
    21a6:	60d3      	strmi	r3, [r2, #12]
}
    21a8:	e7eb      	b.n	2182 <gpio_nrfx_pin_configure+0xda>
	if (flags & GPIO_PULL_UP) {
    21aa:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    21ac:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    21b0:	bf4c      	ite	mi
    21b2:	2403      	movmi	r4, #3
	} else if (flags & GPIO_PULL_DOWN) {
    21b4:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    21b8:	461a      	mov	r2, r3
    21ba:	4628      	mov	r0, r5
    21bc:	a901      	add	r1, sp, #4
	nrfx_gpiote_input_config_t input_config = {
    21be:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    21c2:	f000 fe89 	bl	2ed8 <nrfx_gpiote_input_configure>
    21c6:	e7e1      	b.n	218c <gpio_nrfx_pin_configure+0xe4>
    21c8:	0bad0000 	.word	0x0bad0000

000021cc <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    21cc:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    21ce:	794b      	ldrb	r3, [r1, #5]
    21d0:	2b01      	cmp	r3, #1
    21d2:	d029      	beq.n	2228 <uarte_nrfx_configure+0x5c>
    21d4:	2b03      	cmp	r3, #3
    21d6:	d124      	bne.n	2222 <uarte_nrfx_configure+0x56>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    21d8:	2710      	movs	r7, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    21da:	798b      	ldrb	r3, [r1, #6]
    21dc:	2b03      	cmp	r3, #3
    21de:	d120      	bne.n	2222 <uarte_nrfx_configure+0x56>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    21e0:	79ce      	ldrb	r6, [r1, #7]
    21e2:	b10e      	cbz	r6, 21e8 <uarte_nrfx_configure+0x1c>
    21e4:	2e01      	cmp	r6, #1
    21e6:	d11c      	bne.n	2222 <uarte_nrfx_configure+0x56>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    21e8:	790a      	ldrb	r2, [r1, #4]
    21ea:	2a01      	cmp	r2, #1
    21ec:	d01e      	beq.n	222c <uarte_nrfx_configure+0x60>
    21ee:	2a02      	cmp	r2, #2
    21f0:	d020      	beq.n	2234 <uarte_nrfx_configure+0x68>
    21f2:	b9b2      	cbnz	r2, 2222 <uarte_nrfx_configure+0x56>
    21f4:	4614      	mov	r4, r2
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    21f6:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    21f8:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    21fa:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    21fe:	f8d5 c000 	ldr.w	ip, [r5]
	switch (baudrate) {
    2202:	d06e      	beq.n	22e2 <uarte_nrfx_configure+0x116>
    2204:	d833      	bhi.n	226e <uarte_nrfx_configure+0xa2>
    2206:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    220a:	d06d      	beq.n	22e8 <uarte_nrfx_configure+0x11c>
    220c:	d81c      	bhi.n	2248 <uarte_nrfx_configure+0x7c>
    220e:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    2212:	d06b      	beq.n	22ec <uarte_nrfx_configure+0x120>
    2214:	d810      	bhi.n	2238 <uarte_nrfx_configure+0x6c>
    2216:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    221a:	d06a      	beq.n	22f2 <uarte_nrfx_configure+0x126>
    221c:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    2220:	d06a      	beq.n	22f8 <uarte_nrfx_configure+0x12c>
		return -ENOTSUP;
    2222:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2226:	e05b      	b.n	22e0 <uarte_nrfx_configure+0x114>
	switch (cfg->stop_bits) {
    2228:	2700      	movs	r7, #0
    222a:	e7d6      	b.n	21da <uarte_nrfx_configure+0xe>
		uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_ODD;
    222c:	f44f 7480 	mov.w	r4, #256	; 0x100
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    2230:	220e      	movs	r2, #14
    2232:	e7e0      	b.n	21f6 <uarte_nrfx_configure+0x2a>
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
    2234:	2400      	movs	r4, #0
    2236:	e7fb      	b.n	2230 <uarte_nrfx_configure+0x64>
	switch (baudrate) {
    2238:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    223c:	d05f      	beq.n	22fe <uarte_nrfx_configure+0x132>
    223e:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    2242:	d1ee      	bne.n	2222 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    2244:	4b38      	ldr	r3, [pc, #224]	; (2328 <uarte_nrfx_configure+0x15c>)
    2246:	e03c      	b.n	22c2 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
    2248:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    224c:	d05a      	beq.n	2304 <uarte_nrfx_configure+0x138>
    224e:	d807      	bhi.n	2260 <uarte_nrfx_configure+0x94>
    2250:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    2254:	d058      	beq.n	2308 <uarte_nrfx_configure+0x13c>
    2256:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    225a:	d1e2      	bne.n	2222 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    225c:	4b33      	ldr	r3, [pc, #204]	; (232c <uarte_nrfx_configure+0x160>)
    225e:	e030      	b.n	22c2 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
    2260:	f647 2512 	movw	r5, #31250	; 0x7a12
    2264:	42ab      	cmp	r3, r5
    2266:	d1dc      	bne.n	2222 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    2268:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    226c:	e029      	b.n	22c2 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
    226e:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    2272:	d04b      	beq.n	230c <uarte_nrfx_configure+0x140>
    2274:	d813      	bhi.n	229e <uarte_nrfx_configure+0xd2>
    2276:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    227a:	d04a      	beq.n	2312 <uarte_nrfx_configure+0x146>
    227c:	d809      	bhi.n	2292 <uarte_nrfx_configure+0xc6>
    227e:	f64d 25c0 	movw	r5, #56000	; 0xdac0
    2282:	42ab      	cmp	r3, r5
    2284:	d047      	beq.n	2316 <uarte_nrfx_configure+0x14a>
    2286:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    228a:	d1ca      	bne.n	2222 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    228c:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    2290:	e017      	b.n	22c2 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
    2292:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    2296:	d1c4      	bne.n	2222 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    2298:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    229c:	e011      	b.n	22c2 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
    229e:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    22a2:	d03b      	beq.n	231c <uarte_nrfx_configure+0x150>
    22a4:	d808      	bhi.n	22b8 <uarte_nrfx_configure+0xec>
    22a6:	4d22      	ldr	r5, [pc, #136]	; (2330 <uarte_nrfx_configure+0x164>)
    22a8:	42ab      	cmp	r3, r5
    22aa:	d03a      	beq.n	2322 <uarte_nrfx_configure+0x156>
    22ac:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    22b0:	d1b7      	bne.n	2222 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    22b2:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    22b6:	e004      	b.n	22c2 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
    22b8:	4d1e      	ldr	r5, [pc, #120]	; (2334 <uarte_nrfx_configure+0x168>)
    22ba:	42ab      	cmp	r3, r5
    22bc:	d1b1      	bne.n	2222 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    22be:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uarte_nrfx_data *data = dev->data;
    22c2:	6905      	ldr	r5, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    22c4:	f8cc 3524 	str.w	r3, [ip, #1316]	; 0x524
	return config->uarte_regs;
    22c8:	6843      	ldr	r3, [r0, #4]
                    | (uint32_t)p_cfg->stop
    22ca:	433a      	orrs	r2, r7
    22cc:	681b      	ldr	r3, [r3, #0]
                    | (uint32_t)p_cfg->hwfc;
    22ce:	4334      	orrs	r4, r6
    22d0:	4322      	orrs	r2, r4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    22d2:	f8c3 256c 	str.w	r2, [r3, #1388]	; 0x56c
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	data->uart_config = *cfg;
    22d6:	1d2b      	adds	r3, r5, #4
    22d8:	c903      	ldmia	r1, {r0, r1}
    22da:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    22de:	2000      	movs	r0, #0
}
    22e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    22e2:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    22e6:	e7ec      	b.n	22c2 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    22e8:	4b13      	ldr	r3, [pc, #76]	; (2338 <uarte_nrfx_configure+0x16c>)
    22ea:	e7ea      	b.n	22c2 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    22ec:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    22f0:	e7e7      	b.n	22c2 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = 0x00014000;
    22f2:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    22f6:	e7e4      	b.n	22c2 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
    22f8:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    22fc:	e7e1      	b.n	22c2 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    22fe:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    2302:	e7de      	b.n	22c2 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    2304:	4b0d      	ldr	r3, [pc, #52]	; (233c <uarte_nrfx_configure+0x170>)
    2306:	e7dc      	b.n	22c2 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    2308:	4b0d      	ldr	r3, [pc, #52]	; (2340 <uarte_nrfx_configure+0x174>)
    230a:	e7da      	b.n	22c2 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    230c:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    2310:	e7d7      	b.n	22c2 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    2312:	4b0c      	ldr	r3, [pc, #48]	; (2344 <uarte_nrfx_configure+0x178>)
    2314:	e7d5      	b.n	22c2 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    2316:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    231a:	e7d2      	b.n	22c2 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    231c:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    2320:	e7cf      	b.n	22c2 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    2322:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    2326:	e7cc      	b.n	22c2 <uarte_nrfx_configure+0xf6>
    2328:	0013b000 	.word	0x0013b000
    232c:	004ea000 	.word	0x004ea000
    2330:	0003d090 	.word	0x0003d090
    2334:	000f4240 	.word	0x000f4240
    2338:	00275000 	.word	0x00275000
    233c:	0075c000 	.word	0x0075c000
    2340:	003af000 	.word	0x003af000
    2344:	013a9000 	.word	0x013a9000

00002348 <uarte_0_init>:
		(__attribute__((__section__(LINKER_DT_NODE_REGION_NAME(	       \
			DT_PHANDLE(UARTE(idx), memory_regions)))))),	       \
		())

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    2348:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    234c:	4680      	mov	r8, r0
    234e:	2200      	movs	r2, #0
    2350:	2101      	movs	r1, #1
    2352:	2008      	movs	r0, #8
    2354:	f7ff f852 	bl	13fc <z_arm_irq_priority_set>
    2358:	2008      	movs	r0, #8
    235a:	f7ff f833 	bl	13c4 <arch_irq_enable>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    235e:	2100      	movs	r1, #0
	const struct uarte_nrfx_config *config = dev->config;
    2360:	f8d8 7004 	ldr.w	r7, [r8, #4]
	struct uarte_nrfx_data *data = dev->data;
    2364:	f8d8 6010 	ldr.w	r6, [r8, #16]
	return config->uarte_regs;
    2368:	683c      	ldr	r4, [r7, #0]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    236a:	aa01      	add	r2, sp, #4
    236c:	f8c4 1500 	str.w	r1, [r4, #1280]	; 0x500
	data->dev = dev;
    2370:	f8c6 8000 	str.w	r8, [r6]
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    2374:	f8d7 900c 	ldr.w	r9, [r7, #12]
    2378:	4648      	mov	r0, r9
    237a:	f002 fd8e 	bl	4e9a <pinctrl_lookup_state>
	if (ret < 0) {
    237e:	1e05      	subs	r5, r0, #0
    2380:	db4d      	blt.n	241e <uarte_0_init+0xd6>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    2382:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    2384:	f8d9 2000 	ldr.w	r2, [r9]
    2388:	7919      	ldrb	r1, [r3, #4]
    238a:	6818      	ldr	r0, [r3, #0]
    238c:	f000 fae8 	bl	2960 <pinctrl_configure_pins>
	if (err < 0) {
    2390:	1e05      	subs	r5, r0, #0
    2392:	db44      	blt.n	241e <uarte_0_init+0xd6>
	err = uarte_nrfx_configure(dev, &data->uart_config);
    2394:	4640      	mov	r0, r8
    2396:	1d31      	adds	r1, r6, #4
    2398:	f7ff ff18 	bl	21cc <uarte_nrfx_configure>
	if (err) {
    239c:	4605      	mov	r5, r0
    239e:	2800      	cmp	r0, #0
    23a0:	d13d      	bne.n	241e <uarte_0_init+0xd6>
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    23a2:	687b      	ldr	r3, [r7, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    23a4:	0799      	lsls	r1, r3, #30
    23a6:	d513      	bpl.n	23d0 <uarte_0_init+0x88>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    23a8:	f106 0018 	add.w	r0, r6, #24
    23ac:	f000 fd0e 	bl	2dcc <nrfx_dppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    23b0:	4b1e      	ldr	r3, [pc, #120]	; (242c <uarte_0_init+0xe4>)
    23b2:	4298      	cmp	r0, r3
    23b4:	d137      	bne.n	2426 <uarte_0_init+0xde>
}

__STATIC_INLINE void nrfx_gppi_event_endpoint_setup(uint8_t channel, uint32_t eep)
{
    NRFX_ASSERT(eep);
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    23b6:	7e33      	ldrb	r3, [r6, #24]
    23b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    23bc:	f8c4 31a0 	str.w	r3, [r4, #416]	; 0x1a0
}

__STATIC_INLINE void nrfx_gppi_task_endpoint_setup(uint8_t channel, uint32_t tep)
{
    NRFX_ASSERT(tep);
    *((volatile uint32_t *)(tep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    23c0:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    23c4:	2301      	movs	r3, #1
    23c6:	7e32      	ldrb	r2, [r6, #24]
    23c8:	4093      	lsls	r3, r2
    p_reg->CHENCLR = 0xFFFFFFFFuL;
}

NRF_STATIC_INLINE void nrf_dppi_channels_enable(NRF_DPPIC_Type * p_reg, uint32_t mask)
{
    p_reg->CHENSET = mask;
    23ca:	4a19      	ldr	r2, [pc, #100]	; (2430 <uarte_0_init+0xe8>)
    23cc:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    23d0:	2308      	movs	r3, #8
    23d2:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
		if (!cfg->disable_rx) {
    23d6:	7a3b      	ldrb	r3, [r7, #8]
    23d8:	b953      	cbnz	r3, 23f0 <uarte_0_init+0xa8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    23da:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    23de:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    23e2:	6973      	ldr	r3, [r6, #20]
    23e4:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    23e8:	2301      	movs	r3, #1
    23ea:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    23ee:	6023      	str	r3, [r4, #0]
	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    23f0:	687b      	ldr	r3, [r7, #4]
    23f2:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    23f4:	bf5c      	itt	pl
    23f6:	f44f 7380 	movpl.w	r3, #256	; 0x100
    23fa:	f8c4 3304 	strpl.w	r3, [r4, #772]	; 0x304
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    23fe:	687b      	ldr	r3, [r7, #4]
    2400:	06db      	lsls	r3, r3, #27
    2402:	bf44      	itt	mi
    2404:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    2408:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    240c:	6933      	ldr	r3, [r6, #16]
    240e:	f8c4 3544 	str.w	r3, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    2412:	2300      	movs	r3, #0
    2414:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2418:	2301      	movs	r3, #1
    241a:	60a3      	str	r3, [r4, #8]
    241c:	60e3      	str	r3, [r4, #12]
UART_NRF_UARTE_DEVICE(0);
    241e:	4628      	mov	r0, r5
    2420:	b003      	add	sp, #12
    2422:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    2426:	f06f 0504 	mvn.w	r5, #4
UART_NRF_UARTE_DEVICE(0);
    242a:	e7f8      	b.n	241e <uarte_0_init+0xd6>
    242c:	0bad0000 	.word	0x0bad0000
    2430:	50017000 	.word	0x50017000

00002434 <uarte_nrfx_poll_out>:
{
    2434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2436:	4604      	mov	r4, r0
    2438:	460d      	mov	r5, r1
	struct uarte_nrfx_data *data = dev->data;
    243a:	6907      	ldr	r7, [r0, #16]
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    243c:	f002 ff5b 	bl	52f6 <k_is_in_isr>
    2440:	b9b0      	cbnz	r0, 2470 <uarte_nrfx_poll_out+0x3c>
	return !z_sys_post_kernel;
    2442:	4b2e      	ldr	r3, [pc, #184]	; (24fc <uarte_nrfx_poll_out+0xc8>)
    2444:	781b      	ldrb	r3, [r3, #0]
    2446:	b19b      	cbz	r3, 2470 <uarte_nrfx_poll_out+0x3c>
{
    2448:	2664      	movs	r6, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    244a:	6860      	ldr	r0, [r4, #4]
    244c:	f002 fcdb 	bl	4e06 <is_tx_ready.isra.0>
    2450:	bb00      	cbnz	r0, 2494 <uarte_nrfx_poll_out+0x60>
    2452:	2001      	movs	r0, #1
    2454:	f002 fd47 	bl	4ee6 <nrfx_busy_wait>
    2458:	3e01      	subs	r6, #1
    245a:	d1f6      	bne.n	244a <uarte_nrfx_poll_out+0x16>
    245c:	2100      	movs	r1, #0
    245e:	2021      	movs	r0, #33	; 0x21
    2460:	f001 fdbc 	bl	3fdc <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    2464:	e7f0      	b.n	2448 <uarte_nrfx_poll_out+0x14>
	__asm__ volatile(
    2466:	f386 8811 	msr	BASEPRI, r6
    246a:	f3bf 8f6f 	isb	sy
}
    246e:	e7f5      	b.n	245c <uarte_nrfx_poll_out+0x28>
	__asm__ volatile(
    2470:	f04f 0320 	mov.w	r3, #32
    2474:	f3ef 8611 	mrs	r6, BASEPRI
    2478:	f383 8812 	msr	BASEPRI_MAX, r3
    247c:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    2480:	6860      	ldr	r0, [r4, #4]
    2482:	4631      	mov	r1, r6
    2484:	f002 fcbf 	bl	4e06 <is_tx_ready.isra.0>
    2488:	b990      	cbnz	r0, 24b0 <uarte_nrfx_poll_out+0x7c>
	__asm__ volatile(
    248a:	f386 8811 	msr	BASEPRI, r6
    248e:	f3bf 8f6f 	isb	sy
}
    2492:	e7ed      	b.n	2470 <uarte_nrfx_poll_out+0x3c>
	__asm__ volatile(
    2494:	f04f 0320 	mov.w	r3, #32
    2498:	f3ef 8611 	mrs	r6, BASEPRI
    249c:	f383 8812 	msr	BASEPRI_MAX, r3
    24a0:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    24a4:	6860      	ldr	r0, [r4, #4]
    24a6:	4631      	mov	r1, r6
    24a8:	f002 fcad 	bl	4e06 <is_tx_ready.isra.0>
    24ac:	2800      	cmp	r0, #0
    24ae:	d0da      	beq.n	2466 <uarte_nrfx_poll_out+0x32>
	*data->char_out = c;
    24b0:	693b      	ldr	r3, [r7, #16]
    24b2:	701d      	strb	r5, [r3, #0]
	const struct uarte_nrfx_config *config = dev->config;
    24b4:	6862      	ldr	r2, [r4, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    24b6:	6938      	ldr	r0, [r7, #16]
	return config->uarte_regs;
    24b8:	6813      	ldr	r3, [r2, #0]
    24ba:	f8c3 0544 	str.w	r0, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    24be:	2001      	movs	r0, #1
    24c0:	f8c3 0548 	str.w	r0, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    24c4:	2000      	movs	r0, #0
    24c6:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
    24ca:	f8d3 5120 	ldr.w	r5, [r3, #288]	; 0x120
    24ce:	f8c3 0158 	str.w	r0, [r3, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    24d2:	6852      	ldr	r2, [r2, #4]
    24d4:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
    24d8:	06d2      	lsls	r2, r2, #27
    24da:	d508      	bpl.n	24ee <uarte_nrfx_poll_out+0xba>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    24dc:	2008      	movs	r0, #8
	return config->uarte_regs;
    24de:	6862      	ldr	r2, [r4, #4]
    24e0:	6812      	ldr	r2, [r2, #0]
    24e2:	f8c2 0500 	str.w	r0, [r2, #1280]	; 0x500
    p_reg->INTENSET = mask;
    24e6:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    24ea:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    24ee:	2201      	movs	r2, #1
    24f0:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    24f2:	f381 8811 	msr	BASEPRI, r1
    24f6:	f3bf 8f6f 	isb	sy
}
    24fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    24fc:	20000b3b 	.word	0x20000b3b

00002500 <compare_int_lock>:
#endif
}

static bool compare_int_lock(int32_t chan)
{
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    2500:	2301      	movs	r3, #1
    2502:	4083      	lsls	r3, r0
{
    2504:	b570      	push	{r4, r5, r6, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    2506:	43dc      	mvns	r4, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2508:	4a0b      	ldr	r2, [pc, #44]	; (2538 <compare_int_lock+0x38>)
    250a:	e8d2 1fef 	ldaex	r1, [r2]
    250e:	ea01 0504 	and.w	r5, r1, r4
    2512:	e8c2 5fe6 	stlex	r6, r5, [r2]
    2516:	2e00      	cmp	r6, #0
    2518:	d1f7      	bne.n	250a <compare_int_lock+0xa>

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    251a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    251e:	4082      	lsls	r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    2520:	4806      	ldr	r0, [pc, #24]	; (253c <compare_int_lock+0x3c>)
    2522:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
    2526:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    252a:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    252e:	420b      	tst	r3, r1
}
    2530:	bf14      	ite	ne
    2532:	2001      	movne	r0, #1
    2534:	2000      	moveq	r0, #0
    2536:	bd70      	pop	{r4, r5, r6, pc}
    2538:	20000918 	.word	0x20000918
    253c:	50015000 	.word	0x50015000

00002540 <sys_clock_timeout_handler>:
}

static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
    2540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    2542:	491b      	ldr	r1, [pc, #108]	; (25b0 <sys_clock_timeout_handler+0x70>)
{
    2544:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    2546:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    254a:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    254c:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    2550:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    2554:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    2556:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    255a:	d30f      	bcc.n	257c <sys_clock_timeout_handler+0x3c>
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    255c:	f001 fea4 	bl	42a8 <sys_clock_announce>
    return p_reg->CC[ch];
    2560:	00a3      	lsls	r3, r4, #2
    2562:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    2566:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
    256a:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    256e:	4295      	cmp	r5, r2
    2570:	d11d      	bne.n	25ae <sys_clock_timeout_handler+0x6e>
    p_reg->CC[ch] = cc_val;
    2572:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    2576:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
}
    257a:	e012      	b.n	25a2 <sys_clock_timeout_handler+0x62>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    257c:	4b0d      	ldr	r3, [pc, #52]	; (25b4 <sys_clock_timeout_handler+0x74>)
    257e:	681b      	ldr	r3, [r3, #0]
    2580:	0a1a      	lsrs	r2, r3, #8
    2582:	061b      	lsls	r3, r3, #24
    2584:	195e      	adds	r6, r3, r5
    2586:	4b0c      	ldr	r3, [pc, #48]	; (25b8 <sys_clock_timeout_handler+0x78>)
    2588:	f142 0700 	adc.w	r7, r2, #0
    258c:	e9c3 6700 	strd	r6, r7, [r3]
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    2590:	f001 fe8a 	bl	42a8 <sys_clock_announce>
    return p_reg->CC[ch];
    2594:	4a09      	ldr	r2, [pc, #36]	; (25bc <sys_clock_timeout_handler+0x7c>)
    2596:	f504 73a8 	add.w	r3, r4, #336	; 0x150
    259a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	if (cc_value == get_comparator(chan)) {
    259e:	429d      	cmp	r5, r3
    25a0:	d105      	bne.n	25ae <sys_clock_timeout_handler+0x6e>
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    25a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    25a6:	4a05      	ldr	r2, [pc, #20]	; (25bc <sys_clock_timeout_handler+0x7c>)
    25a8:	40a3      	lsls	r3, r4
    25aa:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
		if (!anchor_updated) {
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    25ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    25b0:	200001d8 	.word	0x200001d8
    25b4:	2000091c 	.word	0x2000091c
    25b8:	200001e0 	.word	0x200001e0
    25bc:	50015000 	.word	0x50015000

000025c0 <compare_int_unlock>:
	if (key) {
    25c0:	b1d9      	cbz	r1, 25fa <compare_int_unlock+0x3a>
		atomic_or(&int_mask, BIT(chan));
    25c2:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    25c4:	4a0d      	ldr	r2, [pc, #52]	; (25fc <compare_int_unlock+0x3c>)
    25c6:	4083      	lsls	r3, r0
    25c8:	e8d2 cfef 	ldaex	ip, [r2]
    25cc:	ea4c 0c03 	orr.w	ip, ip, r3
    25d0:	e8c2 cfe1 	stlex	r1, ip, [r2]
    25d4:	2900      	cmp	r1, #0
    25d6:	d1f7      	bne.n	25c8 <compare_int_unlock+0x8>
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    25d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    p_reg->INTENSET = mask;
    25dc:	4a08      	ldr	r2, [pc, #32]	; (2600 <compare_int_unlock+0x40>)
    25de:	4083      	lsls	r3, r0
    25e0:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    25e4:	4b07      	ldr	r3, [pc, #28]	; (2604 <compare_int_unlock+0x44>)
    25e6:	e8d3 3faf 	lda	r3, [r3]
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    25ea:	40c3      	lsrs	r3, r0
    25ec:	07db      	lsls	r3, r3, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    25ee:	bf42      	ittt	mi
    25f0:	f44f 1200 	movmi.w	r2, #2097152	; 0x200000
    25f4:	4b04      	ldrmi	r3, [pc, #16]	; (2608 <compare_int_unlock+0x48>)
    25f6:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    25fa:	4770      	bx	lr
    25fc:	20000918 	.word	0x20000918
    2600:	50015000 	.word	0x50015000
    2604:	20000914 	.word	0x20000914
    2608:	e000e100 	.word	0xe000e100

0000260c <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    260c:	4b0d      	ldr	r3, [pc, #52]	; (2644 <z_nrf_rtc_timer_read+0x38>)
    260e:	6818      	ldr	r0, [r3, #0]
    2610:	0a01      	lsrs	r1, r0, #8
    2612:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    2614:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    2618:	4b0b      	ldr	r3, [pc, #44]	; (2648 <z_nrf_rtc_timer_read+0x3c>)
    261a:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    261e:	1818      	adds	r0, r3, r0
    2620:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    2624:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    2628:	d20a      	bcs.n	2640 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    262a:	4b08      	ldr	r3, [pc, #32]	; (264c <z_nrf_rtc_timer_read+0x40>)
    262c:	e9d3 2300 	ldrd	r2, r3, [r3]
    2630:	4290      	cmp	r0, r2
    2632:	eb71 0303 	sbcs.w	r3, r1, r3
    2636:	d203      	bcs.n	2640 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    2638:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    263c:	f141 0100 	adc.w	r1, r1, #0
}
    2640:	4770      	bx	lr
    2642:	bf00      	nop
    2644:	2000091c 	.word	0x2000091c
    2648:	50015000 	.word	0x50015000
    264c:	200001e0 	.word	0x200001e0

00002650 <compare_set>:
{
    2650:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2654:	4614      	mov	r4, r2
    2656:	461d      	mov	r5, r3
    2658:	4607      	mov	r7, r0
	key = compare_int_lock(chan);
    265a:	f7ff ff51 	bl	2500 <compare_int_lock>
    265e:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    2660:	f7ff ffd4 	bl	260c <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    2664:	42a0      	cmp	r0, r4
    2666:	eb71 0305 	sbcs.w	r3, r1, r5
    266a:	d27a      	bcs.n	2762 <compare_set+0x112>
		if (target_time - curr_time > COUNTER_SPAN) {
    266c:	4b44      	ldr	r3, [pc, #272]	; (2780 <compare_set+0x130>)
    266e:	1a20      	subs	r0, r4, r0
    2670:	eb65 0101 	sbc.w	r1, r5, r1
    2674:	4298      	cmp	r0, r3
    2676:	f171 0100 	sbcs.w	r1, r1, #0
    267a:	d27d      	bcs.n	2778 <compare_set+0x128>
		if (target_time != cc_data[chan].target_time) {
    267c:	4b41      	ldr	r3, [pc, #260]	; (2784 <compare_set+0x134>)
    267e:	eb03 1307 	add.w	r3, r3, r7, lsl #4
    2682:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    2686:	429d      	cmp	r5, r3
    2688:	bf08      	it	eq
    268a:	4294      	cmpeq	r4, r2
    268c:	d054      	beq.n	2738 <compare_set+0xe8>
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    268e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	return absolute_time & COUNTER_MAX;
    2692:	f024 4b7f 	bic.w	fp, r4, #4278190080	; 0xff000000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    2696:	465e      	mov	r6, fp
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    2698:	2100      	movs	r1, #0
    269a:	ea4f 0987 	mov.w	r9, r7, lsl #2
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    269e:	f107 0850 	add.w	r8, r7, #80	; 0x50
    26a2:	f109 2950 	add.w	r9, r9, #1342197760	; 0x50005000
    26a6:	ea4f 0888 	mov.w	r8, r8, lsl #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    26aa:	40bb      	lsls	r3, r7
    26ac:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
    26b0:	fa1f f888 	uxth.w	r8, r8
    26b4:	f108 2850 	add.w	r8, r8, #1342197760	; 0x50005000
    26b8:	9301      	str	r3, [sp, #4]
    return p_reg->CC[ch];
    26ba:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    26be:	4b32      	ldr	r3, [pc, #200]	; (2788 <compare_set+0x138>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    26c0:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
     return p_reg->COUNTER;
    26c4:	f8d3 a504 	ldr.w	sl, [r3, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    26c8:	eba0 000a 	sub.w	r0, r0, sl
    26cc:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    26d0:	f02a 427f 	bic.w	r2, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    26d4:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    26d6:	f8c9 2540 	str.w	r2, [r9, #1344]	; 0x540
    26da:	d104      	bne.n	26e6 <compare_set+0x96>
	z_impl_k_busy_wait(usec_to_wait);
    26dc:	2013      	movs	r0, #19
    26de:	f002 ff1c 	bl	551a <z_impl_k_busy_wait>
    26e2:	2100      	movs	r1, #0
    26e4:	4b28      	ldr	r3, [pc, #160]	; (2788 <compare_set+0x138>)
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    26e6:	f10a 0c02 	add.w	ip, sl, #2
	return (a - b) & COUNTER_MAX;
    26ea:	eba6 000c 	sub.w	r0, r6, ip
    26ee:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    26f2:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    26f6:	bf88      	it	hi
    26f8:	4666      	movhi	r6, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    26fa:	f8c8 1000 	str.w	r1, [r8]
    p_reg->EVTENSET = mask;
    26fe:	9a01      	ldr	r2, [sp, #4]
    2700:	f8d8 0000 	ldr.w	r0, [r8]
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    2704:	f026 407f 	bic.w	r0, r6, #4278190080	; 0xff000000
    2708:	f8c3 2344 	str.w	r2, [r3, #836]	; 0x344
    p_reg->CC[ch] = cc_val;
    270c:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    2710:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	} while ((now2 != now) &&
    2714:	4582      	cmp	sl, r0
    2716:	d006      	beq.n	2726 <compare_set+0xd6>
	return (a - b) & COUNTER_MAX;
    2718:	1a30      	subs	r0, r6, r0
    271a:	3802      	subs	r0, #2
    271c:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    2720:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2724:	d81b      	bhi.n	275e <compare_set+0x10e>
	return (a - b) & COUNTER_MAX;
    2726:	eba6 060b 	sub.w	r6, r6, fp
    272a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    272e:	1936      	adds	r6, r6, r4
    2730:	f145 0300 	adc.w	r3, r5, #0
    2734:	4634      	mov	r4, r6
    2736:	461d      	mov	r5, r3
	cc_data[chan].target_time = target_time;
    2738:	4912      	ldr	r1, [pc, #72]	; (2784 <compare_set+0x134>)
	cc_data[chan].callback = handler;
    273a:	980c      	ldr	r0, [sp, #48]	; 0x30
	cc_data[chan].target_time = target_time;
    273c:	eb01 1207 	add.w	r2, r1, r7, lsl #4
    2740:	e9c2 4502 	strd	r4, r5, [r2, #8]
	return ret;
    2744:	2400      	movs	r4, #0
	cc_data[chan].target_time = target_time;
    2746:	013b      	lsls	r3, r7, #4
	cc_data[chan].callback = handler;
    2748:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    274a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    274c:	6053      	str	r3, [r2, #4]
	compare_int_unlock(chan, key);
    274e:	4638      	mov	r0, r7
    2750:	9900      	ldr	r1, [sp, #0]
    2752:	f7ff ff35 	bl	25c0 <compare_int_unlock>
}
    2756:	4620      	mov	r0, r4
    2758:	b003      	add	sp, #12
    275a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    275e:	4630      	mov	r0, r6
    2760:	e7b0      	b.n	26c4 <compare_set+0x74>
		atomic_or(&force_isr_mask, BIT(chan));
    2762:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2764:	4a09      	ldr	r2, [pc, #36]	; (278c <compare_set+0x13c>)
    2766:	40bb      	lsls	r3, r7
    2768:	e8d2 0fef 	ldaex	r0, [r2]
    276c:	4318      	orrs	r0, r3
    276e:	e8c2 0fe1 	stlex	r1, r0, [r2]
    2772:	2900      	cmp	r1, #0
    2774:	d0e0      	beq.n	2738 <compare_set+0xe8>
    2776:	e7f7      	b.n	2768 <compare_set+0x118>
			return -EINVAL;
    2778:	f06f 0415 	mvn.w	r4, #21
    277c:	e7e7      	b.n	274e <compare_set+0xfe>
    277e:	bf00      	nop
    2780:	01000001 	.word	0x01000001
    2784:	200001c8 	.word	0x200001c8
    2788:	50015000 	.word	0x50015000
    278c:	20000914 	.word	0x20000914

00002790 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    2790:	b573      	push	{r0, r1, r4, r5, r6, lr}
    p_reg->PRESCALER = val;
    2792:	2400      	movs	r4, #0
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    2794:	f04f 30ff 	mov.w	r0, #4294967295
    2798:	f04f 31ff 	mov.w	r1, #4294967295
    279c:	4d16      	ldr	r5, [pc, #88]	; (27f8 <sys_clock_driver_init+0x68>)
    279e:	4b17      	ldr	r3, [pc, #92]	; (27fc <sys_clock_driver_init+0x6c>)
    27a0:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    27a4:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    27a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    27ac:	2602      	movs	r6, #2
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    27ae:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    27b2:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    27b6:	4b12      	ldr	r3, [pc, #72]	; (2800 <sys_clock_driver_init+0x70>)

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    27b8:	2101      	movs	r1, #1
    27ba:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    27be:	2015      	movs	r0, #21
    27c0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    27c4:	4622      	mov	r2, r4
    27c6:	f7fe fe19 	bl	13fc <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    27ca:	2015      	movs	r0, #21
    27cc:	f7fe fdfa 	bl	13c4 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    27d0:	2301      	movs	r3, #1

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    27d2:	4a0c      	ldr	r2, [pc, #48]	; (2804 <sys_clock_driver_init+0x74>)
    27d4:	60ab      	str	r3, [r5, #8]
    27d6:	602b      	str	r3, [r5, #0]
    27d8:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    27da:	4b0b      	ldr	r3, [pc, #44]	; (2808 <sys_clock_driver_init+0x78>)
    27dc:	4a0b      	ldr	r2, [pc, #44]	; (280c <sys_clock_driver_init+0x7c>)
    27de:	9300      	str	r3, [sp, #0]
    27e0:	4620      	mov	r0, r4
    27e2:	2300      	movs	r3, #0
    27e4:	9401      	str	r4, [sp, #4]
    27e6:	f7ff ff33 	bl	2650 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    27ea:	4630      	mov	r0, r6
    27ec:	f7ff fb08 	bl	1e00 <z_nrf_clock_control_lf_on>

	return 0;
}
    27f0:	4620      	mov	r0, r4
    27f2:	b002      	add	sp, #8
    27f4:	bd70      	pop	{r4, r5, r6, pc}
    27f6:	bf00      	nop
    27f8:	50015000 	.word	0x50015000
    27fc:	200001c8 	.word	0x200001c8
    2800:	e000e100 	.word	0xe000e100
    2804:	20000918 	.word	0x20000918
    2808:	00002541 	.word	0x00002541
    280c:	007fffff 	.word	0x007fffff

00002810 <rtc_nrf_isr>:
{
    2810:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    2814:	4b31      	ldr	r3, [pc, #196]	; (28dc <rtc_nrf_isr+0xcc>)
    2816:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    281a:	0792      	lsls	r2, r2, #30
    281c:	d50b      	bpl.n	2836 <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    281e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    2822:	b142      	cbz	r2, 2836 <rtc_nrf_isr+0x26>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    2824:	2200      	movs	r2, #0
    2826:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
		overflow_cnt++;
    282a:	4a2d      	ldr	r2, [pc, #180]	; (28e0 <rtc_nrf_isr+0xd0>)
    282c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    2830:	6813      	ldr	r3, [r2, #0]
    2832:	3301      	adds	r3, #1
    2834:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    2836:	f04f 0320 	mov.w	r3, #32
    283a:	f3ef 8211 	mrs	r2, BASEPRI
    283e:	f383 8812 	msr	BASEPRI_MAX, r3
    2842:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    2846:	4c25      	ldr	r4, [pc, #148]	; (28dc <rtc_nrf_isr+0xcc>)
    2848:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    284c:	03db      	lsls	r3, r3, #15
    284e:	d525      	bpl.n	289c <rtc_nrf_isr+0x8c>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2850:	4b24      	ldr	r3, [pc, #144]	; (28e4 <rtc_nrf_isr+0xd4>)
    2852:	e8d3 1fef 	ldaex	r1, [r3]
    2856:	f021 0001 	bic.w	r0, r1, #1
    285a:	e8c3 0fe5 	stlex	r5, r0, [r3]
    285e:	2d00      	cmp	r5, #0
    2860:	d1f7      	bne.n	2852 <rtc_nrf_isr+0x42>
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    2862:	b911      	cbnz	r1, 286a <rtc_nrf_isr+0x5a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2864:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    2868:	b1c3      	cbz	r3, 289c <rtc_nrf_isr+0x8c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    286a:	2500      	movs	r5, #0
    286c:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    2870:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
	__asm__ volatile(
    2874:	f382 8811 	msr	BASEPRI, r2
    2878:	f3bf 8f6f 	isb	sy
		curr_time = z_nrf_rtc_timer_read();
    287c:	f7ff fec6 	bl	260c <z_nrf_rtc_timer_read>
	__asm__ volatile(
    2880:	f04f 0320 	mov.w	r3, #32
    2884:	f3ef 8211 	mrs	r2, BASEPRI
    2888:	f383 8812 	msr	BASEPRI_MAX, r3
    288c:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    2890:	4b15      	ldr	r3, [pc, #84]	; (28e8 <rtc_nrf_isr+0xd8>)
    2892:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    2896:	42b0      	cmp	r0, r6
    2898:	41b9      	sbcs	r1, r7
    289a:	d206      	bcs.n	28aa <rtc_nrf_isr+0x9a>
	__asm__ volatile(
    289c:	f382 8811 	msr	BASEPRI, r2
    28a0:	f3bf 8f6f 	isb	sy
}
    28a4:	b003      	add	sp, #12
    28a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    28aa:	f04f 38ff 	mov.w	r8, #4294967295
			user_context = cc_data[chan].user_context;
    28ae:	e9d3 1000 	ldrd	r1, r0, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    28b2:	f04f 39ff 	mov.w	r9, #4294967295
			cc_data[chan].callback = NULL;
    28b6:	601d      	str	r5, [r3, #0]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    28b8:	e9c3 8902 	strd	r8, r9, [r3, #8]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    28bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    28c0:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
    28c4:	f382 8811 	msr	BASEPRI, r2
    28c8:	f3bf 8f6f 	isb	sy
		if (handler) {
    28cc:	2900      	cmp	r1, #0
    28ce:	d0e9      	beq.n	28a4 <rtc_nrf_isr+0x94>
			handler(chan, expire_time, user_context);
    28d0:	9000      	str	r0, [sp, #0]
    28d2:	4632      	mov	r2, r6
    28d4:	463b      	mov	r3, r7
    28d6:	4628      	mov	r0, r5
    28d8:	4788      	blx	r1
}
    28da:	e7e3      	b.n	28a4 <rtc_nrf_isr+0x94>
    28dc:	50015000 	.word	0x50015000
    28e0:	2000091c 	.word	0x2000091c
    28e4:	20000914 	.word	0x20000914
    28e8:	200001c8 	.word	0x200001c8

000028ec <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    28ec:	1c43      	adds	r3, r0, #1
{
    28ee:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    28f0:	d020      	beq.n	2934 <sys_clock_set_timeout+0x48>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    28f2:	2801      	cmp	r0, #1
    28f4:	dd20      	ble.n	2938 <sys_clock_set_timeout+0x4c>
    28f6:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    28fa:	da1f      	bge.n	293c <sys_clock_set_timeout+0x50>
    28fc:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    28fe:	f7ff fe85 	bl	260c <z_nrf_rtc_timer_read>
    2902:	4b0f      	ldr	r3, [pc, #60]	; (2940 <sys_clock_set_timeout+0x54>)
    2904:	e9d3 1300 	ldrd	r1, r3, [r3]
    2908:	1a42      	subs	r2, r0, r1
		ticks = 0;
    290a:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
    290e:	bf28      	it	cs
    2910:	2400      	movcs	r4, #0
	if (cyc > MAX_CYCLES) {
    2912:	480c      	ldr	r0, [pc, #48]	; (2944 <sys_clock_set_timeout+0x58>)
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    2914:	3201      	adds	r2, #1
    2916:	4422      	add	r2, r4
	if (cyc > MAX_CYCLES) {
    2918:	4282      	cmp	r2, r0
    291a:	bf28      	it	cs
    291c:	4602      	movcs	r2, r0
	uint64_t target_time = cyc + last_count;
    291e:	2000      	movs	r0, #0
    2920:	1852      	adds	r2, r2, r1
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    2922:	4909      	ldr	r1, [pc, #36]	; (2948 <sys_clock_set_timeout+0x5c>)
    2924:	9001      	str	r0, [sp, #4]
    2926:	9100      	str	r1, [sp, #0]
    2928:	f143 0300 	adc.w	r3, r3, #0
    292c:	f7ff fe90 	bl	2650 <compare_set>
}
    2930:	b002      	add	sp, #8
    2932:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    2934:	4803      	ldr	r0, [pc, #12]	; (2944 <sys_clock_set_timeout+0x58>)
    2936:	e7e1      	b.n	28fc <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    2938:	2400      	movs	r4, #0
    293a:	e7e0      	b.n	28fe <sys_clock_set_timeout+0x12>
    293c:	4c01      	ldr	r4, [pc, #4]	; (2944 <sys_clock_set_timeout+0x58>)
    293e:	e7de      	b.n	28fe <sys_clock_set_timeout+0x12>
    2940:	200001d8 	.word	0x200001d8
    2944:	007fffff 	.word	0x007fffff
    2948:	00002541 	.word	0x00002541

0000294c <sys_clock_elapsed>:
{
    294c:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    294e:	f7ff fe5d 	bl	260c <z_nrf_rtc_timer_read>
    2952:	4b02      	ldr	r3, [pc, #8]	; (295c <sys_clock_elapsed+0x10>)
    2954:	681b      	ldr	r3, [r3, #0]
}
    2956:	1ac0      	subs	r0, r0, r3
    2958:	bd08      	pop	{r3, pc}
    295a:	bf00      	nop
    295c:	200001d8 	.word	0x200001d8

00002960 <pinctrl_configure_pins>:
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2960:	f04f 0c01 	mov.w	ip, #1
#define NRF_PSEL_QSPI(reg, line) ((NRF_QSPI_Type *)reg)->PSEL.line
#endif

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    2964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        case 1: return NRF_P1;
    2968:	4e5b      	ldr	r6, [pc, #364]	; (2ad8 <pinctrl_configure_pins+0x178>)
    296a:	4f5c      	ldr	r7, [pc, #368]	; (2adc <pinctrl_configure_pins+0x17c>)
    296c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    2970:	4281      	cmp	r1, r0
    2972:	d102      	bne.n	297a <pinctrl_configure_pins+0x1a>
			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
				     drive, NRF_GPIO_PIN_NOSENSE);
		}
	}

	return 0;
    2974:	2000      	movs	r0, #0
}
    2976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    297a:	6804      	ldr	r4, [r0, #0]
		uint32_t pin = NRF_GET_PIN(pins[i]);
    297c:	f004 037f 	and.w	r3, r4, #127	; 0x7f
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    2980:	f3c4 2543 	ubfx	r5, r4, #9, #4
			pin = 0xFFFFFFFFU;
    2984:	2b7f      	cmp	r3, #127	; 0x7f
		switch (NRF_GET_FUN(pins[i])) {
    2986:	ea4f 4414 	mov.w	r4, r4, lsr #16
			pin = 0xFFFFFFFFU;
    298a:	bf08      	it	eq
    298c:	f04f 33ff 	moveq.w	r3, #4294967295
		switch (NRF_GET_FUN(pins[i])) {
    2990:	2c22      	cmp	r4, #34	; 0x22
    2992:	f200 809d 	bhi.w	2ad0 <pinctrl_configure_pins+0x170>
    2996:	e8df f004 	tbb	[pc, r4]
    299a:	2312      	.short	0x2312
    299c:	3e2b4228 	.word	0x3e2b4228
    29a0:	9b9b9b42 	.word	0x9b9b9b42
    29a4:	9b72459b 	.word	0x9b72459b
    29a8:	9b9b9b9b 	.word	0x9b9b9b9b
    29ac:	9b9b9b9b 	.word	0x9b9b9b9b
    29b0:	83807d75 	.word	0x83807d75
    29b4:	869b9b9b 	.word	0x869b9b9b
    29b8:	95928f8c 	.word	0x95928f8c
    29bc:	98          	.byte	0x98
    29bd:	00          	.byte	0x00
			NRF_PSEL_UART(reg, TXD) = pin;
    29be:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
    return pin_number >> 5;
    29c2:	ea4f 1853 	mov.w	r8, r3, lsr #5
        case 1: return NRF_P1;
    29c6:	f1b8 0f01 	cmp.w	r8, #1
    29ca:	bf14      	ite	ne
    29cc:	46b6      	movne	lr, r6
    29ce:	46be      	moveq	lr, r7
    *p_pin = pin_number & 0x1F;
    29d0:	f003 041f 	and.w	r4, r3, #31
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    29d4:	fa0c f404 	lsl.w	r4, ip, r4
    p_reg->OUTSET = set_mask;
    29d8:	f8ce 4008 	str.w	r4, [lr, #8]
    29dc:	2401      	movs	r4, #1
    29de:	e002      	b.n	29e6 <pinctrl_configure_pins+0x86>
			NRF_PSEL_UART(reg, RXD) = pin;
    29e0:	f8c2 3514 	str.w	r3, [r2, #1300]	; 0x514
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    29e4:	2400      	movs	r4, #0
    29e6:	46a6      	mov	lr, r4
    29e8:	e023      	b.n	2a32 <pinctrl_configure_pins+0xd2>
			NRF_PSEL_UART(reg, RTS) = pin;
    29ea:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			if (write != NO_WRITE) {
    29ee:	e7e8      	b.n	29c2 <pinctrl_configure_pins+0x62>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    29f0:	2400      	movs	r4, #0
			NRF_PSEL_SPIM(reg, SCK) = pin;
    29f2:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    return pin_number >> 5;
    29f6:	ea4f 1953 	mov.w	r9, r3, lsr #5
        case 1: return NRF_P1;
    29fa:	f1b9 0f01 	cmp.w	r9, #1
    29fe:	bf14      	ite	ne
    2a00:	46b0      	movne	r8, r6
    2a02:	46b8      	moveq	r8, r7
    *p_pin = pin_number & 0x1F;
    2a04:	f003 0e1f 	and.w	lr, r3, #31
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    2a08:	fa0c fe0e 	lsl.w	lr, ip, lr
    p_reg->OUTCLR = clr_mask;
    2a0c:	f8c8 e00c 	str.w	lr, [r8, #12]
    2a10:	f04f 0e01 	mov.w	lr, #1
    2a14:	e00d      	b.n	2a32 <pinctrl_configure_pins+0xd2>
			NRF_PSEL_SPIM(reg, MOSI) = pin;
    2a16:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			pin = 0xFFFFFFFFU;
    2a1a:	2401      	movs	r4, #1
    2a1c:	e7eb      	b.n	29f6 <pinctrl_configure_pins+0x96>
			NRF_PSEL_SPIM(reg, MISO) = pin;
    2a1e:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
			if (write != NO_WRITE) {
    2a22:	e7df      	b.n	29e4 <pinctrl_configure_pins+0x84>
			NRF_PSEL_TWIM(reg, SCL) = pin;
    2a24:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			if (drive == NRF_DRIVE_S0S1) {
    2a28:	2d00      	cmp	r5, #0
    2a2a:	d1db      	bne.n	29e4 <pinctrl_configure_pins+0x84>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    2a2c:	2400      	movs	r4, #0
				drive = NRF_DRIVE_S0D1;
    2a2e:	2506      	movs	r5, #6
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2a30:	46a6      	mov	lr, r4
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
    2a32:	f850 ab04 	ldr.w	sl, [r0], #4
    *p_pin = pin_number & 0x1F;
    2a36:	f003 091f 	and.w	r9, r3, #31
    2a3a:	f40a 5800 	and.w	r8, sl, #8192	; 0x2000
				input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2a3e:	f1b8 0f00 	cmp.w	r8, #0
    return pin_number >> 5;
    2a42:	ea4f 1353 	mov.w	r3, r3, lsr #5
    2a46:	bf1c      	itt	ne
    2a48:	2401      	movne	r4, #1
    2a4a:	f04f 0e00 	movne.w	lr, #0
        case 0: return NRF_P0;
    2a4e:	2b01      	cmp	r3, #1
    2a50:	bf0c      	ite	eq
    2a52:	46b8      	moveq	r8, r7
    2a54:	46b0      	movne	r8, r6
    2a56:	eb08 0889 	add.w	r8, r8, r9, lsl #2
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    2a5a:	f8d8 3200 	ldr.w	r3, [r8, #512]	; 0x200
			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
    2a5e:	f3ca 1ac1 	ubfx	sl, sl, #7, #2
    2a62:	f003 49e0 	and.w	r9, r3, #1879048192	; 0x70000000
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    2a66:	022b      	lsls	r3, r5, #8
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    2a68:	ea43 038a 	orr.w	r3, r3, sl, lsl #2
    2a6c:	ea43 030e 	orr.w	r3, r3, lr
    2a70:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    2a74:	ea43 0309 	orr.w	r3, r3, r9
    reg->PIN_CNF[pin_number] = cnf;
    2a78:	f8c8 3200 	str.w	r3, [r8, #512]	; 0x200
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    2a7c:	e778      	b.n	2970 <pinctrl_configure_pins+0x10>
			NRF_PSEL_TWIM(reg, SDA) = pin;
    2a7e:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			if (drive == NRF_DRIVE_S0S1) {
    2a82:	e7d1      	b.n	2a28 <pinctrl_configure_pins+0xc8>
			NRF_PSEL_PWM(reg, OUT[0]) = pin;
    2a84:	f8c2 3560 	str.w	r3, [r2, #1376]	; 0x560
			write = NRF_GET_INVERT(pins[i]);
    2a88:	6804      	ldr	r4, [r0, #0]
    2a8a:	f3c4 3480 	ubfx	r4, r4, #14, #1
    if (value == 0)
    2a8e:	2c00      	cmp	r4, #0
    2a90:	d0c3      	beq.n	2a1a <pinctrl_configure_pins+0xba>
    2a92:	e796      	b.n	29c2 <pinctrl_configure_pins+0x62>
			NRF_PSEL_PWM(reg, OUT[1]) = pin;
    2a94:	f8c2 3564 	str.w	r3, [r2, #1380]	; 0x564
			write = NRF_GET_INVERT(pins[i]);
    2a98:	e7f6      	b.n	2a88 <pinctrl_configure_pins+0x128>
			NRF_PSEL_PWM(reg, OUT[2]) = pin;
    2a9a:	f8c2 3568 	str.w	r3, [r2, #1384]	; 0x568
			write = NRF_GET_INVERT(pins[i]);
    2a9e:	e7f3      	b.n	2a88 <pinctrl_configure_pins+0x128>
			NRF_PSEL_PWM(reg, OUT[3]) = pin;
    2aa0:	f8c2 356c 	str.w	r3, [r2, #1388]	; 0x56c
    2aa4:	e7f0      	b.n	2a88 <pinctrl_configure_pins+0x128>
			NRF_PSEL_QSPI(reg, SCK) = pin;
    2aa6:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2aaa:	2401      	movs	r4, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
    2aac:	f04f 0e00 	mov.w	lr, #0
    2ab0:	e7bf      	b.n	2a32 <pinctrl_configure_pins+0xd2>
			NRF_PSEL_QSPI(reg, CSN) = pin;
    2ab2:	f8c2 3528 	str.w	r3, [r2, #1320]	; 0x528
    2ab6:	e784      	b.n	29c2 <pinctrl_configure_pins+0x62>
			NRF_PSEL_QSPI(reg, IO0) = pin;
    2ab8:	f8c2 3530 	str.w	r3, [r2, #1328]	; 0x530
			if (write != NO_WRITE) {
    2abc:	e7f5      	b.n	2aaa <pinctrl_configure_pins+0x14a>
			NRF_PSEL_QSPI(reg, IO1) = pin;
    2abe:	f8c2 3534 	str.w	r3, [r2, #1332]	; 0x534
    2ac2:	e7f2      	b.n	2aaa <pinctrl_configure_pins+0x14a>
			NRF_PSEL_QSPI(reg, IO2) = pin;
    2ac4:	f8c2 3538 	str.w	r3, [r2, #1336]	; 0x538
			if (write != NO_WRITE) {
    2ac8:	e7ef      	b.n	2aaa <pinctrl_configure_pins+0x14a>
			NRF_PSEL_QSPI(reg, IO3) = pin;
    2aca:	f8c2 353c 	str.w	r3, [r2, #1340]	; 0x53c
			if (write != NO_WRITE) {
    2ace:	e7ec      	b.n	2aaa <pinctrl_configure_pins+0x14a>
		switch (NRF_GET_FUN(pins[i])) {
    2ad0:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2ad4:	e74f      	b.n	2976 <pinctrl_configure_pins+0x16>
    2ad6:	bf00      	nop
    2ad8:	50842500 	.word	0x50842500
    2adc:	50842800 	.word	0x50842800

00002ae0 <nrf53_errata_42>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    2ae0:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    2ae4:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    2ae8:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    2aec:	2a07      	cmp	r2, #7
    2aee:	d105      	bne.n	2afc <nrf53_errata_42+0x1c>
                {
                    switch(var2)
    2af0:	3b02      	subs	r3, #2
    2af2:	2b03      	cmp	r3, #3
    2af4:	d802      	bhi.n	2afc <nrf53_errata_42+0x1c>
    2af6:	4a02      	ldr	r2, [pc, #8]	; (2b00 <nrf53_errata_42+0x20>)
    2af8:	5cd0      	ldrb	r0, [r2, r3]
    2afa:	4770      	bx	lr
                    {
                        case 0x02ul:
                            return true;
                        case 0x03ul:
                            return false;
    2afc:	2000      	movs	r0, #0
                }
            #endif
        #endif
        return false;
    #endif
}
    2afe:	4770      	bx	lr
    2b00:	00005af6 	.word	0x00005af6

00002b04 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
#if defined(NRF_TRUSTZONE_NONSECURE)
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_NS->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
#else
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_S->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
    2b04:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2b08:	f8d3 2558 	ldr.w	r2, [r3, #1368]	; 0x558
    2b0c:	4b03      	ldr	r3, [pc, #12]	; (2b1c <SystemCoreClockUpdate+0x18>)
    2b0e:	f002 0203 	and.w	r2, r2, #3
    2b12:	40d3      	lsrs	r3, r2
    2b14:	4a02      	ldr	r2, [pc, #8]	; (2b20 <SystemCoreClockUpdate+0x1c>)
    2b16:	6013      	str	r3, [r2, #0]
#endif
}
    2b18:	4770      	bx	lr
    2b1a:	bf00      	nop
    2b1c:	07a12000 	.word	0x07a12000
    2b20:	20000048 	.word	0x20000048

00002b24 <SystemInit>:

void SystemInit(void)
{
    2b24:	b508      	push	{r3, lr}
            SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
        #endif

        /* Workaround for Errata 97 "ERASEPROTECT, APPROTECT, or startup problems" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_97())
    2b26:	f7ff ffdb 	bl	2ae0 <nrf53_errata_42>
    2b2a:	b158      	cbz	r0, 2b44 <SystemInit+0x20>
        {
            if (*((volatile uint32_t *)0x50004A20ul) == 0)
    2b2c:	4b4f      	ldr	r3, [pc, #316]	; (2c6c <SystemInit+0x148>)
    2b2e:	f8d3 2a20 	ldr.w	r2, [r3, #2592]	; 0xa20
    2b32:	b93a      	cbnz	r2, 2b44 <SystemInit+0x20>
            {
                *((volatile uint32_t *)0x50004A20ul) = 0xDul;
    2b34:	210d      	movs	r1, #13
    2b36:	f8c3 1a20 	str.w	r1, [r3, #2592]	; 0xa20
                *((volatile uint32_t *)0x5000491Cul) = 0x1ul;
    2b3a:	2101      	movs	r1, #1
    2b3c:	f8c3 191c 	str.w	r1, [r3, #2332]	; 0x91c
                *((volatile uint32_t *)0x5000491Cul) = 0x0ul;
    2b40:	f8c3 291c 	str.w	r2, [r3, #2332]	; 0x91c
{
    2b44:	2200      	movs	r2, #0
    2b46:	00d3      	lsls	r3, r2, #3
    2b48:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
        }

        /* Trimming of the device. Copy all the trimming values from FICR into the target addresses. Trim
         until one ADDR is not initialized. */
        uint32_t index = 0;
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    2b4c:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
    2b50:	3101      	adds	r1, #1
    2b52:	d007      	beq.n	2b64 <SystemInit+0x40>
            #if defined ( __ICCARM__ )
                /* IAR will complain about the order of volatile pointer accesses. */
                #pragma diag_suppress=Pa082
            #endif
            *((volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR) = NRF_FICR_S->TRIMCNF[index].DATA;
    2b54:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    2b58:	3201      	adds	r2, #1
            *((volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR) = NRF_FICR_S->TRIMCNF[index].DATA;
    2b5a:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    2b5e:	2a20      	cmp	r2, #32
            *((volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR) = NRF_FICR_S->TRIMCNF[index].DATA;
    2b60:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    2b62:	d1f0      	bne.n	2b46 <SystemInit+0x22>
        }

        /* errata 64 must be before errata 42, as errata 42 is dependant on the changes in errata 64*/
        /* Workaround for Errata 64 "VREGMAIN has invalid configuration when CPU is running at 128 MHz" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_64())
    2b64:	f7ff ffbc 	bl	2ae0 <nrf53_errata_42>
    2b68:	2800      	cmp	r0, #0
    2b6a:	d176      	bne.n	2c5a <SystemInit+0x136>
            *((volatile uint32_t *)0x5000473Cul) = 0x3ul;
        }

        /* Workaround for Errata 42 "Reset value of HFCLKCTRL is invalid" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_42())
    2b6c:	f7ff ffb8 	bl	2ae0 <nrf53_errata_42>
    2b70:	b140      	cbz	r0, 2b84 <SystemInit+0x60>
        {
            *((volatile uint32_t *)0x50039530ul) = 0xBEEF0044ul;
    2b72:	4b3f      	ldr	r3, [pc, #252]	; (2c70 <SystemInit+0x14c>)
    2b74:	4a3f      	ldr	r2, [pc, #252]	; (2c74 <SystemInit+0x150>)
    2b76:	f8c3 2530 	str.w	r2, [r3, #1328]	; 0x530
            NRF_CLOCK_S->HFCLKCTRL = CLOCK_HFCLKCTRL_HCLK_Div2 << CLOCK_HFCLKCTRL_HCLK_Pos;
    2b7a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2b7e:	2201      	movs	r2, #1
    2b80:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    2b84:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    2b88:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    2b8c:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    2b90:	2a07      	cmp	r2, #7
    2b92:	d109      	bne.n	2ba8 <SystemInit+0x84>
                {
                    switch(var2)
    2b94:	3b02      	subs	r3, #2
    2b96:	2b03      	cmp	r3, #3
    2b98:	d806      	bhi.n	2ba8 <SystemInit+0x84>
        }

        /* Workaround for Errata 46 "Higher power consumption of LFRC" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_46())
    2b9a:	4a37      	ldr	r2, [pc, #220]	; (2c78 <SystemInit+0x154>)
    2b9c:	5cd3      	ldrb	r3, [r2, r3]
    2b9e:	b11b      	cbz	r3, 2ba8 <SystemInit+0x84>
        {
            *((volatile uint32_t *)0x5003254Cul) = 0;
    2ba0:	2200      	movs	r2, #0
    2ba2:	4b36      	ldr	r3, [pc, #216]	; (2c7c <SystemInit+0x158>)
    2ba4:	f8c3 254c 	str.w	r2, [r3, #1356]	; 0x54c
        }

        /* Workaround for Errata 49 "SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_49())
    2ba8:	f7ff ff9a 	bl	2ae0 <nrf53_errata_42>
    2bac:	b150      	cbz	r0, 2bc4 <SystemInit+0xa0>
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk)
    2bae:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2bb2:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    2bb6:	07d1      	lsls	r1, r2, #31
            {
                NRF_POWER_S->EVENTS_SLEEPENTER = 0;
    2bb8:	bf42      	ittt	mi
    2bba:	2200      	movmi	r2, #0
    2bbc:	f8c3 2114 	strmi.w	r2, [r3, #276]	; 0x114
                NRF_POWER_S->EVENTS_SLEEPEXIT = 0;
    2bc0:	f8c3 2118 	strmi.w	r2, [r3, #280]	; 0x118
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    2bc4:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    2bc8:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    2bcc:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    2bd0:	2a07      	cmp	r2, #7
    2bd2:	d109      	bne.n	2be8 <SystemInit+0xc4>

        /* Workaround for Errata 55 "Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_55())
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk){
    2bd4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2bd8:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    2bdc:	07d2      	lsls	r2, r2, #31
                NRF_RESET_S->RESETREAS = ~RESET_RESETREAS_RESETPIN_Msk;
    2bde:	bf44      	itt	mi
    2be0:	f06f 0201 	mvnmi.w	r2, #1
    2be4:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
            }
        }

        /* Workaround for Errata 69 "VREGMAIN configuration is not retained in System OFF" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_69())
    2be8:	f7ff ff7a 	bl	2ae0 <nrf53_errata_42>
    2bec:	b118      	cbz	r0, 2bf6 <SystemInit+0xd2>
        {
            *((volatile uint32_t *)0x5000470Cul) =0x65ul;
    2bee:	2265      	movs	r2, #101	; 0x65
    2bf0:	4b1e      	ldr	r3, [pc, #120]	; (2c6c <SystemInit+0x148>)
    2bf2:	f8c3 270c 	str.w	r2, [r3, #1804]	; 0x70c
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    2bf6:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    2bfa:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    2bfe:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                if (var1 == 0x07)
    2c02:	2a07      	cmp	r2, #7
    2c04:	d116      	bne.n	2c34 <SystemInit+0x110>
        }

        if (nrf53_errata_140())
        {
            if (*(volatile uint32_t *)0x50032420 & 0x80000000)
    2c06:	4b1d      	ldr	r3, [pc, #116]	; (2c7c <SystemInit+0x158>)
    2c08:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
    2c0c:	2b00      	cmp	r3, #0
    2c0e:	da11      	bge.n	2c34 <SystemInit+0x110>
            {
                /* Reset occured during calibration */
                NRF_CLOCK_S->LFCLKSRC = CLOCK_LFCLKSRC_SRC_LFSYNT;
    2c10:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2c14:	2203      	movs	r2, #3
    2c16:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
                NRF_CLOCK_S->TASKS_LFCLKSTART = 1;
    2c1a:	2201      	movs	r2, #1
    2c1c:	609a      	str	r2, [r3, #8]
                while (NRF_CLOCK_S->EVENTS_LFCLKSTARTED == 0) {}
    2c1e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    2c22:	2a00      	cmp	r2, #0
    2c24:	d0fb      	beq.n	2c1e <SystemInit+0xfa>
                NRF_CLOCK_S->EVENTS_LFCLKSTARTED = 0;
    2c26:	2200      	movs	r2, #0
    2c28:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
                NRF_CLOCK_S->TASKS_LFCLKSTOP = 1;
    2c2c:	2201      	movs	r2, #1
    2c2e:	60da      	str	r2, [r3, #12]
                NRF_CLOCK_S->LFCLKSRC = CLOCK_LFCLKSRC_SRC_LFRC;
    2c30:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518

        #endif

        /* Allow Non-Secure code to run FPU instructions.
         * If only the secure code should control FPU power state these registers should be configured accordingly in the secure application code. */
        SCB->NSACR |= (3UL << 10);
    2c34:	4a12      	ldr	r2, [pc, #72]	; (2c80 <SystemInit+0x15c>)
    2c36:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    2c3a:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    2c3e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                /* Do nothing, allow user code to handle APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load APPROTECT soft branch from UICR.
               If UICR->APPROTECT is disabled, CTRLAP->APPROTECT will be disabled. */
            NRF_CTRLAP_S->APPROTECT.DISABLE = NRF_UICR_S->APPROTECT;
    2c42:	4a10      	ldr	r2, [pc, #64]	; (2c84 <SystemInit+0x160>)
    2c44:	4b10      	ldr	r3, [pc, #64]	; (2c88 <SystemInit+0x164>)
    2c46:	6811      	ldr	r1, [r2, #0]
    2c48:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
                /* Do nothing, allow user code to handle SECURE APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load SECURE APPROTECT soft branch from UICR.
               If UICR->SECUREAPPROTECT is disabled, CTRLAP->SECUREAPPROTECT will be disabled. */
            NRF_CTRLAP_S->SECUREAPPROTECT.DISABLE = NRF_UICR_S->SECUREAPPROTECT;
    2c4c:	69d2      	ldr	r2, [r2, #28]
    2c4e:	f8c3 254c 	str.w	r2, [r3, #1356]	; 0x54c
        __DSB();
        __ISB();
    #endif

    SystemCoreClockUpdate();
}
    2c52:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    SystemCoreClockUpdate();
    2c56:	f7ff bf55 	b.w	2b04 <SystemCoreClockUpdate>
            *((volatile uint32_t *)0x5000470Cul) = 0x29ul;
    2c5a:	2229      	movs	r2, #41	; 0x29
    2c5c:	4b03      	ldr	r3, [pc, #12]	; (2c6c <SystemInit+0x148>)
    2c5e:	f8c3 270c 	str.w	r2, [r3, #1804]	; 0x70c
            *((volatile uint32_t *)0x5000473Cul) = 0x3ul;
    2c62:	2203      	movs	r2, #3
    2c64:	f8c3 273c 	str.w	r2, [r3, #1852]	; 0x73c
    2c68:	e780      	b.n	2b6c <SystemInit+0x48>
    2c6a:	bf00      	nop
    2c6c:	50004000 	.word	0x50004000
    2c70:	50039000 	.word	0x50039000
    2c74:	beef0044 	.word	0xbeef0044
    2c78:	00005af2 	.word	0x00005af2
    2c7c:	50032000 	.word	0x50032000
    2c80:	e000ed00 	.word	0xe000ed00
    2c84:	00ff8000 	.word	0x00ff8000
    2c88:	50006000 	.word	0x50006000

00002c8c <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    2c8c:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    2c8e:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    2c90:	6802      	ldr	r2, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    2c92:	fab2 f382 	clz	r3, r2
    2c96:	f1c3 031f 	rsb	r3, r3, #31
    2c9a:	b2db      	uxtb	r3, r3
        new_mask = prev_mask & ~NRFX_BIT(idx);
    2c9c:	fa05 f403 	lsl.w	r4, r5, r3
    2ca0:	ea22 0404 	bic.w	r4, r2, r4
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    2ca4:	e8d0 6fef 	ldaex	r6, [r0]
    2ca8:	4296      	cmp	r6, r2
    2caa:	d104      	bne.n	2cb6 <nrfx_flag32_alloc+0x2a>
    2cac:	e8c0 4fec 	stlex	ip, r4, [r0]
    2cb0:	f1bc 0f00 	cmp.w	ip, #0
    2cb4:	d1f6      	bne.n	2ca4 <nrfx_flag32_alloc+0x18>
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2cb6:	d1eb      	bne.n	2c90 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
}
    2cb8:	4801      	ldr	r0, [pc, #4]	; (2cc0 <nrfx_flag32_alloc+0x34>)
    *p_flag = idx;
    2cba:	700b      	strb	r3, [r1, #0]
}
    2cbc:	bd70      	pop	{r4, r5, r6, pc}
    2cbe:	bf00      	nop
    2cc0:	0bad0000 	.word	0x0bad0000

00002cc4 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    2cc4:	b510      	push	{r4, lr}
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    2cc6:	6803      	ldr	r3, [r0, #0]
    2cc8:	40cb      	lsrs	r3, r1
    2cca:	07db      	lsls	r3, r3, #31
    2ccc:	d410      	bmi.n	2cf0 <nrfx_flag32_free+0x2c>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    2cce:	2301      	movs	r3, #1
    2cd0:	408b      	lsls	r3, r1
        prev_mask = *p_mask;
    2cd2:	6802      	ldr	r2, [r0, #0]
        new_mask = prev_mask | NRFX_BIT(flag);
    2cd4:	ea43 0102 	orr.w	r1, r3, r2
    2cd8:	e8d0 4fef 	ldaex	r4, [r0]
    2cdc:	4294      	cmp	r4, r2
    2cde:	d104      	bne.n	2cea <nrfx_flag32_free+0x26>
    2ce0:	e8c0 1fec 	stlex	ip, r1, [r0]
    2ce4:	f1bc 0f00 	cmp.w	ip, #0
    2ce8:	d1f6      	bne.n	2cd8 <nrfx_flag32_free+0x14>
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2cea:	d1f2      	bne.n	2cd2 <nrfx_flag32_free+0xe>

    return NRFX_SUCCESS;
    2cec:	4801      	ldr	r0, [pc, #4]	; (2cf4 <nrfx_flag32_free+0x30>)
}
    2cee:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    2cf0:	4801      	ldr	r0, [pc, #4]	; (2cf8 <nrfx_flag32_free+0x34>)
    2cf2:	e7fc      	b.n	2cee <nrfx_flag32_free+0x2a>
    2cf4:	0bad0000 	.word	0x0bad0000
    2cf8:	0bad0004 	.word	0x0bad0004

00002cfc <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    2cfc:	4b04      	ldr	r3, [pc, #16]	; (2d10 <nrfx_clock_init+0x14>)
    2cfe:	791a      	ldrb	r2, [r3, #4]
    2d00:	b922      	cbnz	r2, 2d0c <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    2d02:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    2d04:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    2d06:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    2d08:	4802      	ldr	r0, [pc, #8]	; (2d14 <nrfx_clock_init+0x18>)
    2d0a:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    2d0c:	4802      	ldr	r0, [pc, #8]	; (2d18 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    2d0e:	4770      	bx	lr
    2d10:	20000920 	.word	0x20000920
    2d14:	0bad0000 	.word	0x0bad0000
    2d18:	0bad000c 	.word	0x0bad000c

00002d1c <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2d1c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    2d20:	b510      	push	{r4, lr}
    2d22:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    2d26:	b152      	cbz	r2, 2d3e <nrfx_power_clock_irq_handler+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2d28:	2000      	movs	r0, #0
    2d2a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
    2d2e:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    2d32:	2201      	movs	r2, #1
    2d34:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    2d38:	4b23      	ldr	r3, [pc, #140]	; (2dc8 <nrfx_power_clock_irq_handler+0xac>)
    2d3a:	681b      	ldr	r3, [r3, #0]
    2d3c:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2d3e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2d42:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    2d46:	b18a      	cbz	r2, 2d6c <nrfx_power_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2d48:	2200      	movs	r2, #0
    2d4a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    2d4e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2d52:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2d56:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    2d5a:	f002 0203 	and.w	r2, r2, #3
    2d5e:	2a01      	cmp	r2, #1
    2d60:	f04f 0102 	mov.w	r1, #2
    2d64:	d128      	bne.n	2db8 <nrfx_power_clock_irq_handler+0x9c>
    p_reg->LFCLKSRC = (uint32_t)(source);
    2d66:	f8c3 1518 	str.w	r1, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2d6a:	609a      	str	r2, [r3, #8]
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2d6c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2d70:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CAL_DONE);
    }
#endif // NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)

#if NRF_CLOCK_HAS_HFCLKAUDIO
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED))
    2d74:	b162      	cbz	r2, 2d90 <nrfx_power_clock_irq_handler+0x74>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2d76:	2200      	movs	r2, #0
    2d78:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    2d7c:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    p_reg->INTENCLR = mask;
    2d80:	f44f 7280 	mov.w	r2, #256	; 0x100
    2d84:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLKAUDIO_STARTED);
    2d88:	4b0f      	ldr	r3, [pc, #60]	; (2dc8 <nrfx_power_clock_irq_handler+0xac>)
    2d8a:	2004      	movs	r0, #4
    2d8c:	681b      	ldr	r3, [r3, #0]
    2d8e:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2d90:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2d94:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    }
#endif

#if NRF_CLOCK_HAS_HFCLK192M
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED))
    2d98:	b1aa      	cbz	r2, 2dc6 <nrfx_power_clock_irq_handler+0xaa>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2d9a:	2200      	movs	r2, #0
    2d9c:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    2da0:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    p_reg->INTENCLR = mask;
    2da4:	f44f 7200 	mov.w	r2, #512	; 0x200
    2da8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLK192MSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    2dac:	4b06      	ldr	r3, [pc, #24]	; (2dc8 <nrfx_power_clock_irq_handler+0xac>)
    2dae:	2005      	movs	r0, #5
    }
#endif
}
    2db0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    2db4:	681b      	ldr	r3, [r3, #0]
    2db6:	4718      	bx	r3
    2db8:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2dbc:	4b02      	ldr	r3, [pc, #8]	; (2dc8 <nrfx_power_clock_irq_handler+0xac>)
    2dbe:	2001      	movs	r0, #1
    2dc0:	681b      	ldr	r3, [r3, #0]
    2dc2:	4798      	blx	r3
    2dc4:	e7d2      	b.n	2d6c <nrfx_power_clock_irq_handler+0x50>
}
    2dc6:	bd10      	pop	{r4, pc}
    2dc8:	20000920 	.word	0x20000920

00002dcc <nrfx_dppi_channel_alloc>:
    // Clear all allocated groups.
    m_allocated_groups = DPPI_AVAILABLE_GROUPS_MASK;
}

nrfx_err_t nrfx_dppi_channel_alloc(uint8_t * p_channel)
{
    2dcc:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_allocated_channels, p_channel);
    2dce:	4801      	ldr	r0, [pc, #4]	; (2dd4 <nrfx_dppi_channel_alloc+0x8>)
    2dd0:	f7ff bf5c 	b.w	2c8c <nrfx_flag32_alloc>
    2dd4:	2000004c 	.word	0x2000004c

00002dd8 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    2dd8:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    2dda:	f003 021f 	and.w	r2, r3, #31
    2dde:	6002      	str	r2, [r0, #0]
}
    2de0:	4a03      	ldr	r2, [pc, #12]	; (2df0 <nrf_gpio_pin_port_decode+0x18>)
    2de2:	4804      	ldr	r0, [pc, #16]	; (2df4 <nrf_gpio_pin_port_decode+0x1c>)
    return pin_number >> 5;
    2de4:	095b      	lsrs	r3, r3, #5
}
    2de6:	2b01      	cmp	r3, #1
    2de8:	bf18      	it	ne
    2dea:	4610      	movne	r0, r2
    2dec:	4770      	bx	lr
    2dee:	bf00      	nop
    2df0:	50842500 	.word	0x50842500
    2df4:	50842800 	.word	0x50842800

00002df8 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    2df8:	4b03      	ldr	r3, [pc, #12]	; (2e08 <pin_in_use_by_te+0x10>)
    2dfa:	3008      	adds	r0, #8
    2dfc:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2e00:	f3c0 1040 	ubfx	r0, r0, #5, #1
    2e04:	4770      	bx	lr
    2e06:	bf00      	nop
    2e08:	20000050 	.word	0x20000050

00002e0c <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    2e0c:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2e0e:	4c0d      	ldr	r4, [pc, #52]	; (2e44 <call_handler+0x38>)
    2e10:	f100 0308 	add.w	r3, r0, #8
    2e14:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
{
    2e18:	4605      	mov	r5, r0
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2e1a:	05da      	lsls	r2, r3, #23
{
    2e1c:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2e1e:	d507      	bpl.n	2e30 <call_handler+0x24>
    2e20:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    2e24:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    2e28:	6852      	ldr	r2, [r2, #4]
    2e2a:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    2e2e:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    2e30:	68a3      	ldr	r3, [r4, #8]
    2e32:	b12b      	cbz	r3, 2e40 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2e34:	4631      	mov	r1, r6
    2e36:	4628      	mov	r0, r5
    2e38:	68e2      	ldr	r2, [r4, #12]
    }
}
    2e3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2e3e:	4718      	bx	r3
}
    2e40:	bd70      	pop	{r4, r5, r6, pc}
    2e42:	bf00      	nop
    2e44:	20000050 	.word	0x20000050

00002e48 <release_handler>:
{
    2e48:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2e4a:	4a12      	ldr	r2, [pc, #72]	; (2e94 <release_handler+0x4c>)
    2e4c:	3008      	adds	r0, #8
    2e4e:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    2e52:	05d9      	lsls	r1, r3, #23
    2e54:	d51b      	bpl.n	2e8e <release_handler+0x46>
    2e56:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    2e5a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    2e5e:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2e62:	2000      	movs	r0, #0
    2e64:	f102 040e 	add.w	r4, r2, #14
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2e68:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    2e6c:	f413 7f80 	tst.w	r3, #256	; 0x100
    2e70:	d003      	beq.n	2e7a <release_handler+0x32>
    2e72:	f3c3 2343 	ubfx	r3, r3, #9, #4
    2e76:	4299      	cmp	r1, r3
    2e78:	d009      	beq.n	2e8e <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2e7a:	3001      	adds	r0, #1
    2e7c:	2830      	cmp	r0, #48	; 0x30
    2e7e:	d1f3      	bne.n	2e68 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    2e80:	2300      	movs	r3, #0
    2e82:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2e86:	4804      	ldr	r0, [pc, #16]	; (2e98 <release_handler+0x50>)
}
    2e88:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2e8a:	f7ff bf1b 	b.w	2cc4 <nrfx_flag32_free>
}
    2e8e:	bc10      	pop	{r4}
    2e90:	4770      	bx	lr
    2e92:	bf00      	nop
    2e94:	20000050 	.word	0x20000050
    2e98:	200000c4 	.word	0x200000c4

00002e9c <pin_handler_trigger_uninit>:
{
    2e9c:	b538      	push	{r3, r4, r5, lr}
    2e9e:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    2ea0:	f7ff ffaa 	bl	2df8 <pin_in_use_by_te>
    2ea4:	4c0b      	ldr	r4, [pc, #44]	; (2ed4 <pin_handler_trigger_uninit+0x38>)
    2ea6:	f102 0508 	add.w	r5, r2, #8
    2eaa:	b160      	cbz	r0, 2ec6 <pin_handler_trigger_uninit+0x2a>
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    2eac:	2100      	movs	r1, #0
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2eae:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    2eb2:	0b5b      	lsrs	r3, r3, #13
    2eb4:	009b      	lsls	r3, r3, #2
    2eb6:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    2eba:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    2ebe:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
    2ec2:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    release_handler(pin);
    2ec6:	4610      	mov	r0, r2
    2ec8:	f7ff ffbe 	bl	2e48 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    2ecc:	2300      	movs	r3, #0
    2ece:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    2ed2:	bd38      	pop	{r3, r4, r5, pc}
    2ed4:	20000050 	.word	0x20000050

00002ed8 <nrfx_gpiote_input_configure>:
{
    2ed8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    2edc:	4604      	mov	r4, r0
    2ede:	4690      	mov	r8, r2
    2ee0:	461d      	mov	r5, r3
    if (p_input_config)
    2ee2:	b301      	cbz	r1, 2f26 <nrfx_gpiote_input_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2ee4:	4e4f      	ldr	r6, [pc, #316]	; (3024 <nrfx_gpiote_input_configure+0x14c>)
    2ee6:	f100 0708 	add.w	r7, r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    2eea:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    2eee:	079b      	lsls	r3, r3, #30
    2ef0:	d502      	bpl.n	2ef8 <nrfx_gpiote_input_configure+0x20>
    2ef2:	f7ff ff81 	bl	2df8 <pin_in_use_by_te>
    2ef6:	bb28      	cbnz	r0, 2f44 <nrfx_gpiote_input_configure+0x6c>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    2ef8:	2300      	movs	r3, #0
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    2efa:	4620      	mov	r0, r4
    2efc:	e9cd 3300 	strd	r3, r3, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    2f00:	f88d 300e 	strb.w	r3, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    2f04:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    2f08:	f10d 020f 	add.w	r2, sp, #15
    2f0c:	460b      	mov	r3, r1
    2f0e:	f10d 010e 	add.w	r1, sp, #14
    2f12:	f002 f920 	bl	5156 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    2f16:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    2f1a:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    2f1e:	f043 0301 	orr.w	r3, r3, #1
    2f22:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_trigger_config)
    2f26:	f1b8 0f00 	cmp.w	r8, #0
    2f2a:	d02d      	beq.n	2f88 <nrfx_gpiote_input_configure+0xb0>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2f2c:	4e3d      	ldr	r6, [pc, #244]	; (3024 <nrfx_gpiote_input_configure+0x14c>)
    2f2e:	f104 0708 	add.w	r7, r4, #8
    2f32:	f836 1017 	ldrh.w	r1, [r6, r7, lsl #1]
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    2f36:	f898 0000 	ldrb.w	r0, [r8]
        if (pin_is_output(pin))
    2f3a:	078a      	lsls	r2, r1, #30
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    2f3c:	f8d8 3004 	ldr.w	r3, [r8, #4]
        if (pin_is_output(pin))
    2f40:	d502      	bpl.n	2f48 <nrfx_gpiote_input_configure+0x70>
            if (use_evt)
    2f42:	b1cb      	cbz	r3, 2f78 <nrfx_gpiote_input_configure+0xa0>
            return NRFX_ERROR_INVALID_PARAM;
    2f44:	4838      	ldr	r0, [pc, #224]	; (3028 <nrfx_gpiote_input_configure+0x150>)
    2f46:	e021      	b.n	2f8c <nrfx_gpiote_input_configure+0xb4>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    2f48:	f021 0120 	bic.w	r1, r1, #32
    2f4c:	04c9      	lsls	r1, r1, #19
    2f4e:	0cc9      	lsrs	r1, r1, #19
    2f50:	f826 1017 	strh.w	r1, [r6, r7, lsl #1]
            if (use_evt)
    2f54:	b183      	cbz	r3, 2f78 <nrfx_gpiote_input_configure+0xa0>
                if (!edge)
    2f56:	2803      	cmp	r0, #3
    2f58:	d8f4      	bhi.n	2f44 <nrfx_gpiote_input_configure+0x6c>
                uint8_t ch = *p_trigger_config->p_in_channel;
    2f5a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    2f5e:	f893 c000 	ldrb.w	ip, [r3]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    2f62:	4662      	mov	r2, ip
    2f64:	0092      	lsls	r2, r2, #2
    2f66:	f102 42a0 	add.w	r2, r2, #1342177280	; 0x50000000
    2f6a:	f502 4250 	add.w	r2, r2, #53248	; 0xd000
    2f6e:	b980      	cbnz	r0, 2f92 <nrfx_gpiote_input_configure+0xba>
    p_reg->CONFIG[idx] = 0;
    2f70:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
    p_reg->CONFIG[idx] = 0;
    2f74:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    2f78:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    2f7c:	f023 031c 	bic.w	r3, r3, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    2f80:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
    2f84:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_handler_config)
    2f88:	bb1d      	cbnz	r5, 2fd2 <nrfx_gpiote_input_configure+0xfa>
        err = NRFX_SUCCESS;
    2f8a:	4828      	ldr	r0, [pc, #160]	; (302c <nrfx_gpiote_input_configure+0x154>)
}
    2f8c:	b004      	add	sp, #16
    2f8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    2f92:	f8d2 3510 	ldr.w	r3, [r2, #1296]	; 0x510
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    2f96:	ea41 314c 	orr.w	r1, r1, ip, lsl #13
    2f9a:	f023 0303 	bic.w	r3, r3, #3
    2f9e:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    2fa2:	f8d2 3510 	ldr.w	r3, [r2, #1296]	; 0x510
    2fa6:	f041 0120 	orr.w	r1, r1, #32
    2faa:	f423 334f 	bic.w	r3, r3, #211968	; 0x33c00
    2fae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    2fb2:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2fb6:	0223      	lsls	r3, r4, #8
    2fb8:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    2fbc:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
    2fc0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    2fc4:	ea43 030e 	orr.w	r3, r3, lr
    2fc8:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
    2fcc:	f826 1017 	strh.w	r1, [r6, r7, lsl #1]
    2fd0:	e7d2      	b.n	2f78 <nrfx_gpiote_input_configure+0xa0>
    release_handler(pin);
    2fd2:	4620      	mov	r0, r4
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    2fd4:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    2fd8:	f7ff ff36 	bl	2e48 <release_handler>
    if (!handler)
    2fdc:	2e00      	cmp	r6, #0
    2fde:	d0d4      	beq.n	2f8a <nrfx_gpiote_input_configure+0xb2>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2fe0:	4d10      	ldr	r5, [pc, #64]	; (3024 <nrfx_gpiote_input_configure+0x14c>)
    2fe2:	e9d5 2300 	ldrd	r2, r3, [r5]
    2fe6:	4296      	cmp	r6, r2
    2fe8:	d101      	bne.n	2fee <nrfx_gpiote_input_configure+0x116>
    2fea:	429f      	cmp	r7, r3
    2fec:	d018      	beq.n	3020 <nrfx_gpiote_input_configure+0x148>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    2fee:	4810      	ldr	r0, [pc, #64]	; (3030 <nrfx_gpiote_input_configure+0x158>)
    2ff0:	f10d 010f 	add.w	r1, sp, #15
    2ff4:	f7ff fe4a 	bl	2c8c <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    2ff8:	4b0c      	ldr	r3, [pc, #48]	; (302c <nrfx_gpiote_input_configure+0x154>)
    2ffa:	4298      	cmp	r0, r3
    2ffc:	d1c6      	bne.n	2f8c <nrfx_gpiote_input_configure+0xb4>
        handler_id = (int32_t)id;
    2ffe:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].p_context = p_context;
    3002:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    3006:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    3008:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    300a:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    m_cb.handlers[handler_id].handler = handler;
    300e:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    3012:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    3016:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    301a:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    return NRFX_SUCCESS;
    301e:	e7b4      	b.n	2f8a <nrfx_gpiote_input_configure+0xb2>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    3020:	2200      	movs	r2, #0
    3022:	e7ee      	b.n	3002 <nrfx_gpiote_input_configure+0x12a>
    3024:	20000050 	.word	0x20000050
    3028:	0bad0004 	.word	0x0bad0004
    302c:	0bad0000 	.word	0x0bad0000
    3030:	200000c4 	.word	0x200000c4

00003034 <nrfx_gpiote_output_configure>:
{
    3034:	b5f0      	push	{r4, r5, r6, r7, lr}
    3036:	4604      	mov	r4, r0
    3038:	4615      	mov	r5, r2
    303a:	b085      	sub	sp, #20
    if (p_config)
    303c:	b319      	cbz	r1, 3086 <nrfx_gpiote_output_configure+0x52>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    303e:	4e34      	ldr	r6, [pc, #208]	; (3110 <nrfx_gpiote_output_configure+0xdc>)
    3040:	f100 0708 	add.w	r7, r0, #8
    3044:	f836 2017 	ldrh.w	r2, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    3048:	0793      	lsls	r3, r2, #30
    304a:	d403      	bmi.n	3054 <nrfx_gpiote_output_configure+0x20>
    304c:	f7ff fed4 	bl	2df8 <pin_in_use_by_te>
    3050:	2800      	cmp	r0, #0
    3052:	d15a      	bne.n	310a <nrfx_gpiote_output_configure+0xd6>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    3054:	f012 0f1c 	tst.w	r2, #28
    3058:	d002      	beq.n	3060 <nrfx_gpiote_output_configure+0x2c>
    305a:	784b      	ldrb	r3, [r1, #1]
    305c:	2b01      	cmp	r3, #1
    305e:	d054      	beq.n	310a <nrfx_gpiote_output_configure+0xd6>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    3060:	2301      	movs	r3, #1
    3062:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    3066:	2300      	movs	r3, #0
    3068:	1c4a      	adds	r2, r1, #1
    306a:	e9cd 1300 	strd	r1, r3, [sp]
    306e:	4620      	mov	r0, r4
    3070:	1c8b      	adds	r3, r1, #2
    3072:	f10d 010f 	add.w	r1, sp, #15
    3076:	f002 f86e 	bl	5156 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    307a:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    307e:	f043 0303 	orr.w	r3, r3, #3
    3082:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    3086:	b915      	cbnz	r5, 308e <nrfx_gpiote_output_configure+0x5a>
    return NRFX_SUCCESS;
    3088:	4822      	ldr	r0, [pc, #136]	; (3114 <nrfx_gpiote_output_configure+0xe0>)
}
    308a:	b005      	add	sp, #20
    308c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    308e:	4e20      	ldr	r6, [pc, #128]	; (3110 <nrfx_gpiote_output_configure+0xdc>)
    3090:	f104 0708 	add.w	r7, r4, #8
    3094:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    3098:	0783      	lsls	r3, r0, #30
    309a:	d536      	bpl.n	310a <nrfx_gpiote_output_configure+0xd6>
        uint32_t ch = p_task_config->task_ch;
    309c:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    30a0:	2300      	movs	r3, #0
    30a2:	4661      	mov	r1, ip
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    30a4:	f020 0020 	bic.w	r0, r0, #32
    30a8:	0089      	lsls	r1, r1, #2
    30aa:	f101 41a0 	add.w	r1, r1, #1342177280	; 0x50000000
    30ae:	04c0      	lsls	r0, r0, #19
    30b0:	f501 4150 	add.w	r1, r1, #53248	; 0xd000
    30b4:	0cc0      	lsrs	r0, r0, #19
    30b6:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    30ba:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    p_reg->CONFIG[idx] = 0;
    30be:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    30c2:	786a      	ldrb	r2, [r5, #1]
    30c4:	2a00      	cmp	r2, #0
    30c6:	d0df      	beq.n	3088 <nrfx_gpiote_output_configure+0x54>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    30c8:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
                                      p_task_config->init_val);
    30cc:	78ad      	ldrb	r5, [r5, #2]
    30ce:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    30d2:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    30d6:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    30da:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    30de:	0223      	lsls	r3, r4, #8
    30e0:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    30e4:	0412      	lsls	r2, r2, #16
    30e6:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    30ea:	ea43 030e 	orr.w	r3, r3, lr
    30ee:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    30f0:	052a      	lsls	r2, r5, #20
    30f2:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    30f6:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    30fa:	4313      	orrs	r3, r2
    30fc:	f040 0020 	orr.w	r0, r0, #32
    3100:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    3104:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    3108:	e7be      	b.n	3088 <nrfx_gpiote_output_configure+0x54>
{
    310a:	4803      	ldr	r0, [pc, #12]	; (3118 <nrfx_gpiote_output_configure+0xe4>)
    310c:	e7bd      	b.n	308a <nrfx_gpiote_output_configure+0x56>
    310e:	bf00      	nop
    3110:	20000050 	.word	0x20000050
    3114:	0bad0000 	.word	0x0bad0000
    3118:	0bad0004 	.word	0x0bad0004

0000311c <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    311c:	4b01      	ldr	r3, [pc, #4]	; (3124 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    311e:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    3122:	4770      	bx	lr
    3124:	20000050 	.word	0x20000050

00003128 <nrfx_gpiote_channel_get>:
{
    3128:	b508      	push	{r3, lr}
    312a:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    312c:	f7ff fe64 	bl	2df8 <pin_in_use_by_te>
    3130:	b138      	cbz	r0, 3142 <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3132:	4b05      	ldr	r3, [pc, #20]	; (3148 <nrfx_gpiote_channel_get+0x20>)
    3134:	3208      	adds	r2, #8
    3136:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
        return NRFX_SUCCESS;
    313a:	4804      	ldr	r0, [pc, #16]	; (314c <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    313c:	0b5b      	lsrs	r3, r3, #13
    313e:	700b      	strb	r3, [r1, #0]
}
    3140:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
    3142:	4803      	ldr	r0, [pc, #12]	; (3150 <nrfx_gpiote_channel_get+0x28>)
    3144:	e7fc      	b.n	3140 <nrfx_gpiote_channel_get+0x18>
    3146:	bf00      	nop
    3148:	20000050 	.word	0x20000050
    314c:	0bad0000 	.word	0x0bad0000
    3150:	0bad0004 	.word	0x0bad0004

00003154 <nrfx_gpiote_init>:
{
    3154:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    3156:	4c0f      	ldr	r4, [pc, #60]	; (3194 <nrfx_gpiote_init+0x40>)
    3158:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    315c:	b9bd      	cbnz	r5, 318e <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    315e:	2260      	movs	r2, #96	; 0x60
    3160:	4629      	mov	r1, r5
    3162:	f104 0010 	add.w	r0, r4, #16
    3166:	f001 fd35 	bl	4bd4 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    316a:	200d      	movs	r0, #13
    316c:	f7fe f92a 	bl	13c4 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3170:	4b09      	ldr	r3, [pc, #36]	; (3198 <nrfx_gpiote_init+0x44>)
    return err_code;
    3172:	480a      	ldr	r0, [pc, #40]	; (319c <nrfx_gpiote_init+0x48>)
    3174:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    3178:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    317c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    3180:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    3184:	2301      	movs	r3, #1
    3186:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    318a:	6763      	str	r3, [r4, #116]	; 0x74
}
    318c:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    318e:	4804      	ldr	r0, [pc, #16]	; (31a0 <nrfx_gpiote_init+0x4c>)
    3190:	e7fc      	b.n	318c <nrfx_gpiote_init+0x38>
    3192:	bf00      	nop
    3194:	20000050 	.word	0x20000050
    3198:	5000d000 	.word	0x5000d000
    319c:	0bad0000 	.word	0x0bad0000
    31a0:	0bad0005 	.word	0x0bad0005

000031a4 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    31a4:	4b03      	ldr	r3, [pc, #12]	; (31b4 <nrfx_gpiote_is_init+0x10>)
    31a6:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    31aa:	3800      	subs	r0, #0
    31ac:	bf18      	it	ne
    31ae:	2001      	movne	r0, #1
    31b0:	4770      	bx	lr
    31b2:	bf00      	nop
    31b4:	20000050 	.word	0x20000050

000031b8 <nrfx_gpiote_channel_free>:
{
    31b8:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    31ba:	4801      	ldr	r0, [pc, #4]	; (31c0 <nrfx_gpiote_channel_free+0x8>)
    31bc:	f7ff bd82 	b.w	2cc4 <nrfx_flag32_free>
    31c0:	200000c0 	.word	0x200000c0

000031c4 <nrfx_gpiote_channel_alloc>:
{
    31c4:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    31c6:	4801      	ldr	r0, [pc, #4]	; (31cc <nrfx_gpiote_channel_alloc+0x8>)
    31c8:	f7ff bd60 	b.w	2c8c <nrfx_flag32_alloc>
    31cc:	200000c0 	.word	0x200000c0

000031d0 <nrfx_gpiote_trigger_enable>:
{
    31d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
    31d2:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    31d4:	f7ff fe10 	bl	2df8 <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    31d8:	4b1e      	ldr	r3, [pc, #120]	; (3254 <nrfx_gpiote_trigger_enable+0x84>)
    31da:	f104 0208 	add.w	r2, r4, #8
    31de:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    31e2:	b1e8      	cbz	r0, 3220 <nrfx_gpiote_trigger_enable+0x50>
    31e4:	f013 0502 	ands.w	r5, r3, #2
    31e8:	d11a      	bne.n	3220 <nrfx_gpiote_trigger_enable+0x50>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    31ea:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    31ec:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    31ee:	f102 40a0 	add.w	r0, r2, #1342177280	; 0x50000000
    31f2:	f500 4051 	add.w	r0, r0, #53504	; 0xd100
    31f6:	f102 42a0 	add.w	r2, r2, #1342177280	; 0x50000000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    31fa:	6005      	str	r5, [r0, #0]
    31fc:	f502 4250 	add.w	r2, r2, #53248	; 0xd000
    3200:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    3202:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    3206:	f040 0001 	orr.w	r0, r0, #1
    320a:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    320e:	b129      	cbz	r1, 321c <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    3210:	2201      	movs	r2, #1
    3212:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    3216:	4a10      	ldr	r2, [pc, #64]	; (3258 <nrfx_gpiote_trigger_enable+0x88>)
    3218:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    321c:	b003      	add	sp, #12
    321e:	bd30      	pop	{r4, r5, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3220:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    3224:	2b04      	cmp	r3, #4
    3226:	d011      	beq.n	324c <nrfx_gpiote_trigger_enable+0x7c>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    3228:	2b05      	cmp	r3, #5
    322a:	d011      	beq.n	3250 <nrfx_gpiote_trigger_enable+0x80>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    322c:	a801      	add	r0, sp, #4
    322e:	9401      	str	r4, [sp, #4]
    3230:	f7ff fdd2 	bl	2dd8 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3234:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    3236:	6901      	ldr	r1, [r0, #16]
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3238:	40d9      	lsrs	r1, r3
    323a:	f001 0101 	and.w	r1, r1, #1
    323e:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    3240:	4620      	mov	r0, r4
}
    3242:	b003      	add	sp, #12
    3244:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    3248:	f001 bfce 	b.w	51e8 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    324c:	2103      	movs	r1, #3
    324e:	e7f7      	b.n	3240 <nrfx_gpiote_trigger_enable+0x70>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    3250:	2102      	movs	r1, #2
    3252:	e7f5      	b.n	3240 <nrfx_gpiote_trigger_enable+0x70>
    3254:	20000050 	.word	0x20000050
    3258:	5000d000 	.word	0x5000d000

0000325c <nrfx_gpiote_trigger_disable>:
{
    325c:	b508      	push	{r3, lr}
    325e:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3260:	f7ff fdca 	bl	2df8 <pin_in_use_by_te>
    3264:	b1c0      	cbz	r0, 3298 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3266:	4b0f      	ldr	r3, [pc, #60]	; (32a4 <nrfx_gpiote_trigger_disable+0x48>)
    3268:	f102 0108 	add.w	r1, r2, #8
    326c:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3270:	0799      	lsls	r1, r3, #30
    3272:	d411      	bmi.n	3298 <nrfx_gpiote_trigger_disable+0x3c>
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    3274:	2201      	movs	r2, #1
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3276:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    3278:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    327a:	490b      	ldr	r1, [pc, #44]	; (32a8 <nrfx_gpiote_trigger_disable+0x4c>)
    327c:	009b      	lsls	r3, r3, #2
    327e:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    3282:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3286:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    328a:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    328e:	f022 0203 	bic.w	r2, r2, #3
    3292:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    3296:	bd08      	pop	{r3, pc}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    3298:	2100      	movs	r1, #0
}
    329a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    329e:	4610      	mov	r0, r2
    32a0:	f001 bfa2 	b.w	51e8 <nrf_gpio_cfg_sense_set>
    32a4:	20000050 	.word	0x20000050
    32a8:	5000d000 	.word	0x5000d000

000032ac <nrfx_gpiote_pin_uninit>:
{
    32ac:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    32ae:	4b10      	ldr	r3, [pc, #64]	; (32f0 <nrfx_gpiote_pin_uninit+0x44>)
    32b0:	f100 0208 	add.w	r2, r0, #8
    32b4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
{
    32b8:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    32ba:	07db      	lsls	r3, r3, #31
    32bc:	d516      	bpl.n	32ec <nrfx_gpiote_pin_uninit+0x40>
    nrfx_gpiote_trigger_disable(pin);
    32be:	f7ff ffcd 	bl	325c <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    32c2:	4620      	mov	r0, r4
    32c4:	f7ff fdea 	bl	2e9c <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    32c8:	a801      	add	r0, sp, #4
    32ca:	9401      	str	r4, [sp, #4]
    32cc:	f7ff fd84 	bl	2dd8 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    32d0:	9b01      	ldr	r3, [sp, #4]
    32d2:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    32d6:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
    32da:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    32de:	f043 0302 	orr.w	r3, r3, #2
    reg->PIN_CNF[pin_number] = cnf;
    32e2:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    nrf_gpio_cfg(
    32e6:	4803      	ldr	r0, [pc, #12]	; (32f4 <nrfx_gpiote_pin_uninit+0x48>)
}
    32e8:	b002      	add	sp, #8
    32ea:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    32ec:	4802      	ldr	r0, [pc, #8]	; (32f8 <nrfx_gpiote_pin_uninit+0x4c>)
    32ee:	e7fb      	b.n	32e8 <nrfx_gpiote_pin_uninit+0x3c>
    32f0:	20000050 	.word	0x20000050
    32f4:	0bad0000 	.word	0x0bad0000
    32f8:	0bad0004 	.word	0x0bad0004

000032fc <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    32fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint32_t status = 0;
    3300:	2600      	movs	r6, #0
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    3302:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3304:	4634      	mov	r4, r6
{
    3306:	4b63      	ldr	r3, [pc, #396]	; (3494 <nrfx_gpiote_irq_handler+0x198>)
    return p_reg->INTENSET & mask;
    3308:	4863      	ldr	r0, [pc, #396]	; (3498 <nrfx_gpiote_irq_handler+0x19c>)

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    330a:	4964      	ldr	r1, [pc, #400]	; (349c <nrfx_gpiote_irq_handler+0x1a0>)
{
    330c:	b087      	sub	sp, #28
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    330e:	681d      	ldr	r5, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    3310:	b135      	cbz	r5, 3320 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    3312:	f8d0 5304 	ldr.w	r5, [r0, #772]	; 0x304
    3316:	4215      	tst	r5, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3318:	bf1e      	ittt	ne
    331a:	601c      	strne	r4, [r3, #0]
    331c:	681d      	ldrne	r5, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    331e:	4316      	orrne	r6, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3320:	3304      	adds	r3, #4
    3322:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    3324:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3328:	d1f1      	bne.n	330e <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    332a:	f8df a16c 	ldr.w	sl, [pc, #364]	; 3498 <nrfx_gpiote_irq_handler+0x19c>
    332e:	f8da 317c 	ldr.w	r3, [sl, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    3332:	2b00      	cmp	r3, #0
    3334:	f000 8091 	beq.w	345a <nrfx_gpiote_irq_handler+0x15e>
        *p_masks = gpio_regs[i]->LATCH;
    3338:	f8df 8164 	ldr.w	r8, [pc, #356]	; 34a0 <nrfx_gpiote_irq_handler+0x1a4>
    333c:	f8d8 3020 	ldr.w	r3, [r8, #32]
    3340:	9304      	str	r3, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    3342:	f8c8 3020 	str.w	r3, [r8, #32]
        *p_masks = gpio_regs[i]->LATCH;
    3346:	4b57      	ldr	r3, [pc, #348]	; (34a4 <nrfx_gpiote_irq_handler+0x1a8>)
    3348:	6a1a      	ldr	r2, [r3, #32]
    334a:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    334c:	621a      	str	r2, [r3, #32]
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    334e:	f04f 0900 	mov.w	r9, #0
            while (latch[i])
    3352:	f10d 0b10 	add.w	fp, sp, #16
    3356:	ea4f 1349 	mov.w	r3, r9, lsl #5
    335a:	9300      	str	r3, [sp, #0]
    335c:	e048      	b.n	33f0 <nrfx_gpiote_irq_handler+0xf4>
                uint32_t pin = NRF_CTZ(latch[i]);
    335e:	fa94 f4a4 	rbit	r4, r4
    3362:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
    3366:	9b00      	ldr	r3, [sp, #0]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3368:	4a4f      	ldr	r2, [pc, #316]	; (34a8 <nrfx_gpiote_irq_handler+0x1ac>)
                pin += 32 * i;
    336a:	441c      	add	r4, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    336c:	f104 0308 	add.w	r3, r4, #8
    3370:	f832 7013 	ldrh.w	r7, [r2, r3, lsl #1]
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    3374:	2301      	movs	r3, #1
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    3376:	08e0      	lsrs	r0, r4, #3
    bit = BITMASK_RELBIT_GET(bit);
    3378:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    337c:	fa03 f202 	lsl.w	r2, r3, r2
    3380:	f81b 3000 	ldrb.w	r3, [fp, r0]
    3384:	9403      	str	r4, [sp, #12]
    3386:	ea23 0302 	bic.w	r3, r3, r2
    338a:	f80b 3000 	strb.w	r3, [fp, r0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    338e:	a803      	add	r0, sp, #12
    3390:	f7ff fd22 	bl	2dd8 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3394:	9b03      	ldr	r3, [sp, #12]
    3396:	08b9      	lsrs	r1, r7, #2
    3398:	3380      	adds	r3, #128	; 0x80
    339a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    339e:	f3c7 0582 	ubfx	r5, r7, #2, #3
    if (is_level(trigger))
    33a2:	074a      	lsls	r2, r1, #29
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    33a4:	462f      	mov	r7, r5
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    33a6:	f3c3 4301 	ubfx	r3, r3, #16, #2
    if (is_level(trigger))
    33aa:	d52b      	bpl.n	3404 <nrfx_gpiote_irq_handler+0x108>
        call_handler(pin, trigger);
    33ac:	4620      	mov	r0, r4
    33ae:	4639      	mov	r1, r7
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    33b0:	b2dd      	uxtb	r5, r3
    33b2:	f7ff fd2b 	bl	2e0c <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    33b6:	a803      	add	r0, sp, #12
    33b8:	9403      	str	r4, [sp, #12]
    33ba:	f7ff fd0d 	bl	2dd8 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    33be:	9b03      	ldr	r3, [sp, #12]
    33c0:	3380      	adds	r3, #128	; 0x80
    33c2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    33c6:	f3c3 4301 	ubfx	r3, r3, #16, #2
    33ca:	429d      	cmp	r5, r3
    33cc:	d107      	bne.n	33de <nrfx_gpiote_irq_handler+0xe2>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    33ce:	2100      	movs	r1, #0
    33d0:	4620      	mov	r0, r4
    33d2:	f001 ff09 	bl	51e8 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    33d6:	4629      	mov	r1, r5
    33d8:	4620      	mov	r0, r4
    33da:	f001 ff05 	bl	51e8 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    33de:	a803      	add	r0, sp, #12
    33e0:	9403      	str	r4, [sp, #12]
    33e2:	f7ff fcf9 	bl	2dd8 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    33e6:	2201      	movs	r2, #1
    33e8:	9b03      	ldr	r3, [sp, #12]
    33ea:	fa02 f303 	lsl.w	r3, r2, r3
    33ee:	6203      	str	r3, [r0, #32]
            while (latch[i])
    33f0:	f85b 4029 	ldr.w	r4, [fp, r9, lsl #2]
    33f4:	2c00      	cmp	r4, #0
    33f6:	d1b2      	bne.n	335e <nrfx_gpiote_irq_handler+0x62>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    33f8:	f1b9 0f00 	cmp.w	r9, #0
    33fc:	d11d      	bne.n	343a <nrfx_gpiote_irq_handler+0x13e>
    33fe:	f04f 0901 	mov.w	r9, #1
    3402:	e7a8      	b.n	3356 <nrfx_gpiote_irq_handler+0x5a>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3404:	2b02      	cmp	r3, #2
    3406:	d10c      	bne.n	3422 <nrfx_gpiote_irq_handler+0x126>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    3408:	2103      	movs	r1, #3
    340a:	4620      	mov	r0, r4
    340c:	f001 feec 	bl	51e8 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    3410:	f005 0305 	and.w	r3, r5, #5
    3414:	2b01      	cmp	r3, #1
    3416:	d1e2      	bne.n	33de <nrfx_gpiote_irq_handler+0xe2>
            call_handler(pin, trigger);
    3418:	4639      	mov	r1, r7
    341a:	4620      	mov	r0, r4
    341c:	f7ff fcf6 	bl	2e0c <call_handler>
    3420:	e7dd      	b.n	33de <nrfx_gpiote_irq_handler+0xe2>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    3422:	2102      	movs	r1, #2
    3424:	4620      	mov	r0, r4
    3426:	9301      	str	r3, [sp, #4]
    3428:	f001 fede 	bl	51e8 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    342c:	2d03      	cmp	r5, #3
    342e:	d0f3      	beq.n	3418 <nrfx_gpiote_irq_handler+0x11c>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    3430:	9b01      	ldr	r3, [sp, #4]
    3432:	2b03      	cmp	r3, #3
    3434:	d1d3      	bne.n	33de <nrfx_gpiote_irq_handler+0xe2>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    3436:	2d02      	cmp	r5, #2
    3438:	e7ed      	b.n	3416 <nrfx_gpiote_irq_handler+0x11a>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    343a:	f8ca 417c 	str.w	r4, [sl, #380]	; 0x17c
    343e:	f8da 317c 	ldr.w	r3, [sl, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
    3442:	f8d8 3020 	ldr.w	r3, [r8, #32]
    3446:	4917      	ldr	r1, [pc, #92]	; (34a4 <nrfx_gpiote_irq_handler+0x1a8>)
    3448:	9304      	str	r3, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    344a:	f8c8 3020 	str.w	r3, [r8, #32]
        *p_masks = gpio_regs[i]->LATCH;
    344e:	6a0a      	ldr	r2, [r1, #32]
        if (latch[port_idx])
    3450:	4313      	orrs	r3, r2
    3452:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    3454:	620a      	str	r2, [r1, #32]
    3456:	f47f af7a 	bne.w	334e <nrfx_gpiote_irq_handler+0x52>
        mask &= ~NRFX_BIT(ch);
    345a:	2401      	movs	r4, #1
    while (mask)
    345c:	b916      	cbnz	r6, 3464 <nrfx_gpiote_irq_handler+0x168>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    345e:	b007      	add	sp, #28
    3460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ch = NRF_CTZ(mask);
    3464:	fa96 f3a6 	rbit	r3, r6
    3468:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    346c:	fa04 f203 	lsl.w	r2, r4, r3
    3470:	009b      	lsls	r3, r3, #2
    3472:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    3476:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    347a:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    347e:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    3482:	f3c0 2005 	ubfx	r0, r0, #8, #6
    3486:	f3c1 4101 	ubfx	r1, r1, #16, #2
        mask &= ~NRFX_BIT(ch);
    348a:	ea26 0602 	bic.w	r6, r6, r2
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    348e:	f7ff fcbd 	bl	2e0c <call_handler>
    3492:	e7e3      	b.n	345c <nrfx_gpiote_irq_handler+0x160>
    3494:	5000d100 	.word	0x5000d100
    3498:	5000d000 	.word	0x5000d000
    349c:	5000d120 	.word	0x5000d120
    34a0:	50842500 	.word	0x50842500
    34a4:	50842800 	.word	0x50842800
    34a8:	20000050 	.word	0x20000050

000034ac <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    34ac:	4b0f      	ldr	r3, [pc, #60]	; (34ec <z_sys_init_run_level+0x40>)
{
    34ae:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    34b0:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    34b4:	3001      	adds	r0, #1
    34b6:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    34ba:	42a6      	cmp	r6, r4
    34bc:	d800      	bhi.n	34c0 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    34be:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    34c0:	e9d4 3500 	ldrd	r3, r5, [r4]
    34c4:	4628      	mov	r0, r5
    34c6:	4798      	blx	r3
		if (dev != NULL) {
    34c8:	b16d      	cbz	r5, 34e6 <z_sys_init_run_level+0x3a>
			if (rc != 0) {
    34ca:	b138      	cbz	r0, 34dc <z_sys_init_run_level+0x30>
				if (rc < 0) {
    34cc:	2800      	cmp	r0, #0
    34ce:	bfb8      	it	lt
    34d0:	4240      	neglt	r0, r0
				if (rc > UINT8_MAX) {
    34d2:	28ff      	cmp	r0, #255	; 0xff
    34d4:	bfa8      	it	ge
    34d6:	20ff      	movge	r0, #255	; 0xff
				dev->state->init_res = rc;
    34d8:	68eb      	ldr	r3, [r5, #12]
    34da:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    34dc:	68ea      	ldr	r2, [r5, #12]
    34de:	7853      	ldrb	r3, [r2, #1]
    34e0:	f043 0301 	orr.w	r3, r3, #1
    34e4:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    34e6:	3408      	adds	r4, #8
    34e8:	e7e7      	b.n	34ba <z_sys_init_run_level+0xe>
    34ea:	bf00      	nop
    34ec:	00005990 	.word	0x00005990

000034f0 <bg_thread_main>:
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    34f0:	2201      	movs	r2, #1
{
    34f2:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    34f4:	4b09      	ldr	r3, [pc, #36]	; (351c <bg_thread_main+0x2c>)

	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    34f6:	2003      	movs	r0, #3
	z_sys_post_kernel = true;
    34f8:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    34fa:	f7ff ffd7 	bl	34ac <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    34fe:	f000 ffff 	bl	4500 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
    3502:	2004      	movs	r0, #4
    3504:	f7ff ffd2 	bl	34ac <z_sys_init_run_level>

	z_init_static_threads();
    3508:	f000 f92a 	bl	3760 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
    350c:	f7fc ff90 	bl	430 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    3510:	4a03      	ldr	r2, [pc, #12]	; (3520 <bg_thread_main+0x30>)
    3512:	7b13      	ldrb	r3, [r2, #12]
    3514:	f023 0301 	bic.w	r3, r3, #1
    3518:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    351a:	bd08      	pop	{r3, pc}
    351c:	20000b3b 	.word	0x20000b3b
    3520:	20000268 	.word	0x20000268

00003524 <z_bss_zero>:
{
    3524:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    3526:	4803      	ldr	r0, [pc, #12]	; (3534 <z_bss_zero+0x10>)
    3528:	4a03      	ldr	r2, [pc, #12]	; (3538 <z_bss_zero+0x14>)
    352a:	2100      	movs	r1, #0
    352c:	1a12      	subs	r2, r2, r0
    352e:	f001 fe91 	bl	5254 <z_early_memset>
}
    3532:	bd08      	pop	{r3, pc}
    3534:	20000190 	.word	0x20000190
    3538:	20000b3c 	.word	0x20000b3c

0000353c <z_init_cpu>:

#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
    353c:	2300      	movs	r3, #0
    353e:	2201      	movs	r2, #1
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    3540:	b570      	push	{r4, r5, r6, lr}
    3542:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    3544:	e9cd 2304 	strd	r2, r3, [sp, #16]
    3548:	220f      	movs	r2, #15
    354a:	9301      	str	r3, [sp, #4]
    354c:	e9cd 3202 	strd	r3, r2, [sp, #8]
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    3550:	2318      	movs	r3, #24
	z_setup_new_thread(thread, stack,
    3552:	f44f 72a0 	mov.w	r2, #320	; 0x140
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    3556:	4d0e      	ldr	r5, [pc, #56]	; (3590 <z_init_cpu+0x54>)
	struct k_thread *thread = &z_idle_threads[i];
    3558:	4e0e      	ldr	r6, [pc, #56]	; (3594 <z_init_cpu+0x58>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    355a:	fb03 5500 	mla	r5, r3, r0, r5
	z_setup_new_thread(thread, stack,
    355e:	490e      	ldr	r1, [pc, #56]	; (3598 <z_init_cpu+0x5c>)
	struct k_thread *thread = &z_idle_threads[i];
    3560:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
    3564:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    3566:	fb02 1100 	mla	r1, r2, r0, r1
    356a:	4b0c      	ldr	r3, [pc, #48]	; (359c <z_init_cpu+0x60>)
    356c:	4630      	mov	r0, r6
    356e:	9500      	str	r5, [sp, #0]
    3570:	f000 f8c6 	bl	3700 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    3574:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
    3576:	752c      	strb	r4, [r5, #20]
    3578:	f023 0304 	bic.w	r3, r3, #4
    357c:	7373      	strb	r3, [r6, #13]
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    357e:	4b08      	ldr	r3, [pc, #32]	; (35a0 <z_init_cpu+0x64>)
    3580:	3401      	adds	r4, #1
    3582:	eb03 23c4 	add.w	r3, r3, r4, lsl #11
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    3586:	60ee      	str	r6, [r5, #12]
	_kernel.cpus[id].irq_stack =
    3588:	606b      	str	r3, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    358a:	b006      	add	sp, #24
    358c:	bd70      	pop	{r4, r5, r6, pc}
    358e:	bf00      	nop
    3590:	20000928 	.word	0x20000928
    3594:	200001e8 	.word	0x200001e8
    3598:	20001340 	.word	0x20001340
    359c:	00003819 	.word	0x00003819
    35a0:	20000b40 	.word	0x20000b40

000035a4 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    35a4:	b580      	push	{r7, lr}
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    35a6:	2000      	movs	r0, #0
{
    35a8:	b0a6      	sub	sp, #152	; 0x98
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    35aa:	f7ff ff7f 	bl	34ac <z_sys_init_run_level>
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
    35ae:	4b2d      	ldr	r3, [pc, #180]	; (3664 <z_cstart+0xc0>)
	uint32_t msp =
    35b0:	f503 6200 	add.w	r2, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    35b4:	f382 8808 	msr	MSP, r2
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure MSPLIM is RAZ/WI
  (void)MainStackPtrLimit;
#else
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
    35b8:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    35bc:	2400      	movs	r4, #0
    35be:	23e0      	movs	r3, #224	; 0xe0
    35c0:	4d29      	ldr	r5, [pc, #164]	; (3668 <z_cstart+0xc4>)

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
    35c2:	4e2a      	ldr	r6, [pc, #168]	; (366c <z_cstart+0xc8>)
    35c4:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    35c8:	77ec      	strb	r4, [r5, #31]
    35ca:	762c      	strb	r4, [r5, #24]
    35cc:	766c      	strb	r4, [r5, #25]
    35ce:	76ac      	strb	r4, [r5, #26]
    35d0:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    35d4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    35d6:	4f26      	ldr	r7, [pc, #152]	; (3670 <z_cstart+0xcc>)
    35d8:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    35dc:	626b      	str	r3, [r5, #36]	; 0x24
    35de:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    35e2:	f7fe f8db 	bl	179c <z_arm_fault_init>
	z_arm_cpu_idle_init();
    35e6:	f7fd fecf 	bl	1388 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    35ea:	f04f 33ff 	mov.w	r3, #4294967295
    35ee:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    35f0:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    35f2:	f7fe fadd 	bl	1bb0 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    35f6:	f7fe f983 	bl	1900 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    35fa:	f240 1301 	movw	r3, #257	; 0x101
    35fe:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    3602:	ab06      	add	r3, sp, #24
    3604:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    3606:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
    360a:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    360c:	f001 fdfb 	bl	5206 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
    3610:	2001      	movs	r0, #1
    3612:	f7ff ff4b 	bl	34ac <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    3616:	2002      	movs	r0, #2
	_kernel.ready_q.cache = &z_main_thread;
    3618:	4d16      	ldr	r5, [pc, #88]	; (3674 <z_cstart+0xd0>)
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    361a:	f7ff ff47 	bl	34ac <z_sys_init_run_level>
	z_sched_init();
    361e:	f000 fc4f 	bl	3ec0 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3622:	4b15      	ldr	r3, [pc, #84]	; (3678 <z_cstart+0xd4>)
	_kernel.ready_q.cache = &z_main_thread;
    3624:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3626:	9305      	str	r3, [sp, #20]
    3628:	2301      	movs	r3, #1
    362a:	4914      	ldr	r1, [pc, #80]	; (367c <z_cstart+0xd8>)
    362c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    3630:	e9cd 4303 	strd	r4, r3, [sp, #12]
    3634:	4628      	mov	r0, r5
    3636:	463b      	mov	r3, r7
    3638:	e9cd 4401 	strd	r4, r4, [sp, #4]
    363c:	9400      	str	r4, [sp, #0]
    363e:	f000 f85f 	bl	3700 <z_setup_new_thread>
    3642:	4606      	mov	r6, r0
    3644:	7b6a      	ldrb	r2, [r5, #13]
	z_ready_thread(&z_main_thread);
    3646:	4628      	mov	r0, r5
    3648:	f022 0204 	bic.w	r2, r2, #4
    364c:	736a      	strb	r2, [r5, #13]
    364e:	f001 feca 	bl	53e6 <z_ready_thread>
	z_init_cpu(0);
    3652:	4620      	mov	r0, r4
    3654:	f7ff ff72 	bl	353c <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    3658:	463a      	mov	r2, r7
    365a:	4631      	mov	r1, r6
    365c:	4628      	mov	r0, r5
    365e:	f7fd ff75 	bl	154c <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    3662:	bf00      	nop
    3664:	20000b40 	.word	0x20000b40
    3668:	e000ed00 	.word	0xe000ed00
    366c:	20000928 	.word	0x20000928
    3670:	000034f1 	.word	0x000034f1
    3674:	20000268 	.word	0x20000268
    3678:	00005afa 	.word	0x00005afa
    367c:	20001480 	.word	0x20001480

00003680 <init_mem_slab_module>:
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
	int rc = 0;
    3680:	2000      	movs	r0, #0
{
    3682:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3684:	4c05      	ldr	r4, [pc, #20]	; (369c <init_mem_slab_module+0x1c>)
    3686:	4d06      	ldr	r5, [pc, #24]	; (36a0 <init_mem_slab_module+0x20>)
    3688:	42ac      	cmp	r4, r5
    368a:	d300      	bcc.n	368e <init_mem_slab_module+0xe>
		z_object_init(slab);
	}

out:
	return rc;
}
    368c:	bd38      	pop	{r3, r4, r5, pc}
		rc = create_free_list(slab);
    368e:	4620      	mov	r0, r4
    3690:	f001 fde4 	bl	525c <create_free_list>
		if (rc < 0) {
    3694:	2800      	cmp	r0, #0
    3696:	dbf9      	blt.n	368c <init_mem_slab_module+0xc>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3698:	341c      	adds	r4, #28
    369a:	e7f5      	b.n	3688 <init_mem_slab_module+0x8>
    369c:	2000013c 	.word	0x2000013c
    36a0:	2000013c 	.word	0x2000013c

000036a4 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    36a4:	b573      	push	{r0, r1, r4, r5, r6, lr}
    36a6:	460c      	mov	r4, r1
	__asm__ volatile(
    36a8:	f04f 0520 	mov.w	r5, #32
    36ac:	f3ef 8111 	mrs	r1, BASEPRI
    36b0:	f385 8812 	msr	BASEPRI_MAX, r5
    36b4:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    36b8:	6945      	ldr	r5, [r0, #20]
    36ba:	b15d      	cbz	r5, 36d4 <k_mem_slab_alloc+0x30>
		/* take a free block */
		*mem = slab->free_list;
    36bc:	6025      	str	r5, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    36be:	682b      	ldr	r3, [r5, #0]
    36c0:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    36c2:	6983      	ldr	r3, [r0, #24]
    36c4:	3301      	adds	r3, #1
    36c6:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    36c8:	2000      	movs	r0, #0
	__asm__ volatile(
    36ca:	f381 8811 	msr	BASEPRI, r1
    36ce:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    36d2:	e011      	b.n	36f8 <k_mem_slab_alloc+0x54>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    36d4:	ea52 0603 	orrs.w	r6, r2, r3
    36d8:	d103      	bne.n	36e2 <k_mem_slab_alloc+0x3e>
		result = -ENOMEM;
    36da:	f06f 000b 	mvn.w	r0, #11
		*mem = NULL;
    36de:	6025      	str	r5, [r4, #0]
		result = -ENOMEM;
    36e0:	e7f3      	b.n	36ca <k_mem_slab_alloc+0x26>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    36e2:	e9cd 2300 	strd	r2, r3, [sp]
    36e6:	4602      	mov	r2, r0
    36e8:	3008      	adds	r0, #8
    36ea:	f000 faf3 	bl	3cd4 <z_pend_curr>
		if (result == 0) {
    36ee:	b918      	cbnz	r0, 36f8 <k_mem_slab_alloc+0x54>
			*mem = _current->base.swap_data;
    36f0:	4b02      	ldr	r3, [pc, #8]	; (36fc <k_mem_slab_alloc+0x58>)
    36f2:	689b      	ldr	r3, [r3, #8]
    36f4:	695b      	ldr	r3, [r3, #20]
    36f6:	6023      	str	r3, [r4, #0]
}
    36f8:	b002      	add	sp, #8
    36fa:	bd70      	pop	{r4, r5, r6, pc}
    36fc:	20000928 	.word	0x20000928

00003700 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    3700:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    3704:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    3706:	f100 0558 	add.w	r5, r0, #88	; 0x58
    370a:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    370c:	2604      	movs	r6, #4
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    370e:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	thread_base->pended_on = NULL;
    3712:	2500      	movs	r5, #0
{
    3714:	4604      	mov	r4, r0
	thread_base->thread_state = (uint8_t)initial_state;
    3716:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    3718:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    371a:	e9c0 5506 	strd	r5, r5, [r0, #24]
    371e:	7386      	strb	r6, [r0, #14]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3720:	1dd6      	adds	r6, r2, #7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3722:	9a0c      	ldr	r2, [sp, #48]	; 0x30
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3724:	f026 0607 	bic.w	r6, r6, #7
	new_thread->stack_info.size = stack_buf_size;
    3728:	e9c0 1619 	strd	r1, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    372c:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    372e:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    3730:	66c5      	str	r5, [r0, #108]	; 0x6c
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3732:	9202      	str	r2, [sp, #8]
    3734:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
	stack_ptr = (char *)stack + stack_obj_size;
    3736:	eb01 0806 	add.w	r8, r1, r6
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    373a:	9201      	str	r2, [sp, #4]
    373c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    373e:	9200      	str	r2, [sp, #0]
    3740:	4642      	mov	r2, r8
    3742:	f7fd fee7 	bl	1514 <arch_new_thread>
	if (!_current) {
    3746:	4b05      	ldr	r3, [pc, #20]	; (375c <z_setup_new_thread+0x5c>)
	new_thread->init_data = NULL;
    3748:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    374a:	689b      	ldr	r3, [r3, #8]
    374c:	b103      	cbz	r3, 3750 <z_setup_new_thread+0x50>
	new_thread->resource_pool = _current->resource_pool;
    374e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
}
    3750:	4640      	mov	r0, r8
    3752:	6723      	str	r3, [r4, #112]	; 0x70
    3754:	b004      	add	sp, #16
    3756:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    375a:	bf00      	nop
    375c:	20000928 	.word	0x20000928

00003760 <z_init_static_threads>:
{
    3760:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3764:	4c29      	ldr	r4, [pc, #164]	; (380c <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    3766:	4d2a      	ldr	r5, [pc, #168]	; (3810 <z_init_static_threads+0xb0>)
{
    3768:	b087      	sub	sp, #28
    376a:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    376c:	42ae      	cmp	r6, r5
    376e:	f104 0430 	add.w	r4, r4, #48	; 0x30
    3772:	d30f      	bcc.n	3794 <z_init_static_threads+0x34>
	k_sched_lock();
    3774:	f000 fb74 	bl	3e60 <k_sched_lock>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    3778:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    377c:	f240 37e7 	movw	r7, #999	; 0x3e7
	_FOREACH_STATIC_THREAD(thread_data) {
    3780:	4c22      	ldr	r4, [pc, #136]	; (380c <z_init_static_threads+0xac>)

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    3782:	f8df 9090 	ldr.w	r9, [pc, #144]	; 3814 <z_init_static_threads+0xb4>
    3786:	42ac      	cmp	r4, r5
    3788:	d320      	bcc.n	37cc <z_init_static_threads+0x6c>
}
    378a:	b007      	add	sp, #28
    378c:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    3790:	f000 bb7a 	b.w	3e88 <k_sched_unlock>
		z_setup_new_thread(
    3794:	f854 3c04 	ldr.w	r3, [r4, #-4]
    3798:	9305      	str	r3, [sp, #20]
    379a:	f854 3c10 	ldr.w	r3, [r4, #-16]
    379e:	9304      	str	r3, [sp, #16]
    37a0:	f854 3c14 	ldr.w	r3, [r4, #-20]
    37a4:	9303      	str	r3, [sp, #12]
    37a6:	f854 3c18 	ldr.w	r3, [r4, #-24]
    37aa:	9302      	str	r3, [sp, #8]
    37ac:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    37b0:	9301      	str	r3, [sp, #4]
    37b2:	f854 3c20 	ldr.w	r3, [r4, #-32]
    37b6:	9300      	str	r3, [sp, #0]
    37b8:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    37bc:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    37c0:	f7ff ff9e 	bl	3700 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    37c4:	f854 3c30 	ldr.w	r3, [r4, #-48]
    37c8:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    37ca:	e7ce      	b.n	376a <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    37cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    37ce:	1c5a      	adds	r2, r3, #1
    37d0:	d00d      	beq.n	37ee <z_init_static_threads+0x8e>
    37d2:	2100      	movs	r1, #0
    37d4:	4638      	mov	r0, r7
					    K_MSEC(thread_data->init_delay));
    37d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    37da:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    37de:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    37e2:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    37e6:	d104      	bne.n	37f2 <z_init_static_threads+0x92>
	z_sched_start(thread);
    37e8:	4640      	mov	r0, r8
    37ea:	f000 fae9 	bl	3dc0 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    37ee:	3430      	adds	r4, #48	; 0x30
    37f0:	e7c9      	b.n	3786 <z_init_static_threads+0x26>
    37f2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    37f6:	2300      	movs	r3, #0
    37f8:	f7fc fcac 	bl	154 <__aeabi_uldivmod>
    37fc:	4602      	mov	r2, r0
    37fe:	460b      	mov	r3, r1
    3800:	f108 0018 	add.w	r0, r8, #24
    3804:	4649      	mov	r1, r9
    3806:	f000 fcd1 	bl	41ac <z_add_timeout>
    380a:	e7f0      	b.n	37ee <z_init_static_threads+0x8e>
    380c:	0000581c 	.word	0x0000581c
    3810:	0000581c 	.word	0x0000581c
    3814:	00005353 	.word	0x00005353

00003818 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    3818:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    381a:	4c0b      	ldr	r4, [pc, #44]	; (3848 <idle+0x30>)
	return !z_sys_post_kernel;
    381c:	4d0b      	ldr	r5, [pc, #44]	; (384c <idle+0x34>)
	__asm__ volatile(
    381e:	f04f 0220 	mov.w	r2, #32
    3822:	f3ef 8311 	mrs	r3, BASEPRI
    3826:	f382 8812 	msr	BASEPRI_MAX, r2
    382a:	f3bf 8f6f 	isb	sy
    382e:	f001 fe42 	bl	54b6 <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    3832:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    3834:	61a0      	str	r0, [r4, #24]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    3836:	b913      	cbnz	r3, 383e <idle+0x26>
	arch_cpu_idle();
    3838:	f7fd fdac 	bl	1394 <arch_cpu_idle>
}
    383c:	e7ef      	b.n	381e <idle+0x6>
    383e:	f7fd fbdd 	bl	ffc <pm_system_suspend>
    3842:	2800      	cmp	r0, #0
    3844:	d1eb      	bne.n	381e <idle+0x6>
    3846:	e7f7      	b.n	3838 <idle+0x20>
    3848:	20000928 	.word	0x20000928
    384c:	20000b3b 	.word	0x20000b3b

00003850 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    3850:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    3854:	4604      	mov	r4, r0
    3856:	4617      	mov	r7, r2
    3858:	461e      	mov	r6, r3
    385a:	f04f 0320 	mov.w	r3, #32
    385e:	f3ef 8811 	mrs	r8, BASEPRI
    3862:	f383 8812 	msr	BASEPRI_MAX, r3
    3866:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    386a:	68c3      	ldr	r3, [r0, #12]
    386c:	4a33      	ldr	r2, [pc, #204]	; (393c <z_impl_k_mutex_lock+0xec>)
    386e:	b17b      	cbz	r3, 3890 <z_impl_k_mutex_lock+0x40>
    3870:	6880      	ldr	r0, [r0, #8]
    3872:	6891      	ldr	r1, [r2, #8]
    3874:	4288      	cmp	r0, r1
    3876:	d019      	beq.n	38ac <z_impl_k_mutex_lock+0x5c>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    3878:	ea57 0306 	orrs.w	r3, r7, r6
    387c:	d118      	bne.n	38b0 <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    387e:	f388 8811 	msr	BASEPRI, r8
    3882:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    3886:	f06f 000f 	mvn.w	r0, #15
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    388a:	b002      	add	sp, #8
    388c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    3890:	6891      	ldr	r1, [r2, #8]
    3892:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->lock_count++;
    3896:	3301      	adds	r3, #1
    3898:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    389a:	6893      	ldr	r3, [r2, #8]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    389c:	6121      	str	r1, [r4, #16]
		mutex->owner = _current;
    389e:	60a3      	str	r3, [r4, #8]
    38a0:	f388 8811 	msr	BASEPRI, r8
    38a4:	f3bf 8f6f 	isb	sy
		return 0;
    38a8:	2000      	movs	r0, #0
    38aa:	e7ee      	b.n	388a <z_impl_k_mutex_lock+0x3a>
					_current->base.prio :
    38ac:	6921      	ldr	r1, [r4, #16]
    38ae:	e7f2      	b.n	3896 <z_impl_k_mutex_lock+0x46>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    38b0:	f991 100e 	ldrsb.w	r1, [r1, #14]
    38b4:	f990 300e 	ldrsb.w	r3, [r0, #14]
	return prio >= CONFIG_PRIORITY_CEILING;
}

static inline int z_get_new_prio_with_ceiling(int prio)
{
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    38b8:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    38bc:	4299      	cmp	r1, r3
    38be:	bfa8      	it	ge
    38c0:	4619      	movge	r1, r3
    38c2:	4291      	cmp	r1, r2
    38c4:	bfb8      	it	lt
    38c6:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    38c8:	428b      	cmp	r3, r1
    38ca:	dd2e      	ble.n	392a <z_impl_k_mutex_lock+0xda>
		resched = adjust_owner_prio(mutex, new_prio);
    38cc:	f001 fd20 	bl	5310 <adjust_owner_prio.isra.0>
    38d0:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    38d2:	4622      	mov	r2, r4
    38d4:	4641      	mov	r1, r8
    38d6:	e9cd 7600 	strd	r7, r6, [sp]
    38da:	4819      	ldr	r0, [pc, #100]	; (3940 <z_impl_k_mutex_lock+0xf0>)
    38dc:	f000 f9fa 	bl	3cd4 <z_pend_curr>
	if (got_mutex == 0) {
    38e0:	2800      	cmp	r0, #0
    38e2:	d0e1      	beq.n	38a8 <z_impl_k_mutex_lock+0x58>
	__asm__ volatile(
    38e4:	f04f 0320 	mov.w	r3, #32
    38e8:	f3ef 8611 	mrs	r6, BASEPRI
    38ec:	f383 8812 	msr	BASEPRI_MAX, r3
    38f0:	f3bf 8f6f 	isb	sy
	if (likely(mutex->owner != NULL)) {
    38f4:	68a0      	ldr	r0, [r4, #8]
    38f6:	b1d0      	cbz	r0, 392e <z_impl_k_mutex_lock+0xde>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    38f8:	6823      	ldr	r3, [r4, #0]
			new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    38fa:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    38fc:	429c      	cmp	r4, r3
    38fe:	d00a      	beq.n	3916 <z_impl_k_mutex_lock+0xc6>
    3900:	b14b      	cbz	r3, 3916 <z_impl_k_mutex_lock+0xc6>
    3902:	f993 300e 	ldrsb.w	r3, [r3, #14]
    3906:	4299      	cmp	r1, r3
    3908:	bfa8      	it	ge
    390a:	4619      	movge	r1, r3
    390c:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    3910:	4299      	cmp	r1, r3
    3912:	bfb8      	it	lt
    3914:	4619      	movlt	r1, r3
		resched = adjust_owner_prio(mutex, new_prio) || resched;
    3916:	f001 fcfb 	bl	5310 <adjust_owner_prio.isra.0>
    391a:	b140      	cbz	r0, 392e <z_impl_k_mutex_lock+0xde>
		z_reschedule(&lock, key);
    391c:	4631      	mov	r1, r6
    391e:	4808      	ldr	r0, [pc, #32]	; (3940 <z_impl_k_mutex_lock+0xf0>)
    3920:	f000 fa3c 	bl	3d9c <z_reschedule>
	return -EAGAIN;
    3924:	f06f 000a 	mvn.w	r0, #10
    3928:	e7af      	b.n	388a <z_impl_k_mutex_lock+0x3a>
	bool resched = false;
    392a:	2500      	movs	r5, #0
    392c:	e7d1      	b.n	38d2 <z_impl_k_mutex_lock+0x82>
	if (resched) {
    392e:	2d00      	cmp	r5, #0
    3930:	d1f4      	bne.n	391c <z_impl_k_mutex_lock+0xcc>
	__asm__ volatile(
    3932:	f386 8811 	msr	BASEPRI, r6
    3936:	f3bf 8f6f 	isb	sy
    393a:	e7f3      	b.n	3924 <z_impl_k_mutex_lock+0xd4>
    393c:	20000928 	.word	0x20000928
    3940:	20000b3c 	.word	0x20000b3c

00003944 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    3944:	b538      	push	{r3, r4, r5, lr}

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    3946:	6883      	ldr	r3, [r0, #8]
{
    3948:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    394a:	b36b      	cbz	r3, 39a8 <z_impl_k_mutex_unlock+0x64>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    394c:	4a19      	ldr	r2, [pc, #100]	; (39b4 <z_impl_k_mutex_unlock+0x70>)
    394e:	6892      	ldr	r2, [r2, #8]
    3950:	4293      	cmp	r3, r2
    3952:	d12c      	bne.n	39ae <z_impl_k_mutex_unlock+0x6a>

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    3954:	68c3      	ldr	r3, [r0, #12]
    3956:	2b01      	cmp	r3, #1
    3958:	d903      	bls.n	3962 <z_impl_k_mutex_unlock+0x1e>
		mutex->lock_count--;
    395a:	3b01      	subs	r3, #1
    395c:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	return 0;
    395e:	2000      	movs	r0, #0
}
    3960:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    3962:	f04f 0320 	mov.w	r3, #32
    3966:	f3ef 8511 	mrs	r5, BASEPRI
    396a:	f383 8812 	msr	BASEPRI_MAX, r3
    396e:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    3972:	6901      	ldr	r1, [r0, #16]
    3974:	6880      	ldr	r0, [r0, #8]
    3976:	f001 fccb 	bl	5310 <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    397a:	4620      	mov	r0, r4
    397c:	f001 fd53 	bl	5426 <z_unpend_first_thread>
	mutex->owner = new_owner;
    3980:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    3982:	b158      	cbz	r0, 399c <z_impl_k_mutex_unlock+0x58>
		mutex->owner_orig_prio = new_owner->base.prio;
    3984:	f990 200e 	ldrsb.w	r2, [r0, #14]
    3988:	6122      	str	r2, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    398a:	2200      	movs	r2, #0
    398c:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    398e:	f001 fd2a 	bl	53e6 <z_ready_thread>
		z_reschedule(&lock, key);
    3992:	4629      	mov	r1, r5
    3994:	4808      	ldr	r0, [pc, #32]	; (39b8 <z_impl_k_mutex_unlock+0x74>)
    3996:	f000 fa01 	bl	3d9c <z_reschedule>
    399a:	e7e0      	b.n	395e <z_impl_k_mutex_unlock+0x1a>
		mutex->lock_count = 0U;
    399c:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    399e:	f385 8811 	msr	BASEPRI, r5
    39a2:	f3bf 8f6f 	isb	sy
    39a6:	e7da      	b.n	395e <z_impl_k_mutex_unlock+0x1a>
		return -EINVAL;
    39a8:	f06f 0015 	mvn.w	r0, #21
    39ac:	e7d8      	b.n	3960 <z_impl_k_mutex_unlock+0x1c>
		return -EPERM;
    39ae:	f04f 30ff 	mov.w	r0, #4294967295
    39b2:	e7d5      	b.n	3960 <z_impl_k_mutex_unlock+0x1c>
    39b4:	20000928 	.word	0x20000928
    39b8:	20000b3c 	.word	0x20000b3c

000039bc <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    39bc:	b538      	push	{r3, r4, r5, lr}
    39be:	4604      	mov	r4, r0
	__asm__ volatile(
    39c0:	f04f 0320 	mov.w	r3, #32
    39c4:	f3ef 8511 	mrs	r5, BASEPRI
    39c8:	f383 8812 	msr	BASEPRI_MAX, r3
    39cc:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    39d0:	f001 fd29 	bl	5426 <z_unpend_first_thread>

	if (thread != NULL) {
    39d4:	b148      	cbz	r0, 39ea <z_impl_k_sem_give+0x2e>
    39d6:	2200      	movs	r2, #0
    39d8:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    39da:	f001 fd04 	bl	53e6 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    39de:	4629      	mov	r1, r5

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    39e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    39e4:	4804      	ldr	r0, [pc, #16]	; (39f8 <z_impl_k_sem_give+0x3c>)
    39e6:	f000 b9d9 	b.w	3d9c <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    39ea:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    39ee:	429a      	cmp	r2, r3
    39f0:	bf18      	it	ne
    39f2:	3301      	addne	r3, #1
    39f4:	60a3      	str	r3, [r4, #8]
}
    39f6:	e7f2      	b.n	39de <z_impl_k_sem_give+0x22>
    39f8:	20000b3c 	.word	0x20000b3c

000039fc <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    39fc:	b513      	push	{r0, r1, r4, lr}
    39fe:	f04f 0420 	mov.w	r4, #32
    3a02:	f3ef 8111 	mrs	r1, BASEPRI
    3a06:	f384 8812 	msr	BASEPRI_MAX, r4
    3a0a:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    3a0e:	6884      	ldr	r4, [r0, #8]
    3a10:	b144      	cbz	r4, 3a24 <z_impl_k_sem_take+0x28>
		sem->count--;
    3a12:	3c01      	subs	r4, #1
    3a14:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    3a16:	f381 8811 	msr	BASEPRI, r1
    3a1a:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    3a1e:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    3a20:	b002      	add	sp, #8
    3a22:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    3a24:	ea52 0403 	orrs.w	r4, r2, r3
    3a28:	d106      	bne.n	3a38 <z_impl_k_sem_take+0x3c>
    3a2a:	f381 8811 	msr	BASEPRI, r1
    3a2e:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    3a32:	f06f 000f 	mvn.w	r0, #15
    3a36:	e7f3      	b.n	3a20 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    3a38:	e9cd 2300 	strd	r2, r3, [sp]
    3a3c:	4602      	mov	r2, r0
    3a3e:	4802      	ldr	r0, [pc, #8]	; (3a48 <z_impl_k_sem_take+0x4c>)
    3a40:	f000 f948 	bl	3cd4 <z_pend_curr>
	return ret;
    3a44:	e7ec      	b.n	3a20 <z_impl_k_sem_take+0x24>
    3a46:	bf00      	nop
    3a48:	20000b3c 	.word	0x20000b3c

00003a4c <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
    3a4c:	b538      	push	{r3, r4, r5, lr}
	int ret = slice_ticks;
    3a4e:	4d07      	ldr	r5, [pc, #28]	; (3a6c <z_reset_time_slice+0x20>)
    3a50:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
    3a52:	b154      	cbz	r4, 3a6a <z_reset_time_slice+0x1e>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    3a54:	f7fe ff7a 	bl	294c <sys_clock_elapsed>
    3a58:	4b05      	ldr	r3, [pc, #20]	; (3a70 <z_reset_time_slice+0x24>)
    3a5a:	4404      	add	r4, r0
    3a5c:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    3a5e:	6828      	ldr	r0, [r5, #0]
    3a60:	2100      	movs	r1, #0
	}
}
    3a62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_set_timeout_expiry(slice_time(curr), false);
    3a66:	f001 bd36 	b.w	54d6 <z_set_timeout_expiry>
}
    3a6a:	bd38      	pop	{r3, r4, r5, pc}
    3a6c:	20000958 	.word	0x20000958
    3a70:	20000928 	.word	0x20000928

00003a74 <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
    3a74:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    3a76:	4d0d      	ldr	r5, [pc, #52]	; (3aac <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x14>)
    3a78:	462b      	mov	r3, r5
    3a7a:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3a7e:	429c      	cmp	r4, r3
    3a80:	d000      	beq.n	3a84 <update_cache+0x10>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    3a82:	b904      	cbnz	r4, 3a86 <update_cache+0x12>
    3a84:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    3a86:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    3a88:	b938      	cbnz	r0, 3a9a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2>
	if (z_is_thread_prevented_from_running(_current)) {
    3a8a:	7b5a      	ldrb	r2, [r3, #13]
    3a8c:	06d2      	lsls	r2, r2, #27
    3a8e:	d104      	bne.n	3a9a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    3a90:	69a2      	ldr	r2, [r4, #24]
    3a92:	b912      	cbnz	r2, 3a9a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2>
	if (is_preempt(_current) || is_metairq(thread)) {
    3a94:	89da      	ldrh	r2, [r3, #14]
    3a96:	2a7f      	cmp	r2, #127	; 0x7f
    3a98:	d805      	bhi.n	3aa6 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xe>
#ifndef CONFIG_SMP
	struct k_thread *thread = next_up();

	if (should_preempt(thread, preempt_ok)) {
#ifdef CONFIG_TIMESLICING
		if (thread != _current) {
    3a9a:	429c      	cmp	r4, r3
    3a9c:	d002      	beq.n	3aa4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xc>
			z_reset_time_slice(thread);
    3a9e:	4620      	mov	r0, r4
    3aa0:	f7ff ffd4 	bl	3a4c <z_reset_time_slice>
		}
#endif
		update_metairq_preempt(thread);
		_kernel.ready_q.cache = thread;
    3aa4:	4623      	mov	r3, r4
    3aa6:	61eb      	str	r3, [r5, #28]
	 * thread because if the thread gets preempted for whatever
	 * reason the scheduler will make the same decision anyway.
	 */
	_current_cpu->swap_ok = preempt_ok;
#endif
}
    3aa8:	bd38      	pop	{r3, r4, r5, pc}
    3aaa:	bf00      	nop
    3aac:	20000928 	.word	0x20000928

00003ab0 <move_thread_to_end_of_prio_q>:
{
    3ab0:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    3ab2:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
    3ab6:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    3ab8:	2a00      	cmp	r2, #0
	return (thread->base.thread_state & state) != 0U;
    3aba:	7b43      	ldrb	r3, [r0, #13]
    3abc:	da04      	bge.n	3ac8 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3abe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3ac2:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    3ac4:	f001 fc33 	bl	532e <sys_dlist_remove>
	return list->head == list;
    3ac8:	4a15      	ldr	r2, [pc, #84]	; (3b20 <move_thread_to_end_of_prio_q+0x70>)
	thread->base.thread_state |= _THREAD_QUEUED;
    3aca:	7b4b      	ldrb	r3, [r1, #13]
    3acc:	4610      	mov	r0, r2
    3ace:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3ad2:	734b      	strb	r3, [r1, #13]
    3ad4:	f850 3f20 	ldr.w	r3, [r0, #32]!
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    3ad8:	6a54      	ldr	r4, [r2, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3ada:	4283      	cmp	r3, r0
    3adc:	bf08      	it	eq
    3ade:	2300      	moveq	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3ae0:	b923      	cbnz	r3, 3aec <move_thread_to_end_of_prio_q+0x3c>
static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
	node->prev = tail;
    3ae2:	e9c1 0400 	strd	r0, r4, [r1]

	tail->next = node;
    3ae6:	6021      	str	r1, [r4, #0]
	list->tail = node;
    3ae8:	6251      	str	r1, [r2, #36]	; 0x24
}
    3aea:	e00c      	b.n	3b06 <move_thread_to_end_of_prio_q+0x56>
	int32_t b1 = thread_1->base.prio;
    3aec:	f991 500e 	ldrsb.w	r5, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    3af0:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    3af4:	42b5      	cmp	r5, r6
    3af6:	d00e      	beq.n	3b16 <move_thread_to_end_of_prio_q+0x66>
		if (z_sched_prio_cmp(thread, t) > 0) {
    3af8:	42ae      	cmp	r6, r5
    3afa:	dd0c      	ble.n	3b16 <move_thread_to_end_of_prio_q+0x66>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    3afc:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    3afe:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    3b02:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    3b04:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    3b06:	6890      	ldr	r0, [r2, #8]
}
    3b08:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    3b0c:	1a43      	subs	r3, r0, r1
    3b0e:	4258      	negs	r0, r3
    3b10:	4158      	adcs	r0, r3
    3b12:	f7ff bfaf 	b.w	3a74 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    3b16:	429c      	cmp	r4, r3
    3b18:	d0e3      	beq.n	3ae2 <move_thread_to_end_of_prio_q+0x32>
    3b1a:	681b      	ldr	r3, [r3, #0]
    3b1c:	e7e0      	b.n	3ae0 <move_thread_to_end_of_prio_q+0x30>
    3b1e:	bf00      	nop
    3b20:	20000928 	.word	0x20000928

00003b24 <ready_thread>:
{
    3b24:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    3b26:	f990 300d 	ldrsb.w	r3, [r0, #13]
    3b2a:	7b42      	ldrb	r2, [r0, #13]
    3b2c:	2b00      	cmp	r3, #0
    3b2e:	db29      	blt.n	3b84 <ready_thread+0x60>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    3b30:	06d3      	lsls	r3, r2, #27
    3b32:	d127      	bne.n	3b84 <ready_thread+0x60>
	return node->next != NULL;
    3b34:	6983      	ldr	r3, [r0, #24]
    3b36:	bb2b      	cbnz	r3, 3b84 <ready_thread+0x60>
	return list->head == list;
    3b38:	4913      	ldr	r1, [pc, #76]	; (3b88 <ready_thread+0x64>)
	thread->base.thread_state |= _THREAD_QUEUED;
    3b3a:	f062 027f 	orn	r2, r2, #127	; 0x7f
    3b3e:	7342      	strb	r2, [r0, #13]
    3b40:	460a      	mov	r2, r1
    3b42:	f852 4f20 	ldr.w	r4, [r2, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3b46:	4294      	cmp	r4, r2
    3b48:	bf18      	it	ne
    3b4a:	4623      	movne	r3, r4
	return (node == list->tail) ? NULL : node->next;
    3b4c:	6a4c      	ldr	r4, [r1, #36]	; 0x24
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3b4e:	b923      	cbnz	r3, 3b5a <ready_thread+0x36>
	node->prev = tail;
    3b50:	e9c0 2400 	strd	r2, r4, [r0]
	tail->next = node;
    3b54:	6020      	str	r0, [r4, #0]
	list->tail = node;
    3b56:	6248      	str	r0, [r1, #36]	; 0x24
}
    3b58:	e00c      	b.n	3b74 <ready_thread+0x50>
	int32_t b1 = thread_1->base.prio;
    3b5a:	f990 500e 	ldrsb.w	r5, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    3b5e:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    3b62:	42b5      	cmp	r5, r6
    3b64:	d00a      	beq.n	3b7c <ready_thread+0x58>
		if (z_sched_prio_cmp(thread, t) > 0) {
    3b66:	42ae      	cmp	r6, r5
    3b68:	dd08      	ble.n	3b7c <ready_thread+0x58>
	sys_dnode_t *const prev = successor->prev;
    3b6a:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    3b6c:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    3b70:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    3b72:	6058      	str	r0, [r3, #4]
		update_cache(0);
    3b74:	2000      	movs	r0, #0
}
    3b76:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    3b78:	f7ff bf7c 	b.w	3a74 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    3b7c:	42a3      	cmp	r3, r4
    3b7e:	d0e7      	beq.n	3b50 <ready_thread+0x2c>
    3b80:	681b      	ldr	r3, [r3, #0]
    3b82:	e7e4      	b.n	3b4e <ready_thread+0x2a>
}
    3b84:	bc70      	pop	{r4, r5, r6}
    3b86:	4770      	bx	lr
    3b88:	20000928 	.word	0x20000928

00003b8c <unready_thread>:
{
    3b8c:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    3b8e:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
    3b92:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    3b94:	2a00      	cmp	r2, #0
	return (thread->base.thread_state & state) != 0U;
    3b96:	7b43      	ldrb	r3, [r0, #13]
    3b98:	da04      	bge.n	3ba4 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3b9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3b9e:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3ba0:	f001 fbc5 	bl	532e <sys_dlist_remove>
	update_cache(thread == _current);
    3ba4:	4b04      	ldr	r3, [pc, #16]	; (3bb8 <unready_thread+0x2c>)
    3ba6:	6898      	ldr	r0, [r3, #8]
    3ba8:	1a43      	subs	r3, r0, r1
    3baa:	4258      	negs	r0, r3
    3bac:	4158      	adcs	r0, r3
}
    3bae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    3bb2:	f7ff bf5f 	b.w	3a74 <update_cache>
    3bb6:	bf00      	nop
    3bb8:	20000928 	.word	0x20000928

00003bbc <pend_locked>:
{
    3bbc:	b570      	push	{r4, r5, r6, lr}
    3bbe:	4615      	mov	r5, r2
    3bc0:	461c      	mov	r4, r3
    3bc2:	4606      	mov	r6, r0
	add_to_waitq_locked(thread, wait_q);
    3bc4:	f001 fbe7 	bl	5396 <add_to_waitq_locked>
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3bc8:	f1b4 3fff 	cmp.w	r4, #4294967295
    3bcc:	bf08      	it	eq
    3bce:	f1b5 3fff 	cmpeq.w	r5, #4294967295
    3bd2:	d008      	beq.n	3be6 <pend_locked+0x2a>
    3bd4:	462a      	mov	r2, r5
    3bd6:	4623      	mov	r3, r4
    3bd8:	f106 0018 	add.w	r0, r6, #24
    3bdc:	4902      	ldr	r1, [pc, #8]	; (3be8 <pend_locked+0x2c>)
}
    3bde:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    3be2:	f000 bae3 	b.w	41ac <z_add_timeout>
    3be6:	bd70      	pop	{r4, r5, r6, pc}
    3be8:	00005353 	.word	0x00005353

00003bec <k_sched_time_slice_set>:
{
    3bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3bee:	4604      	mov	r4, r0
    3bf0:	460d      	mov	r5, r1
	__asm__ volatile(
    3bf2:	f04f 0320 	mov.w	r3, #32
    3bf6:	f3ef 8711 	mrs	r7, BASEPRI
    3bfa:	f383 8812 	msr	BASEPRI_MAX, r3
    3bfe:	f3bf 8f6f 	isb	sy
			return (uint32_t)((t * to_hz + off) / from_hz);
    3c02:	2600      	movs	r6, #0
    3c04:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    3c08:	f240 30e7 	movw	r0, #999	; 0x3e7
    3c0c:	4631      	mov	r1, r6
    3c0e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3c12:	2300      	movs	r3, #0
    3c14:	fbe4 010c 	umlal	r0, r1, r4, ip
    3c18:	f7fc fa9c 	bl	154 <__aeabi_uldivmod>
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    3c1c:	42b4      	cmp	r4, r6
    3c1e:	dd02      	ble.n	3c26 <k_sched_time_slice_set+0x3a>
			slice_ticks = MAX(2, slice_ticks);
    3c20:	2802      	cmp	r0, #2
    3c22:	bfb8      	it	lt
    3c24:	2002      	movlt	r0, #2
		slice_ticks = k_ms_to_ticks_ceil32(slice);
    3c26:	4a07      	ldr	r2, [pc, #28]	; (3c44 <k_sched_time_slice_set+0x58>)
		_current_cpu->slice_ticks = 0;
    3c28:	4b07      	ldr	r3, [pc, #28]	; (3c48 <k_sched_time_slice_set+0x5c>)
		slice_ticks = k_ms_to_ticks_ceil32(slice);
    3c2a:	6010      	str	r0, [r2, #0]
		slice_max_prio = prio;
    3c2c:	4a07      	ldr	r2, [pc, #28]	; (3c4c <k_sched_time_slice_set+0x60>)
		z_reset_time_slice(_current);
    3c2e:	6898      	ldr	r0, [r3, #8]
		_current_cpu->slice_ticks = 0;
    3c30:	611e      	str	r6, [r3, #16]
		slice_max_prio = prio;
    3c32:	6015      	str	r5, [r2, #0]
		z_reset_time_slice(_current);
    3c34:	f7ff ff0a 	bl	3a4c <z_reset_time_slice>
	__asm__ volatile(
    3c38:	f387 8811 	msr	BASEPRI, r7
    3c3c:	f3bf 8f6f 	isb	sy
}
    3c40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3c42:	bf00      	nop
    3c44:	20000958 	.word	0x20000958
    3c48:	20000928 	.word	0x20000928
    3c4c:	20000954 	.word	0x20000954

00003c50 <z_time_slice>:
{
    3c50:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    3c52:	f04f 0320 	mov.w	r3, #32
    3c56:	f3ef 8511 	mrs	r5, BASEPRI
    3c5a:	f383 8812 	msr	BASEPRI_MAX, r3
    3c5e:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    3c62:	4b17      	ldr	r3, [pc, #92]	; (3cc0 <z_time_slice+0x70>)
    3c64:	4a17      	ldr	r2, [pc, #92]	; (3cc4 <z_time_slice+0x74>)
    3c66:	689c      	ldr	r4, [r3, #8]
    3c68:	6811      	ldr	r1, [r2, #0]
    3c6a:	428c      	cmp	r4, r1
    3c6c:	d107      	bne.n	3c7e <z_time_slice+0x2e>
	z_reset_time_slice(curr);
    3c6e:	4620      	mov	r0, r4
    3c70:	f7ff feec 	bl	3a4c <z_reset_time_slice>
	__asm__ volatile(
    3c74:	f385 8811 	msr	BASEPRI, r5
    3c78:	f3bf 8f6f 	isb	sy
}
    3c7c:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    3c7e:	2100      	movs	r1, #0
    3c80:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
    3c82:	4a11      	ldr	r2, [pc, #68]	; (3cc8 <z_time_slice+0x78>)
	if (slice_time(_current) && sliceable(_current)) {
    3c84:	6812      	ldr	r2, [r2, #0]
    3c86:	b1c2      	cbz	r2, 3cba <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    3c88:	89e2      	ldrh	r2, [r4, #14]
    3c8a:	2a7f      	cmp	r2, #127	; 0x7f
    3c8c:	d815      	bhi.n	3cba <z_time_slice+0x6a>
		&& !z_is_thread_prevented_from_running(thread)
    3c8e:	7b62      	ldrb	r2, [r4, #13]
    3c90:	06d2      	lsls	r2, r2, #27
    3c92:	d112      	bne.n	3cba <z_time_slice+0x6a>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    3c94:	4a0d      	ldr	r2, [pc, #52]	; (3ccc <z_time_slice+0x7c>)
    3c96:	f994 100e 	ldrsb.w	r1, [r4, #14]
    3c9a:	6812      	ldr	r2, [r2, #0]
    3c9c:	4291      	cmp	r1, r2
    3c9e:	db0c      	blt.n	3cba <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    3ca0:	4a0b      	ldr	r2, [pc, #44]	; (3cd0 <z_time_slice+0x80>)
    3ca2:	4294      	cmp	r4, r2
    3ca4:	d009      	beq.n	3cba <z_time_slice+0x6a>
		if (ticks >= _current_cpu->slice_ticks) {
    3ca6:	691a      	ldr	r2, [r3, #16]
    3ca8:	4282      	cmp	r2, r0
    3caa:	dc03      	bgt.n	3cb4 <z_time_slice+0x64>
		move_thread_to_end_of_prio_q(curr);
    3cac:	4620      	mov	r0, r4
    3cae:	f7ff feff 	bl	3ab0 <move_thread_to_end_of_prio_q>
    3cb2:	e7dc      	b.n	3c6e <z_time_slice+0x1e>
			_current_cpu->slice_ticks -= ticks;
    3cb4:	1a12      	subs	r2, r2, r0
		_current_cpu->slice_ticks = 0;
    3cb6:	611a      	str	r2, [r3, #16]
    3cb8:	e7dc      	b.n	3c74 <z_time_slice+0x24>
    3cba:	2200      	movs	r2, #0
    3cbc:	e7fb      	b.n	3cb6 <z_time_slice+0x66>
    3cbe:	bf00      	nop
    3cc0:	20000928 	.word	0x20000928
    3cc4:	20000950 	.word	0x20000950
    3cc8:	20000958 	.word	0x20000958
    3ccc:	20000954 	.word	0x20000954
    3cd0:	200001e8 	.word	0x200001e8

00003cd4 <z_pend_curr>:
{
    3cd4:	b570      	push	{r4, r5, r6, lr}
	pending_current = _current;
    3cd6:	480c      	ldr	r0, [pc, #48]	; (3d08 <z_pend_curr+0x34>)
    3cd8:	4d0c      	ldr	r5, [pc, #48]	; (3d0c <z_pend_curr+0x38>)
    3cda:	6886      	ldr	r6, [r0, #8]
{
    3cdc:	460c      	mov	r4, r1
	pending_current = _current;
    3cde:	602e      	str	r6, [r5, #0]
{
    3ce0:	4611      	mov	r1, r2
    3ce2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
	__asm__ volatile(
    3ce6:	f04f 0620 	mov.w	r6, #32
    3cea:	f3ef 8511 	mrs	r5, BASEPRI
    3cee:	f386 8812 	msr	BASEPRI_MAX, r6
    3cf2:	f3bf 8f6f 	isb	sy
	pend_locked(_current, wait_q, timeout);
    3cf6:	6880      	ldr	r0, [r0, #8]
    3cf8:	f7ff ff60 	bl	3bbc <pend_locked>
	ret = arch_swap(key);
    3cfc:	4620      	mov	r0, r4
}
    3cfe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    3d02:	f7fd bbb1 	b.w	1468 <arch_swap>
    3d06:	bf00      	nop
    3d08:	20000928 	.word	0x20000928
    3d0c:	20000950 	.word	0x20000950

00003d10 <z_set_prio>:
{
    3d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3d12:	4604      	mov	r4, r0
    3d14:	f04f 0320 	mov.w	r3, #32
    3d18:	f3ef 8611 	mrs	r6, BASEPRI
    3d1c:	f383 8812 	msr	BASEPRI_MAX, r3
    3d20:	f3bf 8f6f 	isb	sy
	uint8_t state = thread->base.thread_state;
    3d24:	7b43      	ldrb	r3, [r0, #13]
				thread->base.prio = prio;
    3d26:	b249      	sxtb	r1, r1
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    3d28:	06da      	lsls	r2, r3, #27
    3d2a:	d119      	bne.n	3d60 <z_set_prio+0x50>
	return node->next != NULL;
    3d2c:	6985      	ldr	r5, [r0, #24]
    3d2e:	b9bd      	cbnz	r5, 3d60 <z_set_prio+0x50>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3d30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3d34:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3d36:	f001 fafa 	bl	532e <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    3d3a:	7b43      	ldrb	r3, [r0, #13]
	return list->head == list;
    3d3c:	4a16      	ldr	r2, [pc, #88]	; (3d98 <z_set_prio+0x88>)
    3d3e:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3d42:	7343      	strb	r3, [r0, #13]
    3d44:	4613      	mov	r3, r2
				thread->base.prio = prio;
    3d46:	7381      	strb	r1, [r0, #14]
    3d48:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3d4c:	4298      	cmp	r0, r3
    3d4e:	bf18      	it	ne
    3d50:	4605      	movne	r5, r0
	return (node == list->tail) ? NULL : node->next;
    3d52:	6a50      	ldr	r0, [r2, #36]	; 0x24
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3d54:	b95d      	cbnz	r5, 3d6e <z_set_prio+0x5e>
	node->prev = tail;
    3d56:	e9c4 3000 	strd	r3, r0, [r4]
	tail->next = node;
    3d5a:	6004      	str	r4, [r0, #0]
	list->tail = node;
    3d5c:	6254      	str	r4, [r2, #36]	; 0x24
}
    3d5e:	e011      	b.n	3d84 <z_set_prio+0x74>
    3d60:	2000      	movs	r0, #0
			thread->base.prio = prio;
    3d62:	73a1      	strb	r1, [r4, #14]
	__asm__ volatile(
    3d64:	f386 8811 	msr	BASEPRI, r6
    3d68:	f3bf 8f6f 	isb	sy
}
    3d6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	int32_t b2 = thread_2->base.prio;
    3d6e:	f995 700e 	ldrsb.w	r7, [r5, #14]
	if (b1 != b2) {
    3d72:	42b9      	cmp	r1, r7
    3d74:	d00b      	beq.n	3d8e <z_set_prio+0x7e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    3d76:	428f      	cmp	r7, r1
    3d78:	dd09      	ble.n	3d8e <z_set_prio+0x7e>
	sys_dnode_t *const prev = successor->prev;
    3d7a:	686b      	ldr	r3, [r5, #4]
	node->next = successor;
    3d7c:	e9c4 5300 	strd	r5, r3, [r4]
	prev->next = node;
    3d80:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    3d82:	606c      	str	r4, [r5, #4]
			update_cache(1);
    3d84:	2001      	movs	r0, #1
    3d86:	f7ff fe75 	bl	3a74 <update_cache>
    3d8a:	2001      	movs	r0, #1
    3d8c:	e7ea      	b.n	3d64 <z_set_prio+0x54>
	return (node == list->tail) ? NULL : node->next;
    3d8e:	42a8      	cmp	r0, r5
    3d90:	d0e1      	beq.n	3d56 <z_set_prio+0x46>
    3d92:	682d      	ldr	r5, [r5, #0]
    3d94:	e7de      	b.n	3d54 <z_set_prio+0x44>
    3d96:	bf00      	nop
    3d98:	20000928 	.word	0x20000928

00003d9c <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    3d9c:	b949      	cbnz	r1, 3db2 <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    3d9e:	f3ef 8005 	mrs	r0, IPSR
    3da2:	b930      	cbnz	r0, 3db2 <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    3da4:	4b05      	ldr	r3, [pc, #20]	; (3dbc <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    3da6:	69da      	ldr	r2, [r3, #28]
    3da8:	689b      	ldr	r3, [r3, #8]
    3daa:	429a      	cmp	r2, r3
    3dac:	d001      	beq.n	3db2 <z_reschedule+0x16>
    3dae:	f7fd bb5b 	b.w	1468 <arch_swap>
    3db2:	f381 8811 	msr	BASEPRI, r1
    3db6:	f3bf 8f6f 	isb	sy
}
    3dba:	4770      	bx	lr
    3dbc:	20000928 	.word	0x20000928

00003dc0 <z_sched_start>:
{
    3dc0:	b510      	push	{r4, lr}
	__asm__ volatile(
    3dc2:	f04f 0220 	mov.w	r2, #32
    3dc6:	f3ef 8411 	mrs	r4, BASEPRI
    3dca:	f382 8812 	msr	BASEPRI_MAX, r2
    3dce:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    3dd2:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    3dd4:	0751      	lsls	r1, r2, #29
    3dd6:	d404      	bmi.n	3de2 <z_sched_start+0x22>
	__asm__ volatile(
    3dd8:	f384 8811 	msr	BASEPRI, r4
    3ddc:	f3bf 8f6f 	isb	sy
}
    3de0:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    3de2:	f022 0204 	bic.w	r2, r2, #4
    3de6:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    3de8:	f7ff fe9c 	bl	3b24 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    3dec:	4621      	mov	r1, r4
}
    3dee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    3df2:	4801      	ldr	r0, [pc, #4]	; (3df8 <z_sched_start+0x38>)
    3df4:	f7ff bfd2 	b.w	3d9c <z_reschedule>
    3df8:	20000b3c 	.word	0x20000b3c

00003dfc <z_impl_k_thread_suspend>:
{
    3dfc:	b570      	push	{r4, r5, r6, lr}
    3dfe:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    3e00:	3018      	adds	r0, #24
    3e02:	f001 fb42 	bl	548a <z_abort_timeout>
	__asm__ volatile(
    3e06:	f04f 0320 	mov.w	r3, #32
    3e0a:	f3ef 8611 	mrs	r6, BASEPRI
    3e0e:	f383 8812 	msr	BASEPRI_MAX, r3
    3e12:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    3e16:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    3e1a:	7b63      	ldrb	r3, [r4, #13]
    3e1c:	2a00      	cmp	r2, #0
    3e1e:	da05      	bge.n	3e2c <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3e20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	sys_dlist_remove(&thread->base.qnode_dlist);
    3e24:	4620      	mov	r0, r4
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3e26:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3e28:	f001 fa81 	bl	532e <sys_dlist_remove>
		update_cache(thread == _current);
    3e2c:	4d0b      	ldr	r5, [pc, #44]	; (3e5c <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    3e2e:	7b63      	ldrb	r3, [r4, #13]
    3e30:	68a8      	ldr	r0, [r5, #8]
    3e32:	f043 0310 	orr.w	r3, r3, #16
    3e36:	7363      	strb	r3, [r4, #13]
    3e38:	1b03      	subs	r3, r0, r4
    3e3a:	4258      	negs	r0, r3
    3e3c:	4158      	adcs	r0, r3
    3e3e:	f7ff fe19 	bl	3a74 <update_cache>
	__asm__ volatile(
    3e42:	f386 8811 	msr	BASEPRI, r6
    3e46:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    3e4a:	68ab      	ldr	r3, [r5, #8]
    3e4c:	42a3      	cmp	r3, r4
    3e4e:	d103      	bne.n	3e58 <z_impl_k_thread_suspend+0x5c>
}
    3e50:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    3e54:	f001 bb0f 	b.w	5476 <z_reschedule_unlocked>
}
    3e58:	bd70      	pop	{r4, r5, r6, pc}
    3e5a:	bf00      	nop
    3e5c:	20000928 	.word	0x20000928

00003e60 <k_sched_lock>:
	__asm__ volatile(
    3e60:	f04f 0320 	mov.w	r3, #32
    3e64:	f3ef 8111 	mrs	r1, BASEPRI
    3e68:	f383 8812 	msr	BASEPRI_MAX, r3
    3e6c:	f3bf 8f6f 	isb	sy
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    3e70:	4b04      	ldr	r3, [pc, #16]	; (3e84 <k_sched_lock+0x24>)
    3e72:	689a      	ldr	r2, [r3, #8]
    3e74:	7bd3      	ldrb	r3, [r2, #15]
    3e76:	3b01      	subs	r3, #1
    3e78:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    3e7a:	f381 8811 	msr	BASEPRI, r1
    3e7e:	f3bf 8f6f 	isb	sy
}
    3e82:	4770      	bx	lr
    3e84:	20000928 	.word	0x20000928

00003e88 <k_sched_unlock>:
{
    3e88:	b510      	push	{r4, lr}
	__asm__ volatile(
    3e8a:	f04f 0320 	mov.w	r3, #32
    3e8e:	f3ef 8411 	mrs	r4, BASEPRI
    3e92:	f383 8812 	msr	BASEPRI_MAX, r3
    3e96:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    3e9a:	4b08      	ldr	r3, [pc, #32]	; (3ebc <k_sched_unlock+0x34>)
		update_cache(0);
    3e9c:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    3e9e:	689a      	ldr	r2, [r3, #8]
    3ea0:	7bd3      	ldrb	r3, [r2, #15]
    3ea2:	3301      	adds	r3, #1
    3ea4:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    3ea6:	f7ff fde5 	bl	3a74 <update_cache>
	__asm__ volatile(
    3eaa:	f384 8811 	msr	BASEPRI, r4
    3eae:	f3bf 8f6f 	isb	sy
}
    3eb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    3eb6:	f001 bade 	b.w	5476 <z_reschedule_unlocked>
    3eba:	bf00      	nop
    3ebc:	20000928 	.word	0x20000928

00003ec0 <z_sched_init>:
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    3ec0:	2100      	movs	r1, #0
	list->head = (sys_dnode_t *)list;
    3ec2:	4b04      	ldr	r3, [pc, #16]	; (3ed4 <z_sched_init+0x14>)
    3ec4:	4608      	mov	r0, r1
    3ec6:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    3eca:	e9c3 2208 	strd	r2, r2, [r3, #32]
    3ece:	f7ff be8d 	b.w	3bec <k_sched_time_slice_set>
    3ed2:	bf00      	nop
    3ed4:	20000928 	.word	0x20000928

00003ed8 <z_impl_k_yield>:
	return !(k_is_pre_kernel() || k_is_in_isr() ||
		 z_is_idle_thread_object(_current));
}

void z_impl_k_yield(void)
{
    3ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    3eda:	f04f 0320 	mov.w	r3, #32
    3ede:	f3ef 8511 	mrs	r5, BASEPRI
    3ee2:	f383 8812 	msr	BASEPRI_MAX, r3
    3ee6:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    3eea:	4919      	ldr	r1, [pc, #100]	; (3f50 <z_impl_k_yield+0x78>)
    3eec:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3eee:	7b43      	ldrb	r3, [r0, #13]
    3ef0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3ef4:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3ef6:	f001 fa1a 	bl	532e <sys_dlist_remove>
	return list->head == list;
    3efa:	4608      	mov	r0, r1
	}
	queue_thread(_current);
    3efc:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    3efe:	7b5a      	ldrb	r2, [r3, #13]
    3f00:	f062 027f 	orn	r2, r2, #127	; 0x7f
    3f04:	735a      	strb	r2, [r3, #13]
    3f06:	f850 2f20 	ldr.w	r2, [r0, #32]!
	return (node == list->tail) ? NULL : node->next;
    3f0a:	6a4c      	ldr	r4, [r1, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3f0c:	4282      	cmp	r2, r0
    3f0e:	bf08      	it	eq
    3f10:	2200      	moveq	r2, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3f12:	b922      	cbnz	r2, 3f1e <z_impl_k_yield+0x46>
	node->prev = tail;
    3f14:	e9c3 0400 	strd	r0, r4, [r3]
	tail->next = node;
    3f18:	6023      	str	r3, [r4, #0]
	list->tail = node;
    3f1a:	624b      	str	r3, [r1, #36]	; 0x24
}
    3f1c:	e00c      	b.n	3f38 <z_impl_k_yield+0x60>
	int32_t b1 = thread_1->base.prio;
    3f1e:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    3f22:	f992 700e 	ldrsb.w	r7, [r2, #14]
	if (b1 != b2) {
    3f26:	42be      	cmp	r6, r7
    3f28:	d00e      	beq.n	3f48 <z_impl_k_yield+0x70>
		if (z_sched_prio_cmp(thread, t) > 0) {
    3f2a:	42b7      	cmp	r7, r6
    3f2c:	dd0c      	ble.n	3f48 <z_impl_k_yield+0x70>
	sys_dnode_t *const prev = successor->prev;
    3f2e:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    3f30:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    3f34:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    3f36:	6053      	str	r3, [r2, #4]
	update_cache(1);
    3f38:	2001      	movs	r0, #1
    3f3a:	f7ff fd9b 	bl	3a74 <update_cache>
    3f3e:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    3f40:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    3f44:	f7fd ba90 	b.w	1468 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    3f48:	42a2      	cmp	r2, r4
    3f4a:	d0e3      	beq.n	3f14 <z_impl_k_yield+0x3c>
    3f4c:	6812      	ldr	r2, [r2, #0]
    3f4e:	e7e0      	b.n	3f12 <z_impl_k_yield+0x3a>
    3f50:	20000928 	.word	0x20000928

00003f54 <z_tick_sleep>:
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    3f54:	ea50 0301 	orrs.w	r3, r0, r1
{
    3f58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3f5c:	4605      	mov	r5, r0
    3f5e:	460e      	mov	r6, r1
	if (ticks == 0) {
    3f60:	d103      	bne.n	3f6a <z_tick_sleep+0x16>
	z_impl_k_yield();
    3f62:	f7ff ffb9 	bl	3ed8 <z_impl_k_yield>
		k_yield();
		return 0;
    3f66:	2000      	movs	r0, #0
    3f68:	e02c      	b.n	3fc4 <z_tick_sleep+0x70>
	}

	k_timeout_t timeout = Z_TIMEOUT_TICKS(ticks);
	if (Z_TICK_ABS(ticks) <= 0) {
    3f6a:	1c83      	adds	r3, r0, #2
    3f6c:	f171 33ff 	sbcs.w	r3, r1, #4294967295
    3f70:	db2a      	blt.n	3fc8 <z_tick_sleep+0x74>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    3f72:	f001 facc 	bl	550e <sys_clock_tick_get_32>
    3f76:	1944      	adds	r4, r0, r5
    3f78:	f04f 0320 	mov.w	r3, #32
    3f7c:	f3ef 8811 	mrs	r8, BASEPRI
    3f80:	f383 8812 	msr	BASEPRI_MAX, r3
    3f84:	f3bf 8f6f 	isb	sy
	}

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
    3f88:	4f11      	ldr	r7, [pc, #68]	; (3fd0 <z_tick_sleep+0x7c>)
    3f8a:	4b12      	ldr	r3, [pc, #72]	; (3fd4 <z_tick_sleep+0x80>)
    3f8c:	68b8      	ldr	r0, [r7, #8]
    3f8e:	6018      	str	r0, [r3, #0]
#endif
	unready_thread(_current);
    3f90:	f7ff fdfc 	bl	3b8c <unready_thread>
	z_add_thread_timeout(_current, timeout);
    3f94:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    3f96:	4910      	ldr	r1, [pc, #64]	; (3fd8 <z_tick_sleep+0x84>)
    3f98:	462a      	mov	r2, r5
    3f9a:	4633      	mov	r3, r6
    3f9c:	3018      	adds	r0, #24
    3f9e:	f000 f905 	bl	41ac <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    3fa2:	68ba      	ldr	r2, [r7, #8]
    3fa4:	4640      	mov	r0, r8
	thread->base.thread_state |= _THREAD_SUSPENDED;
    3fa6:	7b53      	ldrb	r3, [r2, #13]
    3fa8:	f043 0310 	orr.w	r3, r3, #16
    3fac:	7353      	strb	r3, [r2, #13]
    3fae:	f7fd fa5b 	bl	1468 <arch_swap>

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");

	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    3fb2:	f001 faac 	bl	550e <sys_clock_tick_get_32>
    3fb6:	1a20      	subs	r0, r4, r0
    3fb8:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    3fbc:	2801      	cmp	r0, #1
    3fbe:	f173 0300 	sbcs.w	r3, r3, #0
    3fc2:	dbd0      	blt.n	3f66 <z_tick_sleep+0x12>
		return ticks;
	}
#endif

	return 0;
}
    3fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    3fc8:	f06f 0401 	mvn.w	r4, #1
    3fcc:	1a24      	subs	r4, r4, r0
    3fce:	e7d3      	b.n	3f78 <z_tick_sleep+0x24>
    3fd0:	20000928 	.word	0x20000928
    3fd4:	20000950 	.word	0x20000950
    3fd8:	00005353 	.word	0x00005353

00003fdc <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3fdc:	f1b1 3fff 	cmp.w	r1, #4294967295
    3fe0:	bf08      	it	eq
    3fe2:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    3fe6:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3fe8:	d106      	bne.n	3ff8 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    3fea:	4b08      	ldr	r3, [pc, #32]	; (400c <CONFIG_FPROTECT_BLOCK_SIZE+0xc>)
    3fec:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    3fee:	f7ff ff05 	bl	3dfc <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    3ff2:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    3ff6:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    3ff8:	f7ff ffac 	bl	3f54 <z_tick_sleep>
			return ((t * to_hz + off) / from_hz);
    3ffc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    4000:	fb80 0303 	smull	r0, r3, r0, r3
    4004:	0bc0      	lsrs	r0, r0, #15
    4006:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    400a:	e7f4      	b.n	3ff6 <z_impl_k_sleep+0x1a>
    400c:	20000928 	.word	0x20000928

00004010 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    4010:	4b01      	ldr	r3, [pc, #4]	; (4018 <z_impl_z_current_get+0x8>)
    4012:	6898      	ldr	r0, [r3, #8]
    4014:	4770      	bx	lr
    4016:	bf00      	nop
    4018:	20000928 	.word	0x20000928

0000401c <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    401c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4020:	4604      	mov	r4, r0
    4022:	f04f 0320 	mov.w	r3, #32
    4026:	f3ef 8611 	mrs	r6, BASEPRI
    402a:	f383 8812 	msr	BASEPRI_MAX, r3
    402e:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
    4032:	7b03      	ldrb	r3, [r0, #12]
    4034:	07d9      	lsls	r1, r3, #31
    4036:	d50b      	bpl.n	4050 <z_thread_abort+0x34>
	__asm__ volatile(
    4038:	f386 8811 	msr	BASEPRI, r6
    403c:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
    4040:	4040      	eors	r0, r0
    4042:	f380 8811 	msr	BASEPRI, r0
    4046:	f04f 0004 	mov.w	r0, #4
    404a:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    404c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    4050:	7b43      	ldrb	r3, [r0, #13]
    4052:	071a      	lsls	r2, r3, #28
    4054:	d504      	bpl.n	4060 <z_thread_abort+0x44>
    4056:	f386 8811 	msr	BASEPRI, r6
    405a:	f3bf 8f6f 	isb	sy
    405e:	e7f5      	b.n	404c <z_thread_abort+0x30>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    4060:	f023 0220 	bic.w	r2, r3, #32
    4064:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    4068:	09d2      	lsrs	r2, r2, #7
    406a:	d120      	bne.n	40ae <z_thread_abort+0x92>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    406c:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    406e:	68a3      	ldr	r3, [r4, #8]
    4070:	b113      	cbz	r3, 4078 <z_thread_abort+0x5c>
			unpend_thread_no_timeout(thread);
    4072:	4620      	mov	r0, r4
    4074:	f001 f963 	bl	533e <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    4078:	f104 0018 	add.w	r0, r4, #24
    407c:	f001 fa05 	bl	548a <z_abort_timeout>
    4080:	f04f 0800 	mov.w	r8, #0
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    4084:	f104 0758 	add.w	r7, r4, #88	; 0x58
	return list->head == list;
    4088:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    408a:	42bd      	cmp	r5, r7
    408c:	d000      	beq.n	4090 <z_thread_abort+0x74>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    408e:	b9b5      	cbnz	r5, 40be <z_thread_abort+0xa2>
		update_cache(1);
    4090:	2001      	movs	r0, #1
    4092:	f7ff fcef 	bl	3a74 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    4096:	4b10      	ldr	r3, [pc, #64]	; (40d8 <z_thread_abort+0xbc>)
    4098:	689b      	ldr	r3, [r3, #8]
    409a:	42a3      	cmp	r3, r4
    409c:	d1db      	bne.n	4056 <z_thread_abort+0x3a>
    409e:	f3ef 8305 	mrs	r3, IPSR
    40a2:	2b00      	cmp	r3, #0
    40a4:	d1d7      	bne.n	4056 <z_thread_abort+0x3a>
    40a6:	4630      	mov	r0, r6
    40a8:	f7fd f9de 	bl	1468 <arch_swap>
	return ret;
    40ac:	e7d3      	b.n	4056 <z_thread_abort+0x3a>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    40ae:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    40b2:	f043 0308 	orr.w	r3, r3, #8
    40b6:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    40b8:	f001 f939 	bl	532e <sys_dlist_remove>
}
    40bc:	e7d7      	b.n	406e <z_thread_abort+0x52>
		unpend_thread_no_timeout(thread);
    40be:	4628      	mov	r0, r5
    40c0:	f001 f93d 	bl	533e <unpend_thread_no_timeout>
    40c4:	f105 0018 	add.w	r0, r5, #24
    40c8:	f001 f9df 	bl	548a <z_abort_timeout>
		ready_thread(thread);
    40cc:	4628      	mov	r0, r5
    40ce:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
    40d2:	f7ff fd27 	bl	3b24 <ready_thread>
    40d6:	e7d7      	b.n	4088 <z_thread_abort+0x6c>
    40d8:	20000928 	.word	0x20000928

000040dc <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    40dc:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    40de:	4806      	ldr	r0, [pc, #24]	; (40f8 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    40e0:	4a06      	ldr	r2, [pc, #24]	; (40fc <z_data_copy+0x20>)
    40e2:	4907      	ldr	r1, [pc, #28]	; (4100 <z_data_copy+0x24>)
    40e4:	1a12      	subs	r2, r2, r0
    40e6:	f001 f8b7 	bl	5258 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    40ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    40ee:	4a05      	ldr	r2, [pc, #20]	; (4104 <z_data_copy+0x28>)
    40f0:	4905      	ldr	r1, [pc, #20]	; (4108 <z_data_copy+0x2c>)
    40f2:	4806      	ldr	r0, [pc, #24]	; (410c <z_data_copy+0x30>)
    40f4:	f001 b8b0 	b.w	5258 <z_early_memcpy>
    40f8:	20000000 	.word	0x20000000
    40fc:	2000018c 	.word	0x2000018c
    4100:	00005b30 	.word	0x00005b30
    4104:	00000000 	.word	0x00000000
    4108:	00005b30 	.word	0x00005b30
    410c:	20000000 	.word	0x20000000

00004110 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    4110:	4b03      	ldr	r3, [pc, #12]	; (4120 <elapsed+0x10>)
    4112:	681b      	ldr	r3, [r3, #0]
    4114:	b90b      	cbnz	r3, 411a <elapsed+0xa>
    4116:	f7fe bc19 	b.w	294c <sys_clock_elapsed>
}
    411a:	2000      	movs	r0, #0
    411c:	4770      	bx	lr
    411e:	bf00      	nop
    4120:	2000095c 	.word	0x2000095c

00004124 <next_timeout>:

static int32_t next_timeout(void)
{
    4124:	b510      	push	{r4, lr}
	return list->head == list;
    4126:	4b11      	ldr	r3, [pc, #68]	; (416c <next_timeout+0x48>)
    4128:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    412a:	429c      	cmp	r4, r3
    412c:	d10a      	bne.n	4144 <next_timeout+0x20>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    412e:	f7ff ffef 	bl	4110 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
    4132:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    4136:	4b0e      	ldr	r3, [pc, #56]	; (4170 <next_timeout+0x4c>)
    4138:	691b      	ldr	r3, [r3, #16]
    413a:	b113      	cbz	r3, 4142 <next_timeout+0x1e>
    413c:	4298      	cmp	r0, r3
    413e:	bfa8      	it	ge
    4140:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    4142:	bd10      	pop	{r4, pc}
	int32_t ticks_elapsed = elapsed();
    4144:	f7ff ffe4 	bl	4110 <elapsed>
	if ((to == NULL) ||
    4148:	2c00      	cmp	r4, #0
    414a:	d0f2      	beq.n	4132 <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    414c:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    4150:	1a1b      	subs	r3, r3, r0
    4152:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
    4156:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    415a:	f172 0100 	sbcs.w	r1, r2, #0
    415e:	dae8      	bge.n	4132 <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
    4160:	2a00      	cmp	r2, #0
    4162:	bfac      	ite	ge
    4164:	4618      	movge	r0, r3
    4166:	2000      	movlt	r0, #0
    4168:	e7e5      	b.n	4136 <next_timeout+0x12>
    416a:	bf00      	nop
    416c:	200000cc 	.word	0x200000cc
    4170:	20000928 	.word	0x20000928

00004174 <remove_timeout>:
{
    4174:	b530      	push	{r4, r5, lr}
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4176:	b170      	cbz	r0, 4196 <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    4178:	4b0b      	ldr	r3, [pc, #44]	; (41a8 <remove_timeout+0x34>)
    417a:	685b      	ldr	r3, [r3, #4]
    417c:	4298      	cmp	r0, r3
    417e:	d00a      	beq.n	4196 <remove_timeout+0x22>
    4180:	6803      	ldr	r3, [r0, #0]
	if (next(t) != NULL) {
    4182:	b143      	cbz	r3, 4196 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    4184:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    4188:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    418c:	1912      	adds	r2, r2, r4
    418e:	eb41 0105 	adc.w	r1, r1, r5
    4192:	e9c3 2104 	strd	r2, r1, [r3, #16]
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
    4196:	e9d0 3200 	ldrd	r3, r2, [r0]

	prev->next = next;
    419a:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    419c:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    419e:	2300      	movs	r3, #0
	node->prev = NULL;
    41a0:	e9c0 3300 	strd	r3, r3, [r0]
}
    41a4:	bd30      	pop	{r4, r5, pc}
    41a6:	bf00      	nop
    41a8:	200000cc 	.word	0x200000cc

000041ac <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    41ac:	f1b3 3fff 	cmp.w	r3, #4294967295
    41b0:	bf08      	it	eq
    41b2:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    41b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    41b8:	4604      	mov	r4, r0
    41ba:	461d      	mov	r5, r3
    41bc:	4616      	mov	r6, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    41be:	d061      	beq.n	4284 <z_add_timeout+0xd8>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    41c0:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    41c2:	f04f 0320 	mov.w	r3, #32
    41c6:	f3ef 8711 	mrs	r7, BASEPRI
    41ca:	f383 8812 	msr	BASEPRI_MAX, r3
    41ce:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    41d2:	3201      	adds	r2, #1
    41d4:	f175 33ff 	sbcs.w	r3, r5, #4294967295
    41d8:	da24      	bge.n	4224 <z_add_timeout+0x78>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    41da:	f06f 0301 	mvn.w	r3, #1
    41de:	492f      	ldr	r1, [pc, #188]	; (429c <z_add_timeout+0xf0>)
    41e0:	e9d1 2000 	ldrd	r2, r0, [r1]
    41e4:	1a9b      	subs	r3, r3, r2
    41e6:	f04f 32ff 	mov.w	r2, #4294967295
    41ea:	eb62 0000 	sbc.w	r0, r2, r0
    41ee:	1b9e      	subs	r6, r3, r6
    41f0:	eb60 0005 	sbc.w	r0, r0, r5

			to->dticks = MAX(1, ticks);
    41f4:	2e01      	cmp	r6, #1
    41f6:	f170 0300 	sbcs.w	r3, r0, #0
    41fa:	da01      	bge.n	4200 <z_add_timeout+0x54>
    41fc:	2601      	movs	r6, #1
    41fe:	2000      	movs	r0, #0
    4200:	e9c4 6004 	strd	r6, r0, [r4, #16]
	return list->head == list;
    4204:	4e26      	ldr	r6, [pc, #152]	; (42a0 <z_add_timeout+0xf4>)
    4206:	f8d6 c000 	ldr.w	ip, [r6]
	return (node == list->tail) ? NULL : node->next;
    420a:	6875      	ldr	r5, [r6, #4]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    420c:	45b4      	cmp	ip, r6
    420e:	bf08      	it	eq
    4210:	f04f 0c00 	moveq.w	ip, #0
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
    4214:	f1bc 0f00 	cmp.w	ip, #0
    4218:	d10d      	bne.n	4236 <z_add_timeout+0x8a>
	node->prev = tail;
    421a:	e9c4 6500 	strd	r6, r5, [r4]
	tail->next = node;
    421e:	602c      	str	r4, [r5, #0]
	list->tail = node;
    4220:	6074      	str	r4, [r6, #4]
}
    4222:	e01c      	b.n	425e <z_add_timeout+0xb2>
			to->dticks = timeout.ticks + 1 + elapsed();
    4224:	f7ff ff74 	bl	4110 <elapsed>
    4228:	3601      	adds	r6, #1
    422a:	f145 0500 	adc.w	r5, r5, #0
    422e:	1836      	adds	r6, r6, r0
    4230:	eb45 70e0 	adc.w	r0, r5, r0, asr #31
    4234:	e7e4      	b.n	4200 <z_add_timeout+0x54>
			if (t->dticks > to->dticks) {
    4236:	e9dc 2004 	ldrd	r2, r0, [ip, #16]
    423a:	e9d4 3104 	ldrd	r3, r1, [r4, #16]
    423e:	4293      	cmp	r3, r2
    4240:	eb71 0e00 	sbcs.w	lr, r1, r0
    4244:	da1f      	bge.n	4286 <z_add_timeout+0xda>
				t->dticks -= to->dticks;
    4246:	1ad2      	subs	r2, r2, r3
	sys_dnode_t *const prev = successor->prev;
    4248:	f8dc 3004 	ldr.w	r3, [ip, #4]
    424c:	eb60 0001 	sbc.w	r0, r0, r1
    4250:	e9cc 2004 	strd	r2, r0, [ip, #16]
	node->next = successor;
    4254:	e9c4 c300 	strd	ip, r3, [r4]
	prev->next = node;
    4258:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    425a:	f8cc 4004 	str.w	r4, [ip, #4]
	return list->head == list;
    425e:	6833      	ldr	r3, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4260:	42b3      	cmp	r3, r6
    4262:	d00b      	beq.n	427c <z_add_timeout+0xd0>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    4264:	429c      	cmp	r4, r3
    4266:	d109      	bne.n	427c <z_add_timeout+0xd0>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    4268:	f7ff ff5c 	bl	4124 <next_timeout>

			if (next_time == 0 ||
    426c:	b118      	cbz	r0, 4276 <z_add_timeout+0xca>
			    _current_cpu->slice_ticks != next_time) {
    426e:	4b0d      	ldr	r3, [pc, #52]	; (42a4 <z_add_timeout+0xf8>)
			if (next_time == 0 ||
    4270:	691b      	ldr	r3, [r3, #16]
    4272:	4283      	cmp	r3, r0
    4274:	d002      	beq.n	427c <z_add_timeout+0xd0>
				sys_clock_set_timeout(next_time, false);
    4276:	2100      	movs	r1, #0
    4278:	f7fe fb38 	bl	28ec <sys_clock_set_timeout>
	__asm__ volatile(
    427c:	f387 8811 	msr	BASEPRI, r7
    4280:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    4284:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			to->dticks -= t->dticks;
    4286:	1a9b      	subs	r3, r3, r2
    4288:	eb61 0100 	sbc.w	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
    428c:	45ac      	cmp	ip, r5
    428e:	e9c4 3104 	strd	r3, r1, [r4, #16]
    4292:	d0c2      	beq.n	421a <z_add_timeout+0x6e>
    4294:	f8dc c000 	ldr.w	ip, [ip]
    4298:	e7bc      	b.n	4214 <z_add_timeout+0x68>
    429a:	bf00      	nop
    429c:	200002e8 	.word	0x200002e8
    42a0:	200000cc 	.word	0x200000cc
    42a4:	20000928 	.word	0x20000928

000042a8 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    42a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    42ac:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    42ae:	f7ff fccf 	bl	3c50 <z_time_slice>
	__asm__ volatile(
    42b2:	f04f 0320 	mov.w	r3, #32
    42b6:	f3ef 8611 	mrs	r6, BASEPRI
    42ba:	f383 8812 	msr	BASEPRI_MAX, r3
    42be:	f3bf 8f6f 	isb	sy
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    42c2:	4f24      	ldr	r7, [pc, #144]	; (4354 <sys_clock_announce+0xac>)
	return list->head == list;
    42c4:	f8df 8090 	ldr.w	r8, [pc, #144]	; 4358 <sys_clock_announce+0xb0>
    42c8:	f8d8 0000 	ldr.w	r0, [r8]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    42cc:	4a23      	ldr	r2, [pc, #140]	; (435c <sys_clock_announce+0xb4>)
	return sys_dlist_is_empty(list) ? NULL : list->head;
    42ce:	4540      	cmp	r0, r8
	announce_remaining = ticks;
    42d0:	603c      	str	r4, [r7, #0]
	return list->head == list;
    42d2:	ea4f 71e4 	mov.w	r1, r4, asr #31
		curr_tick += dt;
    42d6:	e9d2 3e00 	ldrd	r3, lr, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    42da:	d00b      	beq.n	42f4 <sys_clock_announce+0x4c>
	while (first() != NULL && first()->dticks <= announce_remaining) {
    42dc:	b150      	cbz	r0, 42f4 <sys_clock_announce+0x4c>
    42de:	e9d0 5c04 	ldrd	r5, ip, [r0, #16]
    42e2:	42ac      	cmp	r4, r5
    42e4:	eb71 090c 	sbcs.w	r9, r1, ip
    42e8:	da17      	bge.n	431a <sys_clock_announce+0x72>
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    42ea:	1b2d      	subs	r5, r5, r4
    42ec:	eb6c 0c01 	sbc.w	ip, ip, r1
    42f0:	e9c0 5c04 	strd	r5, ip, [r0, #16]
	}

	curr_tick += announce_remaining;
    42f4:	18e3      	adds	r3, r4, r3
	announce_remaining = 0;
    42f6:	f04f 0400 	mov.w	r4, #0
	curr_tick += announce_remaining;
    42fa:	eb4e 0101 	adc.w	r1, lr, r1
    42fe:	e9c2 3100 	strd	r3, r1, [r2]
	announce_remaining = 0;
    4302:	603c      	str	r4, [r7, #0]

	sys_clock_set_timeout(next_timeout(), false);
    4304:	f7ff ff0e 	bl	4124 <next_timeout>
    4308:	4621      	mov	r1, r4
    430a:	f7fe faef 	bl	28ec <sys_clock_set_timeout>
	__asm__ volatile(
    430e:	f386 8811 	msr	BASEPRI, r6
    4312:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    4316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
    431a:	18eb      	adds	r3, r5, r3
    431c:	eb4e 71e5 	adc.w	r1, lr, r5, asr #31
    4320:	e9c2 3100 	strd	r3, r1, [r2]
		t->dticks = 0;
    4324:	2200      	movs	r2, #0
    4326:	2300      	movs	r3, #0
    4328:	e9c0 2304 	strd	r2, r3, [r0, #16]
		remove_timeout(t);
    432c:	f7ff ff22 	bl	4174 <remove_timeout>
    4330:	f386 8811 	msr	BASEPRI, r6
    4334:	f3bf 8f6f 	isb	sy
		t->fn(t);
    4338:	6883      	ldr	r3, [r0, #8]
    433a:	4798      	blx	r3
	__asm__ volatile(
    433c:	f04f 0320 	mov.w	r3, #32
    4340:	f3ef 8611 	mrs	r6, BASEPRI
    4344:	f383 8812 	msr	BASEPRI_MAX, r3
    4348:	f3bf 8f6f 	isb	sy
		announce_remaining -= dt;
    434c:	683c      	ldr	r4, [r7, #0]
    434e:	1b64      	subs	r4, r4, r5
    4350:	e7ba      	b.n	42c8 <sys_clock_announce+0x20>
    4352:	bf00      	nop
    4354:	2000095c 	.word	0x2000095c
    4358:	200000cc 	.word	0x200000cc
    435c:	200002e8 	.word	0x200002e8

00004360 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    4360:	b510      	push	{r4, lr}
    4362:	f04f 0320 	mov.w	r3, #32
    4366:	f3ef 8411 	mrs	r4, BASEPRI
    436a:	f383 8812 	msr	BASEPRI_MAX, r3
    436e:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + elapsed();
    4372:	f7ff fecd 	bl	4110 <elapsed>
    4376:	4603      	mov	r3, r0
    4378:	4a05      	ldr	r2, [pc, #20]	; (4390 <sys_clock_tick_get+0x30>)
    437a:	e9d2 0100 	ldrd	r0, r1, [r2]
    437e:	1818      	adds	r0, r3, r0
    4380:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
	__asm__ volatile(
    4384:	f384 8811 	msr	BASEPRI, r4
    4388:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    438c:	bd10      	pop	{r4, pc}
    438e:	bf00      	nop
    4390:	200002e8 	.word	0x200002e8

00004394 <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    4394:	b570      	push	{r4, r5, r6, lr}
    4396:	4604      	mov	r4, r0
	__asm__ volatile(
    4398:	f04f 0320 	mov.w	r3, #32
    439c:	f3ef 8511 	mrs	r5, BASEPRI
    43a0:	f383 8812 	msr	BASEPRI_MAX, r3
    43a4:	f3bf 8f6f 	isb	sy

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    43a8:	e9d0 320a 	ldrd	r3, r2, [r0, #40]	; 0x28
    43ac:	3301      	adds	r3, #1
    43ae:	f142 0200 	adc.w	r2, r2, #0
    43b2:	2b02      	cmp	r3, #2
    43b4:	f172 0200 	sbcs.w	r2, r2, #0
    43b8:	d322      	bcc.n	4400 <z_timer_expiration_handler+0x6c>
	return z_impl_k_uptime_ticks();
    43ba:	f001 f8ac 	bl	5516 <z_impl_k_uptime_ticks>
		 * we "should" have run.  Requires absolute timeouts.
		 * (Note offset by one: we're nominally at the
		 * beginning of a tick, so need to defeat the "round
		 * down" behavior on timeout addition).
		 */
		next = K_TIMEOUT_ABS_TICKS(k_uptime_ticks() + 1
    43be:	e9d4 320a 	ldrd	r3, r2, [r4, #40]	; 0x28
    43c2:	3001      	adds	r0, #1
    43c4:	f141 0100 	adc.w	r1, r1, #0
    43c8:	18c0      	adds	r0, r0, r3
    43ca:	eb41 0102 	adc.w	r1, r1, r2
    43ce:	2801      	cmp	r0, #1
    43d0:	f171 0100 	sbcs.w	r1, r1, #0
    43d4:	db32      	blt.n	443c <z_timer_expiration_handler+0xa8>
    43d6:	f001 f89e 	bl	5516 <z_impl_k_uptime_ticks>
    43da:	3001      	adds	r0, #1
    43dc:	f141 0300 	adc.w	r3, r1, #0
    43e0:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	; 0x28
    43e4:	1880      	adds	r0, r0, r2
    43e6:	f06f 0201 	mvn.w	r2, #1
    43ea:	eb43 0301 	adc.w	r3, r3, r1
    43ee:	f04f 31ff 	mov.w	r1, #4294967295
    43f2:	1a12      	subs	r2, r2, r0
    43f4:	eb61 0303 	sbc.w	r3, r1, r3
					   + timer->period.ticks);
#endif
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    43f8:	4620      	mov	r0, r4
    43fa:	491a      	ldr	r1, [pc, #104]	; (4464 <z_timer_expiration_handler+0xd0>)
    43fc:	f7ff fed6 	bl	41ac <z_add_timeout>
			      next);
	}

	/* update timer's status */
	timer->status += 1U;
    4400:	6b23      	ldr	r3, [r4, #48]	; 0x30
    4402:	3301      	adds	r3, #1
    4404:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
    4406:	6a23      	ldr	r3, [r4, #32]
    4408:	b173      	cbz	r3, 4428 <z_timer_expiration_handler+0x94>
	__asm__ volatile(
    440a:	f385 8811 	msr	BASEPRI, r5
    440e:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
    4412:	4620      	mov	r0, r4
    4414:	6a23      	ldr	r3, [r4, #32]
    4416:	4798      	blx	r3
	__asm__ volatile(
    4418:	f04f 0320 	mov.w	r3, #32
    441c:	f3ef 8511 	mrs	r5, BASEPRI
    4420:	f383 8812 	msr	BASEPRI_MAX, r3
    4424:	f3bf 8f6f 	isb	sy
	return list->head == list;
    4428:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    442c:	42a6      	cmp	r6, r4
    442e:	d000      	beq.n	4432 <z_timer_expiration_handler+0x9e>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
    4430:	b94e      	cbnz	r6, 4446 <z_timer_expiration_handler+0xb2>
	__asm__ volatile(
    4432:	f385 8811 	msr	BASEPRI, r5
    4436:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
    443a:	bd70      	pop	{r4, r5, r6, pc}
		next = K_TIMEOUT_ABS_TICKS(k_uptime_ticks() + 1
    443c:	f06f 0201 	mvn.w	r2, #1
    4440:	f04f 33ff 	mov.w	r3, #4294967295
    4444:	e7d8      	b.n	43f8 <z_timer_expiration_handler+0x64>
	z_unpend_thread_no_timeout(thread);
    4446:	4630      	mov	r0, r6
    4448:	f000 ffdd 	bl	5406 <z_unpend_thread_no_timeout>
    444c:	2300      	movs	r3, #0
    444e:	67b3      	str	r3, [r6, #120]	; 0x78
    4450:	f385 8811 	msr	BASEPRI, r5
    4454:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
    4458:	4630      	mov	r0, r6
}
    445a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_ready_thread(thread);
    445e:	f000 bfc2 	b.w	53e6 <z_ready_thread>
    4462:	bf00      	nop
    4464:	00004395 	.word	0x00004395

00004468 <z_impl_k_timer_start>:
void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer, duration, period);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    4468:	f1b3 3fff 	cmp.w	r3, #4294967295
    446c:	bf08      	it	eq
    446e:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    4472:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4476:	4619      	mov	r1, r3
    4478:	4605      	mov	r5, r0
    447a:	e9dd 6008 	ldrd	r6, r0, [sp, #32]
    447e:	4614      	mov	r4, r2
    4480:	4691      	mov	r9, r2
    4482:	4698      	mov	r8, r3
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    4484:	d037      	beq.n	44f6 <z_impl_k_timer_start+0x8e>
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    4486:	f1b0 3fff 	cmp.w	r0, #4294967295
    448a:	bf08      	it	eq
    448c:	f1b6 3fff 	cmpeq.w	r6, #4294967295
    4490:	4637      	mov	r7, r6
    4492:	4682      	mov	sl, r0
    4494:	d011      	beq.n	44ba <z_impl_k_timer_start+0x52>
    4496:	ea50 0306 	orrs.w	r3, r0, r6
    449a:	d00e      	beq.n	44ba <z_impl_k_timer_start+0x52>
    449c:	1c72      	adds	r2, r6, #1
    449e:	f170 33ff 	sbcs.w	r3, r0, #4294967295
    44a2:	db0a      	blt.n	44ba <z_impl_k_timer_start+0x52>
	    Z_TICK_ABS(period.ticks) < 0) {
		period.ticks = MAX(period.ticks - 1, 1);
    44a4:	2e02      	cmp	r6, #2
    44a6:	4684      	mov	ip, r0
    44a8:	f170 0000 	sbcs.w	r0, r0, #0
    44ac:	bfbc      	itt	lt
    44ae:	2702      	movlt	r7, #2
    44b0:	f04f 0c00 	movlt.w	ip, #0
    44b4:	3f01      	subs	r7, #1
    44b6:	f14c 3aff 	adc.w	sl, ip, #4294967295
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
    44ba:	1c63      	adds	r3, r4, #1
    44bc:	f171 33ff 	sbcs.w	r3, r1, #4294967295
    44c0:	db0a      	blt.n	44d8 <z_impl_k_timer_start+0x70>
		duration.ticks = MAX(duration.ticks - 1, 0);
    44c2:	2c01      	cmp	r4, #1
    44c4:	f171 0300 	sbcs.w	r3, r1, #0
    44c8:	4622      	mov	r2, r4
    44ca:	bfbc      	itt	lt
    44cc:	2201      	movlt	r2, #1
    44ce:	2100      	movlt	r1, #0
    44d0:	f112 39ff 	adds.w	r9, r2, #4294967295
    44d4:	f141 38ff 	adc.w	r8, r1, #4294967295
	}

	(void)z_abort_timeout(&timer->timeout);
    44d8:	4628      	mov	r0, r5
    44da:	f000 ffd6 	bl	548a <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
    44de:	2300      	movs	r3, #0
	timer->period = period;
    44e0:	e9c5 7a0a 	strd	r7, sl, [r5, #40]	; 0x28
	timer->status = 0U;
    44e4:	632b      	str	r3, [r5, #48]	; 0x30

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    44e6:	464a      	mov	r2, r9
    44e8:	4643      	mov	r3, r8
    44ea:	4628      	mov	r0, r5
		     duration);
}
    44ec:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    44f0:	4902      	ldr	r1, [pc, #8]	; (44fc <z_impl_k_timer_start+0x94>)
    44f2:	f7ff be5b 	b.w	41ac <z_add_timeout>
}
    44f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    44fa:	bf00      	nop
    44fc:	00004395 	.word	0x00004395

00004500 <boot_banner>:
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
    4500:	4801      	ldr	r0, [pc, #4]	; (4508 <boot_banner+0x8>)
    4502:	f000 b9b9 	b.w	4878 <printk>
    4506:	bf00      	nop
    4508:	00005aff 	.word	0x00005aff

0000450c <nrf_cc3xx_platform_init_no_rng>:
    450c:	b510      	push	{r4, lr}
    450e:	4c0a      	ldr	r4, [pc, #40]	; (4538 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    4510:	6823      	ldr	r3, [r4, #0]
    4512:	b11b      	cbz	r3, 451c <nrf_cc3xx_platform_init_no_rng+0x10>
    4514:	2301      	movs	r3, #1
    4516:	2000      	movs	r0, #0
    4518:	6023      	str	r3, [r4, #0]
    451a:	bd10      	pop	{r4, pc}
    451c:	f000 f8f4 	bl	4708 <CC_LibInitNoRng>
    4520:	2800      	cmp	r0, #0
    4522:	d0f7      	beq.n	4514 <nrf_cc3xx_platform_init_no_rng+0x8>
    4524:	3801      	subs	r0, #1
    4526:	2807      	cmp	r0, #7
    4528:	d803      	bhi.n	4532 <nrf_cc3xx_platform_init_no_rng+0x26>
    452a:	4b04      	ldr	r3, [pc, #16]	; (453c <nrf_cc3xx_platform_init_no_rng+0x30>)
    452c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    4530:	bd10      	pop	{r4, pc}
    4532:	4803      	ldr	r0, [pc, #12]	; (4540 <nrf_cc3xx_platform_init_no_rng+0x34>)
    4534:	bd10      	pop	{r4, pc}
    4536:	bf00      	nop
    4538:	20000960 	.word	0x20000960
    453c:	000059a8 	.word	0x000059a8
    4540:	ffff8ffe 	.word	0xffff8ffe

00004544 <nrf_cc3xx_platform_abort>:
    4544:	f3bf 8f4f 	dsb	sy
    4548:	4905      	ldr	r1, [pc, #20]	; (4560 <nrf_cc3xx_platform_abort+0x1c>)
    454a:	4b06      	ldr	r3, [pc, #24]	; (4564 <nrf_cc3xx_platform_abort+0x20>)
    454c:	68ca      	ldr	r2, [r1, #12]
    454e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    4552:	4313      	orrs	r3, r2
    4554:	60cb      	str	r3, [r1, #12]
    4556:	f3bf 8f4f 	dsb	sy
    455a:	bf00      	nop
    455c:	e7fd      	b.n	455a <nrf_cc3xx_platform_abort+0x16>
    455e:	bf00      	nop
    4560:	e000ed00 	.word	0xe000ed00
    4564:	05fa0004 	.word	0x05fa0004

00004568 <CC_PalAbort>:
    4568:	b430      	push	{r4, r5}
    456a:	f04f 32fe 	mov.w	r2, #4278124286	; 0xfefefefe
    456e:	2500      	movs	r5, #0
    4570:	4b0b      	ldr	r3, [pc, #44]	; (45a0 <CC_PalAbort+0x38>)
    4572:	4c0c      	ldr	r4, [pc, #48]	; (45a4 <CC_PalAbort+0x3c>)
    4574:	490c      	ldr	r1, [pc, #48]	; (45a8 <CC_PalAbort+0x40>)
    4576:	6849      	ldr	r1, [r1, #4]
    4578:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    457c:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    4580:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
    4584:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    4588:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
    458c:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
    4590:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    4594:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
    4598:	f8c4 5500 	str.w	r5, [r4, #1280]	; 0x500
    459c:	bc30      	pop	{r4, r5}
    459e:	4708      	bx	r1
    45a0:	50845000 	.word	0x50845000
    45a4:	50844000 	.word	0x50844000
    45a8:	200000d4 	.word	0x200000d4

000045ac <nrf_cc3xx_platform_set_abort>:
    45ac:	4b02      	ldr	r3, [pc, #8]	; (45b8 <nrf_cc3xx_platform_set_abort+0xc>)
    45ae:	e9d0 1200 	ldrd	r1, r2, [r0]
    45b2:	e9c3 1200 	strd	r1, r2, [r3]
    45b6:	4770      	bx	lr
    45b8:	200000d4 	.word	0x200000d4

000045bc <mutex_free>:
    45bc:	b510      	push	{r4, lr}
    45be:	4604      	mov	r4, r0
    45c0:	b150      	cbz	r0, 45d8 <mutex_free+0x1c>
    45c2:	6863      	ldr	r3, [r4, #4]
    45c4:	f013 5f68 	tst.w	r3, #973078528	; 0x3a000000
    45c8:	d005      	beq.n	45d6 <mutex_free+0x1a>
    45ca:	4a06      	ldr	r2, [pc, #24]	; (45e4 <mutex_free+0x28>)
    45cc:	4293      	cmp	r3, r2
    45ce:	d002      	beq.n	45d6 <mutex_free+0x1a>
    45d0:	2300      	movs	r3, #0
    45d2:	6062      	str	r2, [r4, #4]
    45d4:	6023      	str	r3, [r4, #0]
    45d6:	bd10      	pop	{r4, pc}
    45d8:	4b03      	ldr	r3, [pc, #12]	; (45e8 <mutex_free+0x2c>)
    45da:	4804      	ldr	r0, [pc, #16]	; (45ec <mutex_free+0x30>)
    45dc:	685b      	ldr	r3, [r3, #4]
    45de:	4798      	blx	r3
    45e0:	e7ef      	b.n	45c2 <mutex_free+0x6>
    45e2:	bf00      	nop
    45e4:	a95c5f2c 	.word	0xa95c5f2c
    45e8:	200000d4 	.word	0x200000d4
    45ec:	000059c8 	.word	0x000059c8

000045f0 <mutex_lock>:
    45f0:	b1c8      	cbz	r0, 4626 <mutex_lock+0x36>
    45f2:	6843      	ldr	r3, [r0, #4]
    45f4:	4a0d      	ldr	r2, [pc, #52]	; (462c <mutex_lock+0x3c>)
    45f6:	4293      	cmp	r3, r2
    45f8:	d013      	beq.n	4622 <mutex_lock+0x32>
    45fa:	f013 5f68 	tst.w	r3, #973078528	; 0x3a000000
    45fe:	d00e      	beq.n	461e <mutex_lock+0x2e>
    4600:	2301      	movs	r3, #1
    4602:	e850 2f00 	ldrex	r2, [r0]
    4606:	4619      	mov	r1, r3
    4608:	e840 1c00 	strex	ip, r1, [r0]
    460c:	f09c 0f00 	teq	ip, #0
    4610:	d1f7      	bne.n	4602 <mutex_lock+0x12>
    4612:	2a01      	cmp	r2, #1
    4614:	d0f5      	beq.n	4602 <mutex_lock+0x12>
    4616:	f3bf 8f5f 	dmb	sy
    461a:	2000      	movs	r0, #0
    461c:	4770      	bx	lr
    461e:	4804      	ldr	r0, [pc, #16]	; (4630 <mutex_lock+0x40>)
    4620:	4770      	bx	lr
    4622:	4804      	ldr	r0, [pc, #16]	; (4634 <mutex_lock+0x44>)
    4624:	4770      	bx	lr
    4626:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    462a:	4770      	bx	lr
    462c:	a95c5f2c 	.word	0xa95c5f2c
    4630:	ffff8fe9 	.word	0xffff8fe9
    4634:	ffff8fea 	.word	0xffff8fea

00004638 <mutex_unlock>:
    4638:	4603      	mov	r3, r0
    463a:	b180      	cbz	r0, 465e <mutex_unlock+0x26>
    463c:	6842      	ldr	r2, [r0, #4]
    463e:	4909      	ldr	r1, [pc, #36]	; (4664 <mutex_unlock+0x2c>)
    4640:	428a      	cmp	r2, r1
    4642:	d00a      	beq.n	465a <mutex_unlock+0x22>
    4644:	f012 5f68 	tst.w	r2, #973078528	; 0x3a000000
    4648:	d005      	beq.n	4656 <mutex_unlock+0x1e>
    464a:	f3bf 8f5f 	dmb	sy
    464e:	2200      	movs	r2, #0
    4650:	4610      	mov	r0, r2
    4652:	601a      	str	r2, [r3, #0]
    4654:	4770      	bx	lr
    4656:	4804      	ldr	r0, [pc, #16]	; (4668 <mutex_unlock+0x30>)
    4658:	4770      	bx	lr
    465a:	4804      	ldr	r0, [pc, #16]	; (466c <mutex_unlock+0x34>)
    465c:	4770      	bx	lr
    465e:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    4662:	4770      	bx	lr
    4664:	a95c5f2c 	.word	0xa95c5f2c
    4668:	ffff8fe9 	.word	0xffff8fe9
    466c:	ffff8fea 	.word	0xffff8fea

00004670 <mutex_init>:
    4670:	b510      	push	{r4, lr}
    4672:	4604      	mov	r4, r0
    4674:	b120      	cbz	r0, 4680 <mutex_init+0x10>
    4676:	2300      	movs	r3, #0
    4678:	4a03      	ldr	r2, [pc, #12]	; (4688 <mutex_init+0x18>)
    467a:	6023      	str	r3, [r4, #0]
    467c:	6062      	str	r2, [r4, #4]
    467e:	bd10      	pop	{r4, pc}
    4680:	4802      	ldr	r0, [pc, #8]	; (468c <mutex_init+0x1c>)
    4682:	f7ff ff71 	bl	4568 <CC_PalAbort>
    4686:	e7f6      	b.n	4676 <mutex_init+0x6>
    4688:	3a00003a 	.word	0x3a00003a
    468c:	000059f0 	.word	0x000059f0

00004690 <nrf_cc3xx_platform_set_mutexes>:
    4690:	b570      	push	{r4, r5, r6, lr}
    4692:	4c19      	ldr	r4, [pc, #100]	; (46f8 <nrf_cc3xx_platform_set_mutexes+0x68>)
    4694:	f8d0 c004 	ldr.w	ip, [r0, #4]
    4698:	6806      	ldr	r6, [r0, #0]
    469a:	f8c4 c004 	str.w	ip, [r4, #4]
    469e:	f8d0 c008 	ldr.w	ip, [r0, #8]
    46a2:	68c0      	ldr	r0, [r0, #12]
    46a4:	f8c4 c008 	str.w	ip, [r4, #8]
    46a8:	60e0      	str	r0, [r4, #12]
    46aa:	6026      	str	r6, [r4, #0]
    46ac:	6808      	ldr	r0, [r1, #0]
    46ae:	4b13      	ldr	r3, [pc, #76]	; (46fc <nrf_cc3xx_platform_set_mutexes+0x6c>)
    46b0:	4d13      	ldr	r5, [pc, #76]	; (4700 <nrf_cc3xx_platform_set_mutexes+0x70>)
    46b2:	6018      	str	r0, [r3, #0]
    46b4:	6848      	ldr	r0, [r1, #4]
    46b6:	f8d5 2118 	ldr.w	r2, [r5, #280]	; 0x118
    46ba:	6058      	str	r0, [r3, #4]
    46bc:	6888      	ldr	r0, [r1, #8]
    46be:	f012 5f68 	tst.w	r2, #973078528	; 0x3a000000
    46c2:	6098      	str	r0, [r3, #8]
    46c4:	68c8      	ldr	r0, [r1, #12]
    46c6:	6909      	ldr	r1, [r1, #16]
    46c8:	60d8      	str	r0, [r3, #12]
    46ca:	6119      	str	r1, [r3, #16]
    46cc:	d012      	beq.n	46f4 <nrf_cc3xx_platform_set_mutexes+0x64>
    46ce:	2300      	movs	r3, #0
    46d0:	4a0c      	ldr	r2, [pc, #48]	; (4704 <nrf_cc3xx_platform_set_mutexes+0x74>)
    46d2:	f505 708a 	add.w	r0, r5, #276	; 0x114
    46d6:	f8c5 3114 	str.w	r3, [r5, #276]	; 0x114
    46da:	f8c5 31b8 	str.w	r3, [r5, #440]	; 0x1b8
    46de:	f8c5 2118 	str.w	r2, [r5, #280]	; 0x118
    46e2:	f8c5 21bc 	str.w	r2, [r5, #444]	; 0x1bc
    46e6:	47b0      	blx	r6
    46e8:	6823      	ldr	r3, [r4, #0]
    46ea:	f505 70dc 	add.w	r0, r5, #440	; 0x1b8
    46ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    46f2:	4718      	bx	r3
    46f4:	bd70      	pop	{r4, r5, r6, pc}
    46f6:	bf00      	nop
    46f8:	200000e4 	.word	0x200000e4
    46fc:	200000f4 	.word	0x200000f4
    4700:	20000978 	.word	0x20000978
    4704:	a95c5f2c 	.word	0xa95c5f2c

00004708 <CC_LibInitNoRng>:
    4708:	b508      	push	{r3, lr}
    470a:	f000 f811 	bl	4730 <CC_HalInit>
    470e:	b930      	cbnz	r0, 471e <CC_LibInitNoRng+0x16>
    4710:	f000 f810 	bl	4734 <CC_PalInit>
    4714:	b938      	cbnz	r0, 4726 <CC_LibInitNoRng+0x1e>
    4716:	4a05      	ldr	r2, [pc, #20]	; (472c <CC_LibInitNoRng+0x24>)
    4718:	f8c2 0a0c 	str.w	r0, [r2, #2572]	; 0xa0c
    471c:	bd08      	pop	{r3, pc}
    471e:	f000 f837 	bl	4790 <CC_PalTerminate>
    4722:	2003      	movs	r0, #3
    4724:	bd08      	pop	{r3, pc}
    4726:	2004      	movs	r0, #4
    4728:	bd08      	pop	{r3, pc}
    472a:	bf00      	nop
    472c:	50845000 	.word	0x50845000

00004730 <CC_HalInit>:
    4730:	2000      	movs	r0, #0
    4732:	4770      	bx	lr

00004734 <CC_PalInit>:
    4734:	b510      	push	{r4, lr}
    4736:	4811      	ldr	r0, [pc, #68]	; (477c <CC_PalInit+0x48>)
    4738:	f000 f848 	bl	47cc <CC_PalMutexCreate>
    473c:	b100      	cbz	r0, 4740 <CC_PalInit+0xc>
    473e:	bd10      	pop	{r4, pc}
    4740:	480f      	ldr	r0, [pc, #60]	; (4780 <CC_PalInit+0x4c>)
    4742:	f000 f843 	bl	47cc <CC_PalMutexCreate>
    4746:	2800      	cmp	r0, #0
    4748:	d1f9      	bne.n	473e <CC_PalInit+0xa>
    474a:	4c0e      	ldr	r4, [pc, #56]	; (4784 <CC_PalInit+0x50>)
    474c:	4620      	mov	r0, r4
    474e:	f000 f83d 	bl	47cc <CC_PalMutexCreate>
    4752:	2800      	cmp	r0, #0
    4754:	d1f3      	bne.n	473e <CC_PalInit+0xa>
    4756:	4b0c      	ldr	r3, [pc, #48]	; (4788 <CC_PalInit+0x54>)
    4758:	480c      	ldr	r0, [pc, #48]	; (478c <CC_PalInit+0x58>)
    475a:	601c      	str	r4, [r3, #0]
    475c:	f000 f836 	bl	47cc <CC_PalMutexCreate>
    4760:	4601      	mov	r1, r0
    4762:	2800      	cmp	r0, #0
    4764:	d1eb      	bne.n	473e <CC_PalInit+0xa>
    4766:	f000 f82d 	bl	47c4 <CC_PalDmaInit>
    476a:	4604      	mov	r4, r0
    476c:	b108      	cbz	r0, 4772 <CC_PalInit+0x3e>
    476e:	4620      	mov	r0, r4
    4770:	bd10      	pop	{r4, pc}
    4772:	f000 f83f 	bl	47f4 <CC_PalPowerSaveModeInit>
    4776:	4620      	mov	r0, r4
    4778:	e7fa      	b.n	4770 <CC_PalInit+0x3c>
    477a:	bf00      	nop
    477c:	2000012c 	.word	0x2000012c
    4780:	20000120 	.word	0x20000120
    4784:	20000128 	.word	0x20000128
    4788:	20000130 	.word	0x20000130
    478c:	20000124 	.word	0x20000124

00004790 <CC_PalTerminate>:
    4790:	b508      	push	{r3, lr}
    4792:	4808      	ldr	r0, [pc, #32]	; (47b4 <CC_PalTerminate+0x24>)
    4794:	f000 f824 	bl	47e0 <CC_PalMutexDestroy>
    4798:	4807      	ldr	r0, [pc, #28]	; (47b8 <CC_PalTerminate+0x28>)
    479a:	f000 f821 	bl	47e0 <CC_PalMutexDestroy>
    479e:	4807      	ldr	r0, [pc, #28]	; (47bc <CC_PalTerminate+0x2c>)
    47a0:	f000 f81e 	bl	47e0 <CC_PalMutexDestroy>
    47a4:	4806      	ldr	r0, [pc, #24]	; (47c0 <CC_PalTerminate+0x30>)
    47a6:	f000 f81b 	bl	47e0 <CC_PalMutexDestroy>
    47aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    47ae:	f000 b80b 	b.w	47c8 <CC_PalDmaTerminate>
    47b2:	bf00      	nop
    47b4:	2000012c 	.word	0x2000012c
    47b8:	20000120 	.word	0x20000120
    47bc:	20000128 	.word	0x20000128
    47c0:	20000124 	.word	0x20000124

000047c4 <CC_PalDmaInit>:
    47c4:	2000      	movs	r0, #0
    47c6:	4770      	bx	lr

000047c8 <CC_PalDmaTerminate>:
    47c8:	4770      	bx	lr
    47ca:	bf00      	nop

000047cc <CC_PalMutexCreate>:
    47cc:	b508      	push	{r3, lr}
    47ce:	4b03      	ldr	r3, [pc, #12]	; (47dc <CC_PalMutexCreate+0x10>)
    47d0:	6802      	ldr	r2, [r0, #0]
    47d2:	681b      	ldr	r3, [r3, #0]
    47d4:	6810      	ldr	r0, [r2, #0]
    47d6:	4798      	blx	r3
    47d8:	2000      	movs	r0, #0
    47da:	bd08      	pop	{r3, pc}
    47dc:	200000e4 	.word	0x200000e4

000047e0 <CC_PalMutexDestroy>:
    47e0:	b508      	push	{r3, lr}
    47e2:	4b03      	ldr	r3, [pc, #12]	; (47f0 <CC_PalMutexDestroy+0x10>)
    47e4:	6802      	ldr	r2, [r0, #0]
    47e6:	685b      	ldr	r3, [r3, #4]
    47e8:	6810      	ldr	r0, [r2, #0]
    47ea:	4798      	blx	r3
    47ec:	2000      	movs	r0, #0
    47ee:	bd08      	pop	{r3, pc}
    47f0:	200000e4 	.word	0x200000e4

000047f4 <CC_PalPowerSaveModeInit>:
    47f4:	b570      	push	{r4, r5, r6, lr}
    47f6:	4c09      	ldr	r4, [pc, #36]	; (481c <CC_PalPowerSaveModeInit+0x28>)
    47f8:	4d09      	ldr	r5, [pc, #36]	; (4820 <CC_PalPowerSaveModeInit+0x2c>)
    47fa:	6920      	ldr	r0, [r4, #16]
    47fc:	68ab      	ldr	r3, [r5, #8]
    47fe:	4798      	blx	r3
    4800:	b118      	cbz	r0, 480a <CC_PalPowerSaveModeInit+0x16>
    4802:	4b08      	ldr	r3, [pc, #32]	; (4824 <CC_PalPowerSaveModeInit+0x30>)
    4804:	4808      	ldr	r0, [pc, #32]	; (4828 <CC_PalPowerSaveModeInit+0x34>)
    4806:	685b      	ldr	r3, [r3, #4]
    4808:	4798      	blx	r3
    480a:	2100      	movs	r1, #0
    480c:	4a07      	ldr	r2, [pc, #28]	; (482c <CC_PalPowerSaveModeInit+0x38>)
    480e:	68eb      	ldr	r3, [r5, #12]
    4810:	6011      	str	r1, [r2, #0]
    4812:	6920      	ldr	r0, [r4, #16]
    4814:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    4818:	4718      	bx	r3
    481a:	bf00      	nop
    481c:	200000f4 	.word	0x200000f4
    4820:	200000e4 	.word	0x200000e4
    4824:	200000d4 	.word	0x200000d4
    4828:	00005a14 	.word	0x00005a14
    482c:	20000974 	.word	0x20000974

00004830 <gpio_pin_toggle_dt>:
 *
 * @param spec GPIO specification from devicetree
 * @return a value from gpio_pin_toggle()
 */
static inline int gpio_pin_toggle_dt(const struct gpio_dt_spec *spec)
{
    4830:	4603      	mov	r3, r0
	return gpio_port_toggle_bits(port, (gpio_port_pins_t)BIT(pin));
    4832:	2101      	movs	r1, #1
    4834:	791b      	ldrb	r3, [r3, #4]
	return gpio_pin_toggle(spec->port, spec->pin);
    4836:	6800      	ldr	r0, [r0, #0]
	return gpio_port_toggle_bits(port, (gpio_port_pins_t)BIT(pin));
    4838:	4099      	lsls	r1, r3
	return api->port_toggle_bits(port, pins);
    483a:	6883      	ldr	r3, [r0, #8]
    483c:	695b      	ldr	r3, [r3, #20]
    483e:	4718      	bx	r3

00004840 <gpio_pin_configure_dt.constprop.0>:
static inline int gpio_pin_configure_dt(const struct gpio_dt_spec *spec,
    4840:	4603      	mov	r3, r0
    4842:	b4f0      	push	{r4, r5, r6, r7}
				  spec->pin,
    4844:	7919      	ldrb	r1, [r3, #4]
	return gpio_pin_configure(spec->port,
    4846:	6800      	ldr	r0, [r0, #0]
				  spec->dt_flags | extra_flags);
    4848:	88db      	ldrh	r3, [r3, #6]
		data->invert |= (gpio_port_pins_t)BIT(pin);
    484a:	2501      	movs	r5, #1
	struct gpio_driver_data *data =
    484c:	6906      	ldr	r6, [r0, #16]
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    484e:	07da      	lsls	r2, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
    4850:	6834      	ldr	r4, [r6, #0]
	return gpio_pin_configure(spec->port,
    4852:	bf54      	ite	pl
    4854:	f443 13d0 	orrpl.w	r3, r3, #1703936	; 0x1a0000
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
    4858:	f483 13b0 	eormi.w	r3, r3, #1441792	; 0x160000
		data->invert |= (gpio_port_pins_t)BIT(pin);
    485c:	408d      	lsls	r5, r1
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
    485e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    4862:	07db      	lsls	r3, r3, #31
	const struct gpio_driver_api *api =
    4864:	6887      	ldr	r7, [r0, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
    4866:	bf4c      	ite	mi
    4868:	432c      	orrmi	r4, r5
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    486a:	43ac      	bicpl	r4, r5
    486c:	6034      	str	r4, [r6, #0]
	return api->pin_configure(port, pin, flags);
    486e:	683b      	ldr	r3, [r7, #0]
}
    4870:	bcf0      	pop	{r4, r5, r6, r7}
	return api->pin_configure(port, pin, flags);
    4872:	4718      	bx	r3

00004874 <arch_printk_char_out>:
}
    4874:	2000      	movs	r0, #0
    4876:	4770      	bx	lr

00004878 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    4878:	b40f      	push	{r0, r1, r2, r3}
    487a:	b507      	push	{r0, r1, r2, lr}
    487c:	a904      	add	r1, sp, #16
    487e:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    4882:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    4884:	f7fb fe1a 	bl	4bc <vprintk>

	va_end(ap);
}
    4888:	b003      	add	sp, #12
    488a:	f85d eb04 	ldr.w	lr, [sp], #4
    488e:	b004      	add	sp, #16
    4890:	4770      	bx	lr

00004892 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    4892:	4604      	mov	r4, r0
    4894:	b508      	push	{r3, lr}
    4896:	4608      	mov	r0, r1
    4898:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    489a:	461a      	mov	r2, r3
    489c:	47a0      	blx	r4
	return z_impl_z_current_get();
    489e:	f7ff fbb7 	bl	4010 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    48a2:	f7fd f817 	bl	18d4 <z_impl_k_thread_abort>

000048a6 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    48a6:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    48a8:	f013 0307 	ands.w	r3, r3, #7
    48ac:	d105      	bne.n	48ba <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    48ae:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    48b0:	2b00      	cmp	r3, #0
    48b2:	bf0c      	ite	eq
    48b4:	2000      	moveq	r0, #0
    48b6:	2003      	movne	r0, #3
    48b8:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    48ba:	2b02      	cmp	r3, #2
    48bc:	d105      	bne.n	48ca <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    48be:	8b40      	ldrh	r0, [r0, #26]
    48c0:	fab0 f080 	clz	r0, r0
    48c4:	0940      	lsrs	r0, r0, #5
    48c6:	0080      	lsls	r0, r0, #2
    48c8:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    48ca:	2b01      	cmp	r3, #1
    48cc:	d105      	bne.n	48da <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    48ce:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    48d0:	2b00      	cmp	r3, #0
    48d2:	bf0c      	ite	eq
    48d4:	2000      	moveq	r0, #0
    48d6:	2005      	movne	r0, #5
    48d8:	4770      	bx	lr
	int evt = EVT_NOP;
    48da:	2000      	movs	r0, #0
}
    48dc:	4770      	bx	lr

000048de <validate_args>:
{
    48de:	b510      	push	{r4, lr}
    48e0:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    48e2:	b100      	cbz	r0, 48e6 <validate_args+0x8>
    48e4:	b911      	cbnz	r1, 48ec <validate_args+0xe>
		return -EINVAL;
    48e6:	f06f 0015 	mvn.w	r0, #21
}
    48ea:	bd10      	pop	{r4, pc}
	int rv = sys_notify_validate(&cli->notify);
    48ec:	1d08      	adds	r0, r1, #4
    48ee:	f000 f895 	bl	4a1c <sys_notify_validate>
	if ((rv == 0)
    48f2:	2800      	cmp	r0, #0
    48f4:	d1f9      	bne.n	48ea <validate_args+0xc>
	    && ((cli->notify.flags
    48f6:	68a3      	ldr	r3, [r4, #8]
    48f8:	2b03      	cmp	r3, #3
    48fa:	d9f6      	bls.n	48ea <validate_args+0xc>
    48fc:	e7f3      	b.n	48e6 <validate_args+0x8>

000048fe <notify_one>:
{
    48fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4902:	460d      	mov	r5, r1
    4904:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    4906:	4619      	mov	r1, r3
    4908:	1d28      	adds	r0, r5, #4
{
    490a:	4690      	mov	r8, r2
    490c:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    490e:	f000 f896 	bl	4a3e <sys_notify_finalize>
	if (cb) {
    4912:	4604      	mov	r4, r0
    4914:	b138      	cbz	r0, 4926 <notify_one+0x28>
		cb(mgr, cli, state, res);
    4916:	4633      	mov	r3, r6
    4918:	4642      	mov	r2, r8
    491a:	4629      	mov	r1, r5
    491c:	4638      	mov	r0, r7
    491e:	46a4      	mov	ip, r4
}
    4920:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    4924:	4760      	bx	ip
}
    4926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000492a <transition_complete>:
{
    492a:	b410      	push	{r4}
	__asm__ volatile(
    492c:	f04f 0420 	mov.w	r4, #32
    4930:	f3ef 8211 	mrs	r2, BASEPRI
    4934:	f384 8812 	msr	BASEPRI_MAX, r4
    4938:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    493c:	6141      	str	r1, [r0, #20]
}
    493e:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    4940:	2101      	movs	r1, #1
    4942:	f7fb bdc9 	b.w	4d8 <process_event>

00004946 <onoff_manager_init>:
{
    4946:	b538      	push	{r3, r4, r5, lr}
    4948:	460c      	mov	r4, r1
	if ((mgr == NULL)
    494a:	4605      	mov	r5, r0
    494c:	b158      	cbz	r0, 4966 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    494e:	b151      	cbz	r1, 4966 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    4950:	680b      	ldr	r3, [r1, #0]
    4952:	b143      	cbz	r3, 4966 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    4954:	684b      	ldr	r3, [r1, #4]
    4956:	b133      	cbz	r3, 4966 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    4958:	221c      	movs	r2, #28
    495a:	2100      	movs	r1, #0
    495c:	f000 f93a 	bl	4bd4 <memset>
	return 0;
    4960:	2000      	movs	r0, #0
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    4962:	612c      	str	r4, [r5, #16]
}
    4964:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    4966:	f06f 0015 	mvn.w	r0, #21
    496a:	e7fb      	b.n	4964 <onoff_manager_init+0x1e>

0000496c <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    496c:	b570      	push	{r4, r5, r6, lr}
    496e:	4605      	mov	r5, r0
    4970:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    4972:	f7ff ffb4 	bl	48de <validate_args>

	if (rv < 0) {
    4976:	1e04      	subs	r4, r0, #0
    4978:	db15      	blt.n	49a6 <onoff_request+0x3a>
    497a:	f04f 0320 	mov.w	r3, #32
    497e:	f3ef 8211 	mrs	r2, BASEPRI
    4982:	f383 8812 	msr	BASEPRI_MAX, r3
    4986:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    498a:	f64f 71ff 	movw	r1, #65535	; 0xffff
    498e:	8b6b      	ldrh	r3, [r5, #26]
    4990:	8b2c      	ldrh	r4, [r5, #24]
    4992:	428b      	cmp	r3, r1
    4994:	f004 0407 	and.w	r4, r4, #7
    4998:	d107      	bne.n	49aa <onoff_request+0x3e>
	__asm__ volatile(
    499a:	f382 8811 	msr	BASEPRI, r2
    499e:	f3bf 8f6f 	isb	sy
		rv = -EAGAIN;
    49a2:	f06f 040a 	mvn.w	r4, #10
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    49a6:	4620      	mov	r0, r4
    49a8:	bd70      	pop	{r4, r5, r6, pc}
	if (state == ONOFF_STATE_ON) {
    49aa:	2c02      	cmp	r4, #2
    49ac:	d10c      	bne.n	49c8 <onoff_request+0x5c>
		mgr->refs += 1U;
    49ae:	3301      	adds	r3, #1
    49b0:	836b      	strh	r3, [r5, #26]
    49b2:	f382 8811 	msr	BASEPRI, r2
    49b6:	f3bf 8f6f 	isb	sy
			notify_one(mgr, cli, state, 0);
    49ba:	2300      	movs	r3, #0
    49bc:	4622      	mov	r2, r4
    49be:	4631      	mov	r1, r6
    49c0:	4628      	mov	r0, r5
    49c2:	f7ff ff9c 	bl	48fe <notify_one>
    49c6:	e7ee      	b.n	49a6 <onoff_request+0x3a>
	} else if ((state == ONOFF_STATE_OFF)
    49c8:	2c06      	cmp	r4, #6
    49ca:	d814      	bhi.n	49f6 <onoff_request+0x8a>
    49cc:	e8df f004 	tbb	[pc, r4]
    49d0:	13131304 	.word	0x13131304
    49d4:	1a04      	.short	0x1a04
    49d6:	04          	.byte	0x04
    49d7:	00          	.byte	0x00
	parent->next = child;
    49d8:	2300      	movs	r3, #0
    49da:	6033      	str	r3, [r6, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    49dc:	686b      	ldr	r3, [r5, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    49de:	b93b      	cbnz	r3, 49f0 <onoff_request+0x84>
	list->head = node;
    49e0:	e9c5 6600 	strd	r6, r6, [r5]
	if (start) {
    49e4:	b9ac      	cbnz	r4, 4a12 <onoff_request+0xa6>
		process_event(mgr, EVT_RECHECK, key);
    49e6:	2102      	movs	r1, #2
    49e8:	4628      	mov	r0, r5
    49ea:	f7fb fd75 	bl	4d8 <process_event>
    49ee:	e7da      	b.n	49a6 <onoff_request+0x3a>
	parent->next = child;
    49f0:	601e      	str	r6, [r3, #0]
	list->tail = node;
    49f2:	606e      	str	r6, [r5, #4]
}
    49f4:	e7f6      	b.n	49e4 <onoff_request+0x78>
    49f6:	f382 8811 	msr	BASEPRI, r2
    49fa:	f3bf 8f6f 	isb	sy
		rv = -EIO;
    49fe:	f06f 0404 	mvn.w	r4, #4
    4a02:	e7d0      	b.n	49a6 <onoff_request+0x3a>
    4a04:	f382 8811 	msr	BASEPRI, r2
    4a08:	f3bf 8f6f 	isb	sy
    4a0c:	f06f 0485 	mvn.w	r4, #133	; 0x85
    4a10:	e7c9      	b.n	49a6 <onoff_request+0x3a>
    4a12:	f382 8811 	msr	BASEPRI, r2
    4a16:	f3bf 8f6f 	isb	sy
		if (notify) {
    4a1a:	e7c4      	b.n	49a6 <onoff_request+0x3a>

00004a1c <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    4a1c:	4603      	mov	r3, r0
    4a1e:	b158      	cbz	r0, 4a38 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    4a20:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    4a22:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    4a26:	2a01      	cmp	r2, #1
    4a28:	d003      	beq.n	4a32 <sys_notify_validate+0x16>
    4a2a:	2a03      	cmp	r2, #3
    4a2c:	d104      	bne.n	4a38 <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    4a2e:	6802      	ldr	r2, [r0, #0]
    4a30:	b112      	cbz	r2, 4a38 <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    4a32:	2000      	movs	r0, #0
    4a34:	6098      	str	r0, [r3, #8]
    4a36:	4770      	bx	lr
    4a38:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    4a3c:	4770      	bx	lr

00004a3e <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    4a3e:	6842      	ldr	r2, [r0, #4]

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    4a40:	4603      	mov	r3, r0
	return method & SYS_NOTIFY_METHOD_MASK;
    4a42:	f002 0203 	and.w	r2, r2, #3

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
	switch (method) {
    4a46:	2a03      	cmp	r2, #3
    4a48:	f04f 0200 	mov.w	r2, #0
	notify->result = res;
    4a4c:	6081      	str	r1, [r0, #8]
	sys_notify_generic_callback rv = NULL;
    4a4e:	bf14      	ite	ne
    4a50:	4610      	movne	r0, r2
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    4a52:	6800      	ldreq	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    4a54:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    4a56:	4770      	bx	lr

00004a58 <encode_uint>:
{
    4a58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4a5c:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
    4a5e:	78d3      	ldrb	r3, [r2, #3]
{
    4a60:	4680      	mov	r8, r0
	switch (specifier) {
    4a62:	2b6f      	cmp	r3, #111	; 0x6f
{
    4a64:	460f      	mov	r7, r1
    4a66:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    4a68:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    4a6c:	d029      	beq.n	4ac2 <encode_uint+0x6a>
    4a6e:	d824      	bhi.n	4aba <encode_uint+0x62>
		return 10;
    4a70:	2b58      	cmp	r3, #88	; 0x58
    4a72:	bf0c      	ite	eq
    4a74:	2610      	moveq	r6, #16
    4a76:	260a      	movne	r6, #10
	char *bp = bps + (bpe - bps);
    4a78:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    4a7c:	4632      	mov	r2, r6
    4a7e:	2300      	movs	r3, #0
    4a80:	4640      	mov	r0, r8
    4a82:	4639      	mov	r1, r7
    4a84:	f7fb fb66 	bl	154 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4a88:	2a09      	cmp	r2, #9
    4a8a:	b2d4      	uxtb	r4, r2
    4a8c:	d81e      	bhi.n	4acc <encode_uint+0x74>
    4a8e:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    4a90:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4a92:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    4a94:	f177 0700 	sbcs.w	r7, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4a98:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    4a9c:	d301      	bcc.n	4aa2 <encode_uint+0x4a>
    4a9e:	45d1      	cmp	r9, sl
    4aa0:	d811      	bhi.n	4ac6 <encode_uint+0x6e>
	if (conv->flag_hash) {
    4aa2:	782b      	ldrb	r3, [r5, #0]
    4aa4:	069b      	lsls	r3, r3, #26
    4aa6:	d505      	bpl.n	4ab4 <encode_uint+0x5c>
		if (radix == 8) {
    4aa8:	2e08      	cmp	r6, #8
    4aaa:	d115      	bne.n	4ad8 <encode_uint+0x80>
			conv->altform_0 = true;
    4aac:	78ab      	ldrb	r3, [r5, #2]
    4aae:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    4ab2:	70ab      	strb	r3, [r5, #2]
}
    4ab4:	4648      	mov	r0, r9
    4ab6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    4aba:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 10;
    4abe:	2b70      	cmp	r3, #112	; 0x70
    4ac0:	e7d7      	b.n	4a72 <encode_uint+0x1a>
	switch (specifier) {
    4ac2:	2608      	movs	r6, #8
    4ac4:	e7d8      	b.n	4a78 <encode_uint+0x20>
		value /= radix;
    4ac6:	4680      	mov	r8, r0
    4ac8:	460f      	mov	r7, r1
    4aca:	e7d7      	b.n	4a7c <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4acc:	f1bb 0f19 	cmp.w	fp, #25
    4ad0:	bf94      	ite	ls
    4ad2:	3437      	addls	r4, #55	; 0x37
    4ad4:	3457      	addhi	r4, #87	; 0x57
    4ad6:	e7db      	b.n	4a90 <encode_uint+0x38>
		} else if (radix == 16) {
    4ad8:	2e10      	cmp	r6, #16
    4ada:	d1eb      	bne.n	4ab4 <encode_uint+0x5c>
			conv->altform_0c = true;
    4adc:	78ab      	ldrb	r3, [r5, #2]
    4ade:	f043 0310 	orr.w	r3, r3, #16
    4ae2:	e7e6      	b.n	4ab2 <encode_uint+0x5a>

00004ae4 <outs>:
{
    4ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4ae8:	4607      	mov	r7, r0
    4aea:	4688      	mov	r8, r1
    4aec:	4615      	mov	r5, r2
    4aee:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    4af0:	4614      	mov	r4, r2
    4af2:	42b4      	cmp	r4, r6
    4af4:	d305      	bcc.n	4b02 <outs+0x1e>
    4af6:	b10e      	cbz	r6, 4afc <outs+0x18>
	return (int)count;
    4af8:	1b60      	subs	r0, r4, r5
    4afa:	e008      	b.n	4b0e <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    4afc:	7823      	ldrb	r3, [r4, #0]
    4afe:	2b00      	cmp	r3, #0
    4b00:	d0fa      	beq.n	4af8 <outs+0x14>
		int rc = out((int)*sp++, ctx);
    4b02:	4641      	mov	r1, r8
    4b04:	f814 0b01 	ldrb.w	r0, [r4], #1
    4b08:	47b8      	blx	r7
		if (rc < 0) {
    4b0a:	2800      	cmp	r0, #0
    4b0c:	daf1      	bge.n	4af2 <outs+0xe>
}
    4b0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004b12 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_WARN_DEPRECATED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    4b12:	4770      	bx	lr

00004b14 <pm_state_exit_post_ops>:
    4b14:	2300      	movs	r3, #0
    4b16:	f383 8811 	msr	BASEPRI, r3
    4b1a:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    4b1e:	4770      	bx	lr

00004b20 <abort_function>:
	sys_reboot(SYS_REBOOT_WARM);
    4b20:	2000      	movs	r0, #0
{
    4b22:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    4b24:	f7fc f998 	bl	e58 <sys_reboot>

00004b28 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    4b28:	f000 bb79 	b.w	521e <z_fatal_error>

00004b2c <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
    4b2c:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    4b2e:	6800      	ldr	r0, [r0, #0]
    4b30:	f000 bb75 	b.w	521e <z_fatal_error>

00004b34 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    4b34:	2100      	movs	r1, #0
    4b36:	2001      	movs	r0, #1
    4b38:	f7ff bff6 	b.w	4b28 <z_arm_fatal_error>

00004b3c <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    4b3c:	b508      	push	{r3, lr}
	handler();
    4b3e:	f7fc fc73 	bl	1428 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    4b42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    4b46:	f7fc bd35 	b.w	15b4 <z_arm_exc_exit>

00004b4a <configure_builtin_stack_guard>:
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    4b4a:	6e43      	ldr	r3, [r0, #100]	; 0x64
    4b4c:	f383 880b 	msr	PSPLIM, r3
}
    4b50:	4770      	bx	lr

00004b52 <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
    4b52:	e840 f300 	tt	r3, r0
int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
		return addr_info.flags.mpu_region;
    4b56:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    4b5a:	b2d8      	uxtb	r0, r3
	}

	return -EINVAL;
}
    4b5c:	bf08      	it	eq
    4b5e:	f06f 0015 	mvneq.w	r0, #21
    4b62:	4770      	bx	lr

00004b64 <mpu_configure_region>:
{
    4b64:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	p_attr->rbar = attr->rbar &
    4b66:	890a      	ldrh	r2, [r1, #8]
    4b68:	894e      	ldrh	r6, [r1, #10]
	region_conf.base = new_region->start;
    4b6a:	680b      	ldr	r3, [r1, #0]
		&new_region->attr, new_region->start, new_region->size);
    4b6c:	684d      	ldr	r5, [r1, #4]
    4b6e:	f002 021f 	and.w	r2, r2, #31
    4b72:	ea42 1246 	orr.w	r2, r2, r6, lsl #5
	region_conf.base = new_region->start;
    4b76:	9300      	str	r3, [sp, #0]
    4b78:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    4b7c:	f023 031f 	bic.w	r3, r3, #31
    4b80:	1e6a      	subs	r2, r5, #1
    4b82:	4413      	add	r3, r2
    4b84:	f023 031f 	bic.w	r3, r3, #31
	if (index > (get_num_regions() - 1U)) {
    4b88:	2807      	cmp	r0, #7
    4b8a:	9303      	str	r3, [sp, #12]
    4b8c:	d804      	bhi.n	4b98 <mpu_configure_region+0x34>
	region_init(index, region_conf);
    4b8e:	4669      	mov	r1, sp
    4b90:	f7fc fed2 	bl	1938 <region_init>
}
    4b94:	b004      	add	sp, #16
    4b96:	bd70      	pop	{r4, r5, r6, pc}
		return -EINVAL;
    4b98:	f06f 0015 	mvn.w	r0, #21
	return region_allocate_and_init(index,
    4b9c:	e7fa      	b.n	4b94 <mpu_configure_region+0x30>

00004b9e <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    4b9e:	4603      	mov	r3, r0
	size_t n = 0;
    4ba0:	2000      	movs	r0, #0

	while (*s != '\0') {
    4ba2:	5c1a      	ldrb	r2, [r3, r0]
    4ba4:	b902      	cbnz	r2, 4ba8 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    4ba6:	4770      	bx	lr
		n++;
    4ba8:	3001      	adds	r0, #1
    4baa:	e7fa      	b.n	4ba2 <strlen+0x4>

00004bac <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    4bac:	4603      	mov	r3, r0
	size_t n = 0;
    4bae:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    4bb0:	5c1a      	ldrb	r2, [r3, r0]
    4bb2:	b10a      	cbz	r2, 4bb8 <strnlen+0xc>
    4bb4:	4288      	cmp	r0, r1
    4bb6:	d100      	bne.n	4bba <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    4bb8:	4770      	bx	lr
		n++;
    4bba:	3001      	adds	r0, #1
    4bbc:	e7f8      	b.n	4bb0 <strnlen+0x4>

00004bbe <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    4bbe:	b510      	push	{r4, lr}
    4bc0:	1e43      	subs	r3, r0, #1
    4bc2:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    4bc4:	4291      	cmp	r1, r2
    4bc6:	d100      	bne.n	4bca <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    4bc8:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    4bca:	f811 4b01 	ldrb.w	r4, [r1], #1
    4bce:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    4bd2:	e7f7      	b.n	4bc4 <memcpy+0x6>

00004bd4 <memset>:

void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
    4bd4:	4603      	mov	r3, r0
	unsigned char c_byte = (unsigned char)c;
    4bd6:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    4bd8:	4402      	add	r2, r0
    4bda:	4293      	cmp	r3, r2
    4bdc:	d100      	bne.n	4be0 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    4bde:	4770      	bx	lr
		*(d_byte++) = c_byte;
    4be0:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    4be4:	e7f9      	b.n	4bda <memset+0x6>

00004be6 <_stdout_hook_default>:
}
    4be6:	f04f 30ff 	mov.w	r0, #4294967295
    4bea:	4770      	bx	lr

00004bec <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    4bec:	220c      	movs	r2, #12
    4bee:	6903      	ldr	r3, [r0, #16]
    4bf0:	b2c9      	uxtb	r1, r1
    4bf2:	fb01 3302 	mla	r3, r1, r2, r3
    4bf6:	6f98      	ldr	r0, [r3, #120]	; 0x78
}
    4bf8:	f000 0007 	and.w	r0, r0, #7
    4bfc:	4770      	bx	lr

00004bfe <set_on_state>:
	__asm__ volatile(
    4bfe:	f04f 0320 	mov.w	r3, #32
    4c02:	f3ef 8211 	mrs	r2, BASEPRI
    4c06:	f383 8812 	msr	BASEPRI_MAX, r3
    4c0a:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    4c0e:	6803      	ldr	r3, [r0, #0]
    4c10:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    4c14:	f043 0302 	orr.w	r3, r3, #2
    4c18:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    4c1a:	f382 8811 	msr	BASEPRI, r2
    4c1e:	f3bf 8f6f 	isb	sy
}
    4c22:	4770      	bx	lr

00004c24 <stop>:
{
    4c24:	b570      	push	{r4, r5, r6, lr}
    4c26:	b2c9      	uxtb	r1, r1
	struct nrf_clock_control_data *data = dev->data;
    4c28:	6903      	ldr	r3, [r0, #16]
	__asm__ volatile(
    4c2a:	f04f 0420 	mov.w	r4, #32
    4c2e:	f3ef 8511 	mrs	r5, BASEPRI
    4c32:	f384 8812 	msr	BASEPRI_MAX, r4
    4c36:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4c3a:	260c      	movs	r6, #12
    4c3c:	fb06 3401 	mla	r4, r6, r1, r3
    4c40:	6fa4      	ldr	r4, [r4, #120]	; 0x78
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    4c42:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    4c46:	d008      	beq.n	4c5a <stop+0x36>
    4c48:	42a2      	cmp	r2, r4
    4c4a:	d006      	beq.n	4c5a <stop+0x36>
	__asm__ volatile(
    4c4c:	f385 8811 	msr	BASEPRI, r5
    4c50:	f3bf 8f6f 	isb	sy
		err = -EPERM;
    4c54:	f04f 30ff 	mov.w	r0, #4294967295
}
    4c58:	bd70      	pop	{r4, r5, r6, pc}
		*flags = CLOCK_CONTROL_STATUS_OFF;
    4c5a:	2201      	movs	r2, #1
    4c5c:	fb06 3301 	mla	r3, r6, r1, r3
    4c60:	679a      	str	r2, [r3, #120]	; 0x78
    4c62:	f385 8811 	msr	BASEPRI, r5
    4c66:	f3bf 8f6f 	isb	sy
	get_sub_config(dev, type)->stop();
    4c6a:	6843      	ldr	r3, [r0, #4]
    4c6c:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
    4c70:	685b      	ldr	r3, [r3, #4]
    4c72:	4798      	blx	r3
	return 0;
    4c74:	2000      	movs	r0, #0
    4c76:	e7ef      	b.n	4c58 <stop+0x34>

00004c78 <api_stop>:
	return stop(dev, subsys, CTX_API);
    4c78:	2280      	movs	r2, #128	; 0x80
    4c7a:	f7ff bfd3 	b.w	4c24 <stop>

00004c7e <async_start>:
{
    4c7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4c80:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    4c82:	6904      	ldr	r4, [r0, #16]
	return &data->subsys[type];
    4c84:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    4c86:	f04f 0520 	mov.w	r5, #32
    4c8a:	f3ef 8611 	mrs	r6, BASEPRI
    4c8e:	f385 8812 	msr	BASEPRI_MAX, r5
    4c92:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4c96:	250c      	movs	r5, #12
    4c98:	fb05 4401 	mla	r4, r5, r1, r4
    4c9c:	6fa5      	ldr	r5, [r4, #120]	; 0x78
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    4c9e:	f005 0c07 	and.w	ip, r5, #7
    4ca2:	f1bc 0f01 	cmp.w	ip, #1
    4ca6:	d10c      	bne.n	4cc2 <async_start+0x44>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    4ca8:	67a7      	str	r7, [r4, #120]	; 0x78
	__asm__ volatile(
    4caa:	f386 8811 	msr	BASEPRI, r6
    4cae:	f3bf 8f6f 	isb	sy
	subdata->user_data = user_data;
    4cb2:	e9c4 231c 	strd	r2, r3, [r4, #112]	; 0x70
	 get_sub_config(dev, type)->start();
    4cb6:	6843      	ldr	r3, [r0, #4]
    4cb8:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
    4cbc:	4798      	blx	r3
	return 0;
    4cbe:	2000      	movs	r0, #0
}
    4cc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    4cc2:	f005 05c0 	and.w	r5, r5, #192	; 0xc0
	} else if (current_ctx != ctx) {
    4cc6:	42af      	cmp	r7, r5
    4cc8:	f386 8811 	msr	BASEPRI, r6
    4ccc:	f3bf 8f6f 	isb	sy
		err = -EALREADY;
    4cd0:	bf0c      	ite	eq
    4cd2:	f06f 0077 	mvneq.w	r0, #119	; 0x77
		err = -EPERM;
    4cd6:	f04f 30ff 	movne.w	r0, #4294967295
    4cda:	e7f1      	b.n	4cc0 <async_start+0x42>

00004cdc <api_start>:
{
    4cdc:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    4cde:	2480      	movs	r4, #128	; 0x80
    4ce0:	9400      	str	r4, [sp, #0]
    4ce2:	f7ff ffcc 	bl	4c7e <async_start>
}
    4ce6:	b002      	add	sp, #8
    4ce8:	bd10      	pop	{r4, pc}

00004cea <onoff_started_callback>:
{
    4cea:	b410      	push	{r4}
	notify(mgr, 0);
    4cec:	241c      	movs	r4, #28
	return &data->mgr[type];
    4cee:	6900      	ldr	r0, [r0, #16]
    4cf0:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    4cf2:	fb03 0004 	mla	r0, r3, r4, r0
    4cf6:	2100      	movs	r1, #0
}
    4cf8:	bc10      	pop	{r4}
	notify(mgr, 0);
    4cfa:	4710      	bx	r2

00004cfc <hfclkaudio_start>:
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
    4cfc:	2003      	movs	r0, #3
    4cfe:	f000 b9c9 	b.w	5094 <nrfx_clock_start>

00004d02 <hfclk192m_start>:
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK192M);
    4d02:	2002      	movs	r0, #2
    4d04:	f000 b9c6 	b.w	5094 <nrfx_clock_start>

00004d08 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    4d08:	2000      	movs	r0, #0
    4d0a:	f000 b9c3 	b.w	5094 <nrfx_clock_start>

00004d0e <hfclkaudio_stop>:
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
    4d0e:	2003      	movs	r0, #3
    4d10:	f000 ba1f 	b.w	5152 <nrfx_clock_stop>

00004d14 <hfclk192m_stop>:
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK192M);
    4d14:	2002      	movs	r0, #2
    4d16:	f000 ba1c 	b.w	5152 <nrfx_clock_stop>

00004d1a <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    4d1a:	2000      	movs	r0, #0
    4d1c:	f000 ba19 	b.w	5152 <nrfx_clock_stop>

00004d20 <blocking_start_callback>:
{
    4d20:	4610      	mov	r0, r2
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    4d22:	f7fe be4b 	b.w	39bc <z_impl_k_sem_give>

00004d26 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4d26:	6843      	ldr	r3, [r0, #4]
}
    4d28:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4d2a:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    4d2c:	691b      	ldr	r3, [r3, #16]
	*value = nrf_gpio_port_in_read(reg);
    4d2e:	600b      	str	r3, [r1, #0]
}
    4d30:	4770      	bx	lr

00004d32 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4d32:	6843      	ldr	r3, [r0, #4]
	const uint32_t set_mask = value & mask;
    4d34:	ea02 0001 	and.w	r0, r2, r1
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4d38:	685b      	ldr	r3, [r3, #4]
	const uint32_t clear_mask = (~set_mask) & mask;
    4d3a:	ea21 0102 	bic.w	r1, r1, r2
    p_reg->OUTSET = set_mask;
    4d3e:	6098      	str	r0, [r3, #8]
}
    4d40:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    4d42:	60d9      	str	r1, [r3, #12]
    4d44:	4770      	bx	lr

00004d46 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4d46:	6843      	ldr	r3, [r0, #4]
}
    4d48:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4d4a:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
    4d4c:	6099      	str	r1, [r3, #8]
}
    4d4e:	4770      	bx	lr

00004d50 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4d50:	6843      	ldr	r3, [r0, #4]
}
    4d52:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4d54:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
    4d56:	60d9      	str	r1, [r3, #12]
}
    4d58:	4770      	bx	lr

00004d5a <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4d5a:	6843      	ldr	r3, [r0, #4]
    4d5c:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    4d5e:	6853      	ldr	r3, [r2, #4]
	const uint32_t set_mask = value & mask;
    4d60:	ea21 0003 	bic.w	r0, r1, r3
	const uint32_t clear_mask = (~value) & mask;
    4d64:	400b      	ands	r3, r1
    p_reg->OUTSET = set_mask;
    4d66:	6090      	str	r0, [r2, #8]
}
    4d68:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    4d6a:	60d3      	str	r3, [r2, #12]
    4d6c:	4770      	bx	lr

00004d6e <gpio_nrfx_manage_callback>:
{
    4d6e:	b510      	push	{r4, lr}
	return port->data;
    4d70:	6903      	ldr	r3, [r0, #16]
	return list->head;
    4d72:	6858      	ldr	r0, [r3, #4]
	if (!sys_slist_is_empty(callbacks)) {
    4d74:	b1f8      	cbz	r0, 4db6 <gpio_nrfx_manage_callback+0x48>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    4d76:	4288      	cmp	r0, r1
    4d78:	d119      	bne.n	4dae <gpio_nrfx_manage_callback+0x40>
Z_GENLIST_REMOVE(slist, snode)
    4d7a:	689c      	ldr	r4, [r3, #8]
	return node->next;
    4d7c:	6808      	ldr	r0, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
    4d7e:	42a1      	cmp	r1, r4
	list->head = node;
    4d80:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    4d82:	d100      	bne.n	4d86 <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    4d84:	6098      	str	r0, [r3, #8]
	parent->next = child;
    4d86:	2000      	movs	r0, #0
    4d88:	6008      	str	r0, [r1, #0]
	if (set) {
    4d8a:	b12a      	cbz	r2, 4d98 <gpio_nrfx_manage_callback+0x2a>
	return list->head;
    4d8c:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
    4d8e:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
    4d90:	689a      	ldr	r2, [r3, #8]
	list->head = node;
    4d92:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    4d94:	b902      	cbnz	r2, 4d98 <gpio_nrfx_manage_callback+0x2a>
	list->tail = node;
    4d96:	6099      	str	r1, [r3, #8]
	return 0;
    4d98:	2000      	movs	r0, #0
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    4d9a:	e010      	b.n	4dbe <gpio_nrfx_manage_callback+0x50>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    4d9c:	4281      	cmp	r1, r0
    4d9e:	d106      	bne.n	4dae <gpio_nrfx_manage_callback+0x40>
	return node->next;
    4da0:	6808      	ldr	r0, [r1, #0]
	parent->next = child;
    4da2:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
    4da4:	6898      	ldr	r0, [r3, #8]
    4da6:	4281      	cmp	r1, r0
    4da8:	d1ed      	bne.n	4d86 <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    4daa:	609c      	str	r4, [r3, #8]
}
    4dac:	e7eb      	b.n	4d86 <gpio_nrfx_manage_callback+0x18>
	return node->next;
    4dae:	4604      	mov	r4, r0
    4db0:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    4db2:	2800      	cmp	r0, #0
    4db4:	d1f2      	bne.n	4d9c <gpio_nrfx_manage_callback+0x2e>
			if (!set) {
    4db6:	2a00      	cmp	r2, #0
    4db8:	d1e8      	bne.n	4d8c <gpio_nrfx_manage_callback+0x1e>
				return -EINVAL;
    4dba:	f06f 0015 	mvn.w	r0, #21
}
    4dbe:	bd10      	pop	{r4, pc}

00004dc0 <uarte_nrfx_config_get>:
{
    4dc0:	460b      	mov	r3, r1
	struct uarte_nrfx_data *data = dev->data;
    4dc2:	6902      	ldr	r2, [r0, #16]
	*cfg = data->uart_config;
    4dc4:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    4dc8:	e883 0003 	stmia.w	r3, {r0, r1}
}
    4dcc:	2000      	movs	r0, #0
    4dce:	4770      	bx	lr

00004dd0 <uarte_nrfx_err_check>:
	return config->uarte_regs;
    4dd0:	6843      	ldr	r3, [r0, #4]
    4dd2:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    4dd4:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    4dd8:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    4ddc:	4770      	bx	lr

00004dde <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    4dde:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = dev->data;
    4de0:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    4de2:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4de4:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    4de8:	b150      	cbz	r0, 4e00 <uarte_nrfx_poll_in+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4dea:	2000      	movs	r0, #0
	*c = *data->rx_data;
    4dec:	6952      	ldr	r2, [r2, #20]
    4dee:	7812      	ldrb	r2, [r2, #0]
    4df0:	700a      	strb	r2, [r1, #0]
    4df2:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    4df6:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4dfa:	2201      	movs	r2, #1
    4dfc:	601a      	str	r2, [r3, #0]
	return 0;
    4dfe:	4770      	bx	lr
		return -1;
    4e00:	f04f 30ff 	mov.w	r0, #4294967295
}
    4e04:	4770      	bx	lr

00004e06 <is_tx_ready.isra.0>:
	return config->uarte_regs;
    4e06:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
    4e08:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4e0a:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    4e0e:	b940      	cbnz	r0, 4e22 <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    4e10:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    4e12:	079b      	lsls	r3, r3, #30
    4e14:	d406      	bmi.n	4e24 <is_tx_ready.isra.0+0x1e>
    4e16:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
    4e1a:	3800      	subs	r0, #0
    4e1c:	bf18      	it	ne
    4e1e:	2001      	movne	r0, #1
    4e20:	4770      	bx	lr
    4e22:	2001      	movs	r0, #1
}
    4e24:	4770      	bx	lr

00004e26 <uarte_nrfx_isr_int>:
	const struct uarte_nrfx_config *config = dev->config;
    4e26:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    4e28:	6813      	ldr	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    4e2a:	f8d3 1304 	ldr.w	r1, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    4e2e:	05c9      	lsls	r1, r1, #23
    4e30:	d518      	bpl.n	4e64 <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4e32:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    4e36:	b1a9      	cbz	r1, 4e64 <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    4e38:	f04f 0020 	mov.w	r0, #32
    4e3c:	f3ef 8111 	mrs	r1, BASEPRI
    4e40:	f380 8812 	msr	BASEPRI_MAX, r0
    4e44:	f3bf 8f6f 	isb	sy
    4e48:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    4e4c:	b130      	cbz	r0, 4e5c <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4e4e:	2000      	movs	r0, #0
    4e50:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
    4e54:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4e58:	2001      	movs	r0, #1
    4e5a:	60d8      	str	r0, [r3, #12]
	__asm__ volatile(
    4e5c:	f381 8811 	msr	BASEPRI, r1
    4e60:	f3bf 8f6f 	isb	sy
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    4e64:	6852      	ldr	r2, [r2, #4]
    4e66:	06d2      	lsls	r2, r2, #27
    4e68:	d515      	bpl.n	4e96 <uarte_nrfx_isr_int+0x70>
	__asm__ volatile(
    4e6a:	f04f 0120 	mov.w	r1, #32
    4e6e:	f3ef 8211 	mrs	r2, BASEPRI
    4e72:	f381 8812 	msr	BASEPRI_MAX, r1
    4e76:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4e7a:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    4e7e:	b111      	cbz	r1, 4e86 <uarte_nrfx_isr_int+0x60>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    4e80:	2100      	movs	r1, #0
    4e82:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    4e86:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    4e8a:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    4e8e:	f382 8811 	msr	BASEPRI, r2
    4e92:	f3bf 8f6f 	isb	sy
}
    4e96:	4770      	bx	lr

00004e98 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    4e98:	4770      	bx	lr

00004e9a <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    4e9a:	b570      	push	{r4, r5, r6, lr}
	*state = &config->states[0];
	while (*state <= &config->states[config->state_cnt - 1U]) {
    4e9c:	f06f 4660 	mvn.w	r6, #3758096384	; 0xe0000000
	*state = &config->states[0];
    4ea0:	6843      	ldr	r3, [r0, #4]
    4ea2:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    4ea4:	7a05      	ldrb	r5, [r0, #8]
    4ea6:	6844      	ldr	r4, [r0, #4]
    4ea8:	4435      	add	r5, r6
    4eaa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
    4eae:	42a3      	cmp	r3, r4
    4eb0:	d902      	bls.n	4eb8 <pinctrl_lookup_state+0x1e>
		}

		(*state)++;
	}

	return -ENOENT;
    4eb2:	f06f 0001 	mvn.w	r0, #1
}
    4eb6:	bd70      	pop	{r4, r5, r6, pc}
		if (id == (*state)->id) {
    4eb8:	795c      	ldrb	r4, [r3, #5]
    4eba:	428c      	cmp	r4, r1
    4ebc:	d001      	beq.n	4ec2 <pinctrl_lookup_state+0x28>
		(*state)++;
    4ebe:	3308      	adds	r3, #8
    4ec0:	e7ef      	b.n	4ea2 <pinctrl_lookup_state+0x8>
			return 0;
    4ec2:	2000      	movs	r0, #0
    4ec4:	e7f7      	b.n	4eb6 <pinctrl_lookup_state+0x1c>

00004ec6 <k_sys_fatal_error_handler>:
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    4ec6:	2000      	movs	r0, #0
{
    4ec8:	b508      	push	{r3, lr}
		sys_arch_reboot(0);
    4eca:	f7fc fcb9 	bl	1840 <sys_arch_reboot>

00004ece <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    4ece:	f7ff bb1d 	b.w	450c <nrf_cc3xx_platform_init_no_rng>

00004ed2 <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    4ed2:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    4ed4:	f7fc f95a 	bl	118c <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    4ed8:	f7fc fa40 	bl	135c <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    4edc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    4ee0:	f7ff bb14 	b.w	450c <nrf_cc3xx_platform_init_no_rng>

00004ee4 <nrfx_isr>:
#include <zephyr/kernel.h>
#include <soc/nrfx_coredep.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    4ee4:	4700      	bx	r0

00004ee6 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    4ee6:	f000 bb18 	b.w	551a <z_impl_k_busy_wait>

00004eea <clock_stop>:
{
    4eea:	b573      	push	{r0, r1, r4, r5, r6, lr}
    switch (domain)
    4eec:	2803      	cmp	r0, #3
    4eee:	f200 80a7 	bhi.w	5040 <clock_stop+0x156>
    4ef2:	e8df f000 	tbb	[pc, r0]
    4ef6:	1902      	.short	0x1902
    4ef8:	3527      	.short	0x3527
    4efa:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4efe:	2202      	movs	r2, #2
    4f00:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4f04:	2200      	movs	r2, #0
    4f06:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    4f0a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4f0e:	2201      	movs	r2, #1
    4f10:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    4f12:	2400      	movs	r4, #0
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    4f14:	2301      	movs	r3, #1
    4f16:	f88d 3007 	strb.w	r3, [sp, #7]
    switch (domain)
    4f1a:	2803      	cmp	r0, #3
    4f1c:	f200 8090 	bhi.w	5040 <clock_stop+0x156>
    4f20:	e8df f000 	tbb	[pc, r0]
    4f24:	9a78692c 	.word	0x9a78692c
    p_reg->INTENCLR = mask;
    4f28:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4f2c:	2201      	movs	r2, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4f2e:	2100      	movs	r1, #0
    p_reg->INTENCLR = mask;
    4f30:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4f34:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    4f38:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    4f3c:	f10d 0407 	add.w	r4, sp, #7
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4f40:	605a      	str	r2, [r3, #4]
    4f42:	e7e7      	b.n	4f14 <clock_stop+0x2a>
    p_reg->INTENCLR = mask;
    4f44:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4f48:	f44f 7200 	mov.w	r2, #512	; 0x200
    4f4c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4f50:	2200      	movs	r2, #0
    4f52:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    4f56:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4f5a:	2201      	movs	r2, #1
    4f5c:	625a      	str	r2, [r3, #36]	; 0x24
    4f5e:	e7d8      	b.n	4f12 <clock_stop+0x28>
    p_reg->INTENCLR = mask;
    4f60:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4f64:	f44f 7280 	mov.w	r2, #256	; 0x100
    4f68:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4f6c:	2200      	movs	r2, #0
    4f6e:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    4f72:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4f76:	2201      	movs	r2, #1
    4f78:	61da      	str	r2, [r3, #28]
    4f7a:	e7ca      	b.n	4f12 <clock_stop+0x28>
    switch (domain)
    4f7c:	f242 7510 	movw	r5, #10000	; 0x2710
    4f80:	f04f 2650 	mov.w	r6, #1342197760	; 0x50005000
            if (p_clk_src != NULL)
    4f84:	b36c      	cbz	r4, 4fe2 <clock_stop+0xf8>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    4f86:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    4f8a:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    4f8e:	7023      	strb	r3, [r4, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4f90:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    4f94:	03d9      	lsls	r1, r3, #15
    4f96:	d553      	bpl.n	5040 <clock_stop+0x156>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    4f98:	f89d 0007 	ldrb.w	r0, [sp, #7]
    4f9c:	2801      	cmp	r0, #1
    4f9e:	d14f      	bne.n	5040 <clock_stop+0x156>
    4fa0:	f7ff ffa1 	bl	4ee6 <nrfx_busy_wait>
    4fa4:	3d01      	subs	r5, #1
    4fa6:	d1ed      	bne.n	4f84 <clock_stop+0x9a>
    4fa8:	e04a      	b.n	5040 <clock_stop+0x156>
    4faa:	f89d 0007 	ldrb.w	r0, [sp, #7]
    4fae:	2801      	cmp	r0, #1
    4fb0:	d146      	bne.n	5040 <clock_stop+0x156>
    4fb2:	f7ff ff98 	bl	4ee6 <nrfx_busy_wait>
    4fb6:	3d01      	subs	r5, #1
    4fb8:	d152      	bne.n	5060 <clock_stop+0x176>
    4fba:	e041      	b.n	5040 <clock_stop+0x156>
    4fbc:	f89d 0007 	ldrb.w	r0, [sp, #7]
    4fc0:	2801      	cmp	r0, #1
    4fc2:	d13d      	bne.n	5040 <clock_stop+0x156>
    4fc4:	f7ff ff8f 	bl	4ee6 <nrfx_busy_wait>
    4fc8:	3d01      	subs	r5, #1
    4fca:	d039      	beq.n	5040 <clock_stop+0x156>
            if (p_clk_src != NULL)
    4fcc:	b1c4      	cbz	r4, 5000 <clock_stop+0x116>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    4fce:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    4fd2:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    4fd6:	7023      	strb	r3, [r4, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4fd8:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    4fdc:	03db      	lsls	r3, r3, #15
    4fde:	d52f      	bpl.n	5040 <clock_stop+0x156>
    4fe0:	e7ec      	b.n	4fbc <clock_stop+0xd2>
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4fe2:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    4fe6:	03da      	lsls	r2, r3, #15
    4fe8:	d52a      	bpl.n	5040 <clock_stop+0x156>
    4fea:	2001      	movs	r0, #1
    4fec:	f7ff ff7b 	bl	4ee6 <nrfx_busy_wait>
    4ff0:	3d01      	subs	r5, #1
    4ff2:	d1f6      	bne.n	4fe2 <clock_stop+0xf8>
    4ff4:	e024      	b.n	5040 <clock_stop+0x156>
    switch (domain)
    4ff6:	f242 7510 	movw	r5, #10000	; 0x2710
    4ffa:	f04f 2650 	mov.w	r6, #1342197760	; 0x50005000
    4ffe:	e7e5      	b.n	4fcc <clock_stop+0xe2>
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    5000:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    5004:	03d8      	lsls	r0, r3, #15
    5006:	d51b      	bpl.n	5040 <clock_stop+0x156>
    5008:	2001      	movs	r0, #1
    500a:	f7ff ff6c 	bl	4ee6 <nrfx_busy_wait>
    500e:	3d01      	subs	r5, #1
    5010:	d1f6      	bne.n	5000 <clock_stop+0x116>
    5012:	e015      	b.n	5040 <clock_stop+0x156>
    switch (domain)
    5014:	f242 7510 	movw	r5, #10000	; 0x2710
    5018:	f04f 2650 	mov.w	r6, #1342197760	; 0x50005000
            if (p_clk_src != NULL)
    501c:	b194      	cbz	r4, 5044 <clock_stop+0x15a>
                    (nrf_clock_hfclk_t)((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_SRC_Msk)
    501e:	f8d6 345c 	ldr.w	r3, [r6, #1116]	; 0x45c
    5022:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    5026:	7023      	strb	r3, [r4, #0]
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
    5028:	f8d6 345c 	ldr.w	r3, [r6, #1116]	; 0x45c
    502c:	03d9      	lsls	r1, r3, #15
    502e:	d507      	bpl.n	5040 <clock_stop+0x156>
    5030:	f89d 0007 	ldrb.w	r0, [sp, #7]
    5034:	2801      	cmp	r0, #1
    5036:	d103      	bne.n	5040 <clock_stop+0x156>
    5038:	f7ff ff55 	bl	4ee6 <nrfx_busy_wait>
    503c:	3d01      	subs	r5, #1
    503e:	d1ed      	bne.n	501c <clock_stop+0x132>
}
    5040:	b002      	add	sp, #8
    5042:	bd70      	pop	{r4, r5, r6, pc}
    5044:	f8d6 345c 	ldr.w	r3, [r6, #1116]	; 0x45c
    5048:	03da      	lsls	r2, r3, #15
    504a:	d5f9      	bpl.n	5040 <clock_stop+0x156>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    504c:	2001      	movs	r0, #1
    504e:	f7ff ff4a 	bl	4ee6 <nrfx_busy_wait>
    5052:	3d01      	subs	r5, #1
    5054:	d1f6      	bne.n	5044 <clock_stop+0x15a>
    5056:	e7f3      	b.n	5040 <clock_stop+0x156>
    switch (domain)
    5058:	f242 7510 	movw	r5, #10000	; 0x2710
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
    505c:	f04f 2650 	mov.w	r6, #1342197760	; 0x50005000
    5060:	f8d6 3454 	ldr.w	r3, [r6, #1108]	; 0x454
    5064:	03db      	lsls	r3, r3, #15
    5066:	d5eb      	bpl.n	5040 <clock_stop+0x156>
    5068:	2c00      	cmp	r4, #0
    506a:	d19e      	bne.n	4faa <clock_stop+0xc0>
    506c:	2001      	movs	r0, #1
    506e:	e7a0      	b.n	4fb2 <clock_stop+0xc8>

00005070 <nrfx_clock_enable>:
{
    5070:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    5072:	2005      	movs	r0, #5
    5074:	f7fc f9b4 	bl	13e0 <arch_irq_is_enabled>
    5078:	b910      	cbnz	r0, 5080 <nrfx_clock_enable+0x10>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    507a:	2005      	movs	r0, #5
    507c:	f7fc f9a2 	bl	13c4 <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5080:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5084:	2201      	movs	r2, #1
    5086:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}

#if NRF_CLOCK_HAS_HFCLKSRC
NRF_STATIC_INLINE void nrf_clock_hf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLKSRC = (uint32_t)(source);
    508a:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
                                   >> CLOCK_HFCLK192MCTRL_HCLK192M_Pos);
}

NRF_STATIC_INLINE void nrf_clock_hfclk192m_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLK192MSRC = (uint32_t)(source);
    508e:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
}
    5092:	bd08      	pop	{r3, pc}

00005094 <nrfx_clock_start>:
{
    5094:	b508      	push	{r3, lr}
    switch (domain)
    5096:	2803      	cmp	r0, #3
    5098:	d819      	bhi.n	50ce <nrfx_clock_start+0x3a>
    509a:	e8df f000 	tbb	[pc, r0]
    509e:	3202      	.short	0x3202
    50a0:	4c3e      	.short	0x4c3e
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    50a2:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    50a6:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    50aa:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    50ae:	03c9      	lsls	r1, r1, #15
    50b0:	d40e      	bmi.n	50d0 <nrfx_clock_start+0x3c>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    50b2:	f8d2 3414 	ldr.w	r3, [r2, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    50b6:	07db      	lsls	r3, r3, #31
    50b8:	d513      	bpl.n	50e2 <nrfx_clock_start+0x4e>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    50ba:	f8d2 341c 	ldr.w	r3, [r2, #1052]	; 0x41c
    50be:	f003 0303 	and.w	r3, r3, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    50c2:	3b01      	subs	r3, #1
    50c4:	2b01      	cmp	r3, #1
    50c6:	d809      	bhi.n	50dc <nrfx_clock_start+0x48>
    p_reg->INTENSET = mask;
    50c8:	2302      	movs	r3, #2
    50ca:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    50ce:	bd08      	pop	{r3, pc}
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    50d0:	f003 0303 	and.w	r3, r3, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    50d4:	2b02      	cmp	r3, #2
    50d6:	d005      	beq.n	50e4 <nrfx_clock_start+0x50>
    50d8:	2b01      	cmp	r3, #1
    50da:	d002      	beq.n	50e2 <nrfx_clock_start+0x4e>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    50dc:	2000      	movs	r0, #0
    50de:	f7ff ff04 	bl	4eea <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    50e2:	2301      	movs	r3, #1
    p_reg->LFCLKSRC = (uint32_t)(source);
    50e4:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    50e8:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    50ec:	2300      	movs	r3, #0
    50ee:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    50f2:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
    50f6:	2302      	movs	r3, #2
    50f8:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    50fc:	2301      	movs	r3, #1
    50fe:	6093      	str	r3, [r2, #8]
}
    5100:	e7e5      	b.n	50ce <nrfx_clock_start+0x3a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5102:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5106:	2200      	movs	r2, #0
    5108:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    510c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    5110:	2201      	movs	r2, #1
    5112:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5116:	601a      	str	r2, [r3, #0]
}
    5118:	e7d9      	b.n	50ce <nrfx_clock_start+0x3a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    511a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    511e:	2200      	movs	r2, #0
    5120:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    5124:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    p_reg->INTENSET = mask;
    5128:	f44f 7200 	mov.w	r2, #512	; 0x200
    512c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5130:	2201      	movs	r2, #1
    5132:	621a      	str	r2, [r3, #32]
}
    5134:	e7cb      	b.n	50ce <nrfx_clock_start+0x3a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5136:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    513a:	2200      	movs	r2, #0
    513c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    5140:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    p_reg->INTENSET = mask;
    5144:	f44f 7280 	mov.w	r2, #256	; 0x100
    5148:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    514c:	2201      	movs	r2, #1
    514e:	619a      	str	r2, [r3, #24]
}
    5150:	e7bd      	b.n	50ce <nrfx_clock_start+0x3a>

00005152 <nrfx_clock_stop>:
    clock_stop(domain);
    5152:	f7ff beca 	b.w	4eea <clock_stop>

00005156 <nrf_gpio_reconfigure>:
{
    5156:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5158:	4616      	mov	r6, r2
    515a:	e9dd 4708 	ldrd	r4, r7, [sp, #32]
    515e:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5160:	a801      	add	r0, sp, #4
{
    5162:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5164:	f7fd fe38 	bl	2dd8 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    5168:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    516a:	f1b6 0c00 	subs.w	ip, r6, #0
    516e:	bf18      	it	ne
    5170:	f04f 0c01 	movne.w	ip, #1
    5174:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    5178:	1e0b      	subs	r3, r1, #0
    517a:	bf18      	it	ne
    517c:	2301      	movne	r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    517e:	2d00      	cmp	r5, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    5180:	ea43 034c 	orr.w	r3, r3, ip, lsl #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    5184:	bf14      	ite	ne
    5186:	f04f 0c0c 	movne.w	ip, #12
    518a:	f04f 0c00 	moveq.w	ip, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    518e:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    5190:	ea43 030c 	orr.w	r3, r3, ip
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    5194:	bf14      	ite	ne
    5196:	f44f 6c70 	movne.w	ip, #3840	; 0xf00
    519a:	f04f 0c00 	moveq.w	ip, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    519e:	2f00      	cmp	r7, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    51a0:	ea43 030c 	orr.w	r3, r3, ip
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    51a4:	bf14      	ite	ne
    51a6:	f44f 3c40 	movne.w	ip, #196608	; 0x30000
    51aa:	f04f 0c00 	moveq.w	ip, #0
    uint32_t cnf = reg->PIN_CNF[pin_number];
    51ae:	f8d0 2200 	ldr.w	r2, [r0, #512]	; 0x200
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    51b2:	ea43 030c 	orr.w	r3, r3, ip
    cnf &= ~to_update;
    51b6:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    51ba:	b101      	cbz	r1, 51be <nrf_gpio_reconfigure+0x68>
    51bc:	7809      	ldrb	r1, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    51be:	b10e      	cbz	r6, 51c4 <nrf_gpio_reconfigure+0x6e>
    51c0:	7836      	ldrb	r6, [r6, #0]
    51c2:	0076      	lsls	r6, r6, #1
    51c4:	4319      	orrs	r1, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    51c6:	b10d      	cbz	r5, 51cc <nrf_gpio_reconfigure+0x76>
    51c8:	782d      	ldrb	r5, [r5, #0]
    51ca:	00ad      	lsls	r5, r5, #2
    51cc:	4331      	orrs	r1, r6
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    51ce:	b10c      	cbz	r4, 51d4 <nrf_gpio_reconfigure+0x7e>
    51d0:	7824      	ldrb	r4, [r4, #0]
    51d2:	0224      	lsls	r4, r4, #8
    51d4:	4329      	orrs	r1, r5
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    51d6:	b10f      	cbz	r7, 51dc <nrf_gpio_reconfigure+0x86>
    51d8:	783f      	ldrb	r7, [r7, #0]
    51da:	043f      	lsls	r7, r7, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    51dc:	430c      	orrs	r4, r1
    51de:	433c      	orrs	r4, r7
    reg->PIN_CNF[pin_number] = cnf;
    51e0:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
}
    51e4:	b003      	add	sp, #12
    51e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

000051e8 <nrf_gpio_cfg_sense_set>:
{
    51e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    51ea:	f10d 030f 	add.w	r3, sp, #15
    51ee:	9301      	str	r3, [sp, #4]
    51f0:	2300      	movs	r3, #0
{
    51f2:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    51f6:	461a      	mov	r2, r3
    51f8:	4619      	mov	r1, r3
    51fa:	9300      	str	r3, [sp, #0]
    51fc:	f7ff ffab 	bl	5156 <nrf_gpio_reconfigure>
}
    5200:	b005      	add	sp, #20
    5202:	f85d fb04 	ldr.w	pc, [sp], #4

00005206 <z_device_state_init>:

	while (dev < __device_end) {
		z_object_init(dev);
		++dev;
	}
}
    5206:	4770      	bx	lr

00005208 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    5208:	b140      	cbz	r0, 521c <z_device_is_ready+0x14>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    520a:	68c3      	ldr	r3, [r0, #12]
    520c:	7858      	ldrb	r0, [r3, #1]
    520e:	f010 0001 	ands.w	r0, r0, #1
    5212:	bf1e      	ittt	ne
    5214:	7818      	ldrbne	r0, [r3, #0]
    5216:	fab0 f080 	clzne	r0, r0
    521a:	0940      	lsrne	r0, r0, #5
}
    521c:	4770      	bx	lr

0000521e <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    521e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5220:	4605      	mov	r5, r0
    5222:	460e      	mov	r6, r1
	__asm__ volatile(
    5224:	f04f 0320 	mov.w	r3, #32
    5228:	f3ef 8711 	mrs	r7, BASEPRI
    522c:	f383 8812 	msr	BASEPRI_MAX, r3
    5230:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    5234:	f7fe feec 	bl	4010 <z_impl_z_current_get>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
    5238:	4631      	mov	r1, r6
    523a:	4604      	mov	r4, r0
    523c:	4628      	mov	r0, r5
    523e:	f7ff fe42 	bl	4ec6 <k_sys_fatal_error_handler>
	__asm__ volatile(
    5242:	f387 8811 	msr	BASEPRI, r7
    5246:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    524a:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    524c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    5250:	f7fc bb40 	b.w	18d4 <z_impl_k_thread_abort>

00005254 <z_early_memset>:
	(void) memset(dst, c, n);
    5254:	f7ff bcbe 	b.w	4bd4 <memset>

00005258 <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    5258:	f7ff bcb1 	b.w	4bbe <memcpy>

0000525c <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    525c:	e9d0 3203 	ldrd	r3, r2, [r0, #12]
    5260:	4313      	orrs	r3, r2
    5262:	f013 0303 	ands.w	r3, r3, #3
    5266:	d10c      	bne.n	5282 <create_free_list+0x26>
	slab->free_list = NULL;
    5268:	6143      	str	r3, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    526a:	6881      	ldr	r1, [r0, #8]
    526c:	4299      	cmp	r1, r3
    526e:	d801      	bhi.n	5274 <create_free_list+0x18>
	return 0;
    5270:	2000      	movs	r0, #0
    5272:	4770      	bx	lr
		*(char **)p = slab->free_list;
    5274:	6941      	ldr	r1, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    5276:	3301      	adds	r3, #1
		*(char **)p = slab->free_list;
    5278:	6011      	str	r1, [r2, #0]
		p += slab->block_size;
    527a:	68c1      	ldr	r1, [r0, #12]
		slab->free_list = p;
    527c:	6142      	str	r2, [r0, #20]
		p += slab->block_size;
    527e:	440a      	add	r2, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    5280:	e7f3      	b.n	526a <create_free_list+0xe>
		return -EINVAL;
    5282:	f06f 0015 	mvn.w	r0, #21
}
    5286:	4770      	bx	lr

00005288 <k_mem_slab_init>:
{
    5288:	b510      	push	{r4, lr}
	slab->block_size = block_size;
    528a:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->num_used = 0U;
    528e:	2300      	movs	r3, #0
	slab->buffer = buffer;
    5290:	6101      	str	r1, [r0, #16]
	slab->num_used = 0U;
    5292:	6183      	str	r3, [r0, #24]
{
    5294:	4604      	mov	r4, r0
	rc = create_free_list(slab);
    5296:	f7ff ffe1 	bl	525c <create_free_list>
	if (rc < 0) {
    529a:	2800      	cmp	r0, #0
	list->tail = (sys_dnode_t *)list;
    529c:	bfa8      	it	ge
    529e:	e9c4 4400 	strdge	r4, r4, [r4]
}
    52a2:	bd10      	pop	{r4, pc}

000052a4 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    52a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    52a6:	4604      	mov	r4, r0
    52a8:	460d      	mov	r5, r1
	__asm__ volatile(
    52aa:	f04f 0320 	mov.w	r3, #32
    52ae:	f3ef 8611 	mrs	r6, BASEPRI
    52b2:	f383 8812 	msr	BASEPRI_MAX, r3
    52b6:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    52ba:	6947      	ldr	r7, [r0, #20]
    52bc:	b977      	cbnz	r7, 52dc <k_mem_slab_free+0x38>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    52be:	f000 f8b2 	bl	5426 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    52c2:	b158      	cbz	r0, 52dc <k_mem_slab_free+0x38>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    52c4:	682a      	ldr	r2, [r5, #0]
    52c6:	6787      	str	r7, [r0, #120]	; 0x78
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    52c8:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
    52ca:	f000 f88c 	bl	53e6 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    52ce:	4631      	mov	r1, r6
    52d0:	f104 0008 	add.w	r0, r4, #8
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    52d4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			z_reschedule(&slab->lock, key);
    52d8:	f7fe bd60 	b.w	3d9c <z_reschedule>
	**(char ***) mem = slab->free_list;
    52dc:	682b      	ldr	r3, [r5, #0]
    52de:	6962      	ldr	r2, [r4, #20]
    52e0:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    52e2:	682b      	ldr	r3, [r5, #0]
    52e4:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    52e6:	69a3      	ldr	r3, [r4, #24]
    52e8:	3b01      	subs	r3, #1
    52ea:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    52ec:	f386 8811 	msr	BASEPRI, r6
    52f0:	f3bf 8f6f 	isb	sy
}
    52f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000052f6 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    52f6:	f3ef 8005 	mrs	r0, IPSR
}
    52fa:	3800      	subs	r0, #0
    52fc:	bf18      	it	ne
    52fe:	2001      	movne	r0, #1
    5300:	4770      	bx	lr

00005302 <z_pm_save_idle_exit>:
{
    5302:	b508      	push	{r3, lr}
	pm_system_resume();
    5304:	f7fb fe42 	bl	f8c <pm_system_resume>
}
    5308:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    530c:	f7ff bdc4 	b.w	4e98 <sys_clock_idle_exit>

00005310 <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
    5310:	f990 300e 	ldrsb.w	r3, [r0, #14]
    5314:	428b      	cmp	r3, r1
    5316:	d001      	beq.n	531c <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
    5318:	f7fe bcfa 	b.w	3d10 <z_set_prio>
}
    531c:	2000      	movs	r0, #0
    531e:	4770      	bx	lr

00005320 <z_impl_k_mutex_init>:
{
    5320:	4603      	mov	r3, r0
	mutex->owner = NULL;
    5322:	2000      	movs	r0, #0
    5324:	e9c3 3300 	strd	r3, r3, [r3]
	mutex->lock_count = 0U;
    5328:	e9c3 0002 	strd	r0, r0, [r3, #8]
}
    532c:	4770      	bx	lr

0000532e <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    532e:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    5332:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    5334:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    5336:	2300      	movs	r3, #0
	node->prev = NULL;
    5338:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    533c:	4770      	bx	lr

0000533e <unpend_thread_no_timeout>:
{
    533e:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    5340:	f7ff fff5 	bl	532e <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    5344:	7b43      	ldrb	r3, [r0, #13]
    5346:	f023 0302 	bic.w	r3, r3, #2
    534a:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    534c:	2300      	movs	r3, #0
    534e:	6083      	str	r3, [r0, #8]
}
    5350:	bd08      	pop	{r3, pc}

00005352 <z_thread_timeout>:
{
    5352:	4601      	mov	r1, r0
    5354:	b510      	push	{r4, lr}
	__asm__ volatile(
    5356:	f04f 0320 	mov.w	r3, #32
    535a:	f3ef 8411 	mrs	r4, BASEPRI
    535e:	f383 8812 	msr	BASEPRI_MAX, r3
    5362:	f3bf 8f6f 	isb	sy
		if (!killed) {
    5366:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
    536a:	f013 0f28 	tst.w	r3, #40	; 0x28
    536e:	d10d      	bne.n	538c <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
    5370:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    5374:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
    5376:	b10b      	cbz	r3, 537c <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
    5378:	f7ff ffe1 	bl	533e <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    537c:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
    5380:	f023 0314 	bic.w	r3, r3, #20
    5384:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
    5388:	f7fe fbcc 	bl	3b24 <ready_thread>
	__asm__ volatile(
    538c:	f384 8811 	msr	BASEPRI, r4
    5390:	f3bf 8f6f 	isb	sy
}
    5394:	bd10      	pop	{r4, pc}

00005396 <add_to_waitq_locked>:
{
    5396:	b538      	push	{r3, r4, r5, lr}
    5398:	4604      	mov	r4, r0
    539a:	460d      	mov	r5, r1
	unready_thread(thread);
    539c:	f7fe fbf6 	bl	3b8c <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    53a0:	7b63      	ldrb	r3, [r4, #13]
    53a2:	f043 0302 	orr.w	r3, r3, #2
    53a6:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    53a8:	b1e5      	cbz	r5, 53e4 <add_to_waitq_locked+0x4e>
		thread->base.pended_on = wait_q;
    53aa:	60a5      	str	r5, [r4, #8]
	return list->head == list;
    53ac:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    53ae:	429d      	cmp	r5, r3
    53b0:	d109      	bne.n	53c6 <add_to_waitq_locked+0x30>
	sys_dnode_t *const tail = list->tail;
    53b2:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    53b4:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    53b8:	601c      	str	r4, [r3, #0]
	list->tail = node;
    53ba:	606c      	str	r4, [r5, #4]
}
    53bc:	e012      	b.n	53e4 <add_to_waitq_locked+0x4e>
	return (node == list->tail) ? NULL : node->next;
    53be:	686a      	ldr	r2, [r5, #4]
    53c0:	4293      	cmp	r3, r2
    53c2:	d0f6      	beq.n	53b2 <add_to_waitq_locked+0x1c>
    53c4:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    53c6:	2b00      	cmp	r3, #0
    53c8:	d0f3      	beq.n	53b2 <add_to_waitq_locked+0x1c>
	int32_t b1 = thread_1->base.prio;
    53ca:	f994 200e 	ldrsb.w	r2, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    53ce:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    53d2:	428a      	cmp	r2, r1
    53d4:	d0f3      	beq.n	53be <add_to_waitq_locked+0x28>
		if (z_sched_prio_cmp(thread, t) > 0) {
    53d6:	4291      	cmp	r1, r2
    53d8:	ddf1      	ble.n	53be <add_to_waitq_locked+0x28>
	sys_dnode_t *const prev = successor->prev;
    53da:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    53dc:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    53e0:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    53e2:	605c      	str	r4, [r3, #4]
}
    53e4:	bd38      	pop	{r3, r4, r5, pc}

000053e6 <z_ready_thread>:
{
    53e6:	b510      	push	{r4, lr}
	__asm__ volatile(
    53e8:	f04f 0320 	mov.w	r3, #32
    53ec:	f3ef 8411 	mrs	r4, BASEPRI
    53f0:	f383 8812 	msr	BASEPRI_MAX, r3
    53f4:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    53f8:	f7fe fb94 	bl	3b24 <ready_thread>
	__asm__ volatile(
    53fc:	f384 8811 	msr	BASEPRI, r4
    5400:	f3bf 8f6f 	isb	sy
}
    5404:	bd10      	pop	{r4, pc}

00005406 <z_unpend_thread_no_timeout>:
{
    5406:	b508      	push	{r3, lr}
	__asm__ volatile(
    5408:	f04f 0320 	mov.w	r3, #32
    540c:	f3ef 8111 	mrs	r1, BASEPRI
    5410:	f383 8812 	msr	BASEPRI_MAX, r3
    5414:	f3bf 8f6f 	isb	sy
		unpend_thread_no_timeout(thread);
    5418:	f7ff ff91 	bl	533e <unpend_thread_no_timeout>
	__asm__ volatile(
    541c:	f381 8811 	msr	BASEPRI, r1
    5420:	f3bf 8f6f 	isb	sy
}
    5424:	bd08      	pop	{r3, pc}

00005426 <z_unpend_first_thread>:
{
    5426:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    5428:	f04f 0320 	mov.w	r3, #32
    542c:	f3ef 8511 	mrs	r5, BASEPRI
    5430:	f383 8812 	msr	BASEPRI_MAX, r3
    5434:	f3bf 8f6f 	isb	sy
	return list->head == list;
    5438:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    543a:	42a0      	cmp	r0, r4
    543c:	d00d      	beq.n	545a <z_unpend_first_thread+0x34>
		if (thread != NULL) {
    543e:	b134      	cbz	r4, 544e <z_unpend_first_thread+0x28>
			unpend_thread_no_timeout(thread);
    5440:	4620      	mov	r0, r4
    5442:	f7ff ff7c 	bl	533e <unpend_thread_no_timeout>
    5446:	f104 0018 	add.w	r0, r4, #24
    544a:	f000 f81e 	bl	548a <z_abort_timeout>
	__asm__ volatile(
    544e:	f385 8811 	msr	BASEPRI, r5
    5452:	f3bf 8f6f 	isb	sy
}
    5456:	4620      	mov	r0, r4
    5458:	bd38      	pop	{r3, r4, r5, pc}
    545a:	2400      	movs	r4, #0
    545c:	e7f7      	b.n	544e <z_unpend_first_thread+0x28>

0000545e <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    545e:	4603      	mov	r3, r0
    5460:	b920      	cbnz	r0, 546c <z_reschedule_irqlock+0xe>
    5462:	f3ef 8205 	mrs	r2, IPSR
    5466:	b90a      	cbnz	r2, 546c <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    5468:	f7fb bffe 	b.w	1468 <arch_swap>
    546c:	f383 8811 	msr	BASEPRI, r3
    5470:	f3bf 8f6f 	isb	sy
}
    5474:	4770      	bx	lr

00005476 <z_reschedule_unlocked>:
	__asm__ volatile(
    5476:	f04f 0320 	mov.w	r3, #32
    547a:	f3ef 8011 	mrs	r0, BASEPRI
    547e:	f383 8812 	msr	BASEPRI_MAX, r3
    5482:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    5486:	f7ff bfea 	b.w	545e <z_reschedule_irqlock>

0000548a <z_abort_timeout>:
{
    548a:	b510      	push	{r4, lr}
    548c:	f04f 0220 	mov.w	r2, #32
    5490:	f3ef 8411 	mrs	r4, BASEPRI
    5494:	f382 8812 	msr	BASEPRI_MAX, r2
    5498:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    549c:	6803      	ldr	r3, [r0, #0]
    549e:	b13b      	cbz	r3, 54b0 <z_abort_timeout+0x26>
			remove_timeout(to);
    54a0:	f7fe fe68 	bl	4174 <remove_timeout>
			ret = 0;
    54a4:	2000      	movs	r0, #0
	__asm__ volatile(
    54a6:	f384 8811 	msr	BASEPRI, r4
    54aa:	f3bf 8f6f 	isb	sy
}
    54ae:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    54b0:	f06f 0015 	mvn.w	r0, #21
    54b4:	e7f7      	b.n	54a6 <z_abort_timeout+0x1c>

000054b6 <z_get_next_timeout_expiry>:
{
    54b6:	b510      	push	{r4, lr}
	__asm__ volatile(
    54b8:	f04f 0320 	mov.w	r3, #32
    54bc:	f3ef 8411 	mrs	r4, BASEPRI
    54c0:	f383 8812 	msr	BASEPRI_MAX, r3
    54c4:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    54c8:	f7fe fe2c 	bl	4124 <next_timeout>
	__asm__ volatile(
    54cc:	f384 8811 	msr	BASEPRI, r4
    54d0:	f3bf 8f6f 	isb	sy
}
    54d4:	bd10      	pop	{r4, pc}

000054d6 <z_set_timeout_expiry>:
{
    54d6:	b570      	push	{r4, r5, r6, lr}
    54d8:	4604      	mov	r4, r0
    54da:	460d      	mov	r5, r1
	__asm__ volatile(
    54dc:	f04f 0320 	mov.w	r3, #32
    54e0:	f3ef 8611 	mrs	r6, BASEPRI
    54e4:	f383 8812 	msr	BASEPRI_MAX, r3
    54e8:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
    54ec:	f7fe fe1a 	bl	4124 <next_timeout>
			      || (ticks <= next_to);
    54f0:	2801      	cmp	r0, #1
    54f2:	dd07      	ble.n	5504 <z_set_timeout_expiry+0x2e>
    54f4:	42a0      	cmp	r0, r4
    54f6:	db05      	blt.n	5504 <z_set_timeout_expiry+0x2e>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    54f8:	42a0      	cmp	r0, r4
    54fa:	4629      	mov	r1, r5
    54fc:	bfa8      	it	ge
    54fe:	4620      	movge	r0, r4
    5500:	f7fd f9f4 	bl	28ec <sys_clock_set_timeout>
	__asm__ volatile(
    5504:	f386 8811 	msr	BASEPRI, r6
    5508:	f3bf 8f6f 	isb	sy
}
    550c:	bd70      	pop	{r4, r5, r6, pc}

0000550e <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    550e:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    5510:	f7fe ff26 	bl	4360 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    5514:	bd08      	pop	{r3, pc}

00005516 <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
    5516:	f7fe bf23 	b.w	4360 <sys_clock_tick_get>

0000551a <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    551a:	b108      	cbz	r0, 5520 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    551c:	f7fb bce6 	b.w	eec <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    5520:	4770      	bx	lr

00005522 <k_timer_init>:
	timer->status = 0U;
    5522:	2300      	movs	r3, #0
	timer->stop_fn = stop_fn;
    5524:	e9c0 1208 	strd	r1, r2, [r0, #32]
	sys_dlist_init(&w->waitq);
    5528:	f100 0218 	add.w	r2, r0, #24
	list->tail = (sys_dnode_t *)list;
    552c:	e9c0 2206 	strd	r2, r2, [r0, #24]
	node->prev = NULL;
    5530:	e9c0 3300 	strd	r3, r3, [r0]
	timer->status = 0U;
    5534:	6303      	str	r3, [r0, #48]	; 0x30
	timer->user_data = NULL;
    5536:	6343      	str	r3, [r0, #52]	; 0x34
}
    5538:	4770      	bx	lr

0000553a <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    553a:	4770      	bx	lr
