# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../counter.srcs/sources_1/new/counter.v" \
"../../../../counter.srcs/sources_1/new/counter_tb.v" \
"../../../../counter.ip_user_files/bd/test_scheme/sim/test_scheme.v" \
"../../../../counter.srcs/sources_1/bd/test_scheme/hdl/test_scheme_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
