__design_bin_path=C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/simulation/questa
opt_data_elab=C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/simulation/questa/rtl_work/@_opt
