$date
	Tue Jun 13 10:25:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALUTestBench $end
$var reg 4 ! A [3:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 4 " B [3:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 2 # Op [1:0] $end
$upscope $end
$scope module ALUTestBench $end
$var wire 4 $ C [3:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 1 % Fault_Indicator $end
$upscope $end
$scope module ALUTestBench $end
$var reg 16 & Fault_Counter [15:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 1 ' clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
b0 &
x%
bx $
bx #
bx "
bx !
$end
#2
b0 $
b0 !
b0 "
b0 #
1'
#4
0%
0'
#6
b1 $
b1 !
1'
#8
0'
