
STM32F407VET6 UART2 UART3 FreeRtos Atollic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c48  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  08004dd8  08004dd8  00014dd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080051b0  080051b0  000151b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080051b8  080051b8  000151b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080051bc  080051bc  000151bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000000  080051c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
  8 .bss          000060c0  20000074  20000074  00020074  2**2
                  ALLOC
  9 ._user_heap_stack 00008000  20006134  20006134  00020074  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001f737  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003d49  00000000  00000000  0003f7db  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000d939  00000000  00000000  00043524  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001120  00000000  00000000  00050e60  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001678  00000000  00000000  00051f80  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000b388  00000000  00000000  000535f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00006cbe  00000000  00000000  0005e980  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0006563e  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003b48  00000000  00000000  000656bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004dc0 	.word	0x08004dc0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08004dc0 	.word	0x08004dc0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b97a 	b.w	800057c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	468c      	mov	ip, r1
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	9e08      	ldr	r6, [sp, #32]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d151      	bne.n	8000354 <__udivmoddi4+0xb4>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d96d      	bls.n	8000392 <__udivmoddi4+0xf2>
 80002b6:	fab2 fe82 	clz	lr, r2
 80002ba:	f1be 0f00 	cmp.w	lr, #0
 80002be:	d00b      	beq.n	80002d8 <__udivmoddi4+0x38>
 80002c0:	f1ce 0c20 	rsb	ip, lr, #32
 80002c4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002cc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002d0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002d4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002dc:	0c25      	lsrs	r5, r4, #16
 80002de:	fbbc f8fa 	udiv	r8, ip, sl
 80002e2:	fa1f f987 	uxth.w	r9, r7
 80002e6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002ee:	fb08 f309 	mul.w	r3, r8, r9
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x6c>
 80002f6:	19ed      	adds	r5, r5, r7
 80002f8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002fc:	f080 8123 	bcs.w	8000546 <__udivmoddi4+0x2a6>
 8000300:	42ab      	cmp	r3, r5
 8000302:	f240 8120 	bls.w	8000546 <__udivmoddi4+0x2a6>
 8000306:	f1a8 0802 	sub.w	r8, r8, #2
 800030a:	443d      	add	r5, r7
 800030c:	1aed      	subs	r5, r5, r3
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb5 f0fa 	udiv	r0, r5, sl
 8000314:	fb0a 5510 	mls	r5, sl, r0, r5
 8000318:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800031c:	fb00 f909 	mul.w	r9, r0, r9
 8000320:	45a1      	cmp	r9, r4
 8000322:	d909      	bls.n	8000338 <__udivmoddi4+0x98>
 8000324:	19e4      	adds	r4, r4, r7
 8000326:	f100 33ff 	add.w	r3, r0, #4294967295
 800032a:	f080 810a 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800032e:	45a1      	cmp	r9, r4
 8000330:	f240 8107 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000334:	3802      	subs	r0, #2
 8000336:	443c      	add	r4, r7
 8000338:	eba4 0409 	sub.w	r4, r4, r9
 800033c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000340:	2100      	movs	r1, #0
 8000342:	2e00      	cmp	r6, #0
 8000344:	d061      	beq.n	800040a <__udivmoddi4+0x16a>
 8000346:	fa24 f40e 	lsr.w	r4, r4, lr
 800034a:	2300      	movs	r3, #0
 800034c:	6034      	str	r4, [r6, #0]
 800034e:	6073      	str	r3, [r6, #4]
 8000350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000354:	428b      	cmp	r3, r1
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0xc8>
 8000358:	2e00      	cmp	r6, #0
 800035a:	d054      	beq.n	8000406 <__udivmoddi4+0x166>
 800035c:	2100      	movs	r1, #0
 800035e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	f040 808e 	bne.w	800048e <__udivmoddi4+0x1ee>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xdc>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80fa 	bhi.w	8000570 <__udivmoddi4+0x2d0>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb65 0503 	sbc.w	r5, r5, r3
 8000382:	2001      	movs	r0, #1
 8000384:	46ac      	mov	ip, r5
 8000386:	2e00      	cmp	r6, #0
 8000388:	d03f      	beq.n	800040a <__udivmoddi4+0x16a>
 800038a:	e886 1010 	stmia.w	r6, {r4, ip}
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	b912      	cbnz	r2, 800039a <__udivmoddi4+0xfa>
 8000394:	2701      	movs	r7, #1
 8000396:	fbb7 f7f2 	udiv	r7, r7, r2
 800039a:	fab7 fe87 	clz	lr, r7
 800039e:	f1be 0f00 	cmp.w	lr, #0
 80003a2:	d134      	bne.n	800040e <__udivmoddi4+0x16e>
 80003a4:	1beb      	subs	r3, r5, r7
 80003a6:	0c3a      	lsrs	r2, r7, #16
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80003b2:	0c25      	lsrs	r5, r4, #16
 80003b4:	fb02 3318 	mls	r3, r2, r8, r3
 80003b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003bc:	fb0c f308 	mul.w	r3, ip, r8
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x134>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x132>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	f200 80d1 	bhi.w	8000574 <__udivmoddi4+0x2d4>
 80003d2:	4680      	mov	r8, r0
 80003d4:	1aed      	subs	r5, r5, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003dc:	fb02 5510 	mls	r5, r2, r0, r5
 80003e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003e4:	fb0c fc00 	mul.w	ip, ip, r0
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x15c>
 80003ec:	19e4      	adds	r4, r4, r7
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x15a>
 80003f4:	45a4      	cmp	ip, r4
 80003f6:	f200 80b8 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 040c 	sub.w	r4, r4, ip
 8000400:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000404:	e79d      	b.n	8000342 <__udivmoddi4+0xa2>
 8000406:	4631      	mov	r1, r6
 8000408:	4630      	mov	r0, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	f1ce 0420 	rsb	r4, lr, #32
 8000412:	fa05 f30e 	lsl.w	r3, r5, lr
 8000416:	fa07 f70e 	lsl.w	r7, r7, lr
 800041a:	fa20 f804 	lsr.w	r8, r0, r4
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa25 f404 	lsr.w	r4, r5, r4
 8000424:	ea48 0803 	orr.w	r8, r8, r3
 8000428:	fbb4 f1f2 	udiv	r1, r4, r2
 800042c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000430:	fb02 4411 	mls	r4, r2, r1, r4
 8000434:	fa1f fc87 	uxth.w	ip, r7
 8000438:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800043c:	fb01 f30c 	mul.w	r3, r1, ip
 8000440:	42ab      	cmp	r3, r5
 8000442:	fa00 f40e 	lsl.w	r4, r0, lr
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x1bc>
 8000448:	19ed      	adds	r5, r5, r7
 800044a:	f101 30ff 	add.w	r0, r1, #4294967295
 800044e:	f080 808a 	bcs.w	8000566 <__udivmoddi4+0x2c6>
 8000452:	42ab      	cmp	r3, r5
 8000454:	f240 8087 	bls.w	8000566 <__udivmoddi4+0x2c6>
 8000458:	3902      	subs	r1, #2
 800045a:	443d      	add	r5, r7
 800045c:	1aeb      	subs	r3, r5, r3
 800045e:	fa1f f588 	uxth.w	r5, r8
 8000462:	fbb3 f0f2 	udiv	r0, r3, r2
 8000466:	fb02 3310 	mls	r3, r2, r0, r3
 800046a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800046e:	fb00 f30c 	mul.w	r3, r0, ip
 8000472:	42ab      	cmp	r3, r5
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x1e6>
 8000476:	19ed      	adds	r5, r5, r7
 8000478:	f100 38ff 	add.w	r8, r0, #4294967295
 800047c:	d26f      	bcs.n	800055e <__udivmoddi4+0x2be>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d96d      	bls.n	800055e <__udivmoddi4+0x2be>
 8000482:	3802      	subs	r0, #2
 8000484:	443d      	add	r5, r7
 8000486:	1aeb      	subs	r3, r5, r3
 8000488:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800048c:	e78f      	b.n	80003ae <__udivmoddi4+0x10e>
 800048e:	f1c1 0720 	rsb	r7, r1, #32
 8000492:	fa22 f807 	lsr.w	r8, r2, r7
 8000496:	408b      	lsls	r3, r1
 8000498:	fa05 f401 	lsl.w	r4, r5, r1
 800049c:	ea48 0303 	orr.w	r3, r8, r3
 80004a0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a8:	40fd      	lsrs	r5, r7
 80004aa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ae:	fbb5 f9fc 	udiv	r9, r5, ip
 80004b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004b6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ba:	fa1f f883 	uxth.w	r8, r3
 80004be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004c2:	fb09 f408 	mul.w	r4, r9, r8
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	fa02 f201 	lsl.w	r2, r2, r1
 80004cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x244>
 80004d2:	18ed      	adds	r5, r5, r3
 80004d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d8:	d243      	bcs.n	8000562 <__udivmoddi4+0x2c2>
 80004da:	42ac      	cmp	r4, r5
 80004dc:	d941      	bls.n	8000562 <__udivmoddi4+0x2c2>
 80004de:	f1a9 0902 	sub.w	r9, r9, #2
 80004e2:	441d      	add	r5, r3
 80004e4:	1b2d      	subs	r5, r5, r4
 80004e6:	fa1f fe8e 	uxth.w	lr, lr
 80004ea:	fbb5 f0fc 	udiv	r0, r5, ip
 80004ee:	fb0c 5510 	mls	r5, ip, r0, r5
 80004f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004f6:	fb00 f808 	mul.w	r8, r0, r8
 80004fa:	45a0      	cmp	r8, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x26e>
 80004fe:	18e4      	adds	r4, r4, r3
 8000500:	f100 35ff 	add.w	r5, r0, #4294967295
 8000504:	d229      	bcs.n	800055a <__udivmoddi4+0x2ba>
 8000506:	45a0      	cmp	r8, r4
 8000508:	d927      	bls.n	800055a <__udivmoddi4+0x2ba>
 800050a:	3802      	subs	r0, #2
 800050c:	441c      	add	r4, r3
 800050e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000512:	eba4 0408 	sub.w	r4, r4, r8
 8000516:	fba0 8902 	umull	r8, r9, r0, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	46c6      	mov	lr, r8
 800051e:	464d      	mov	r5, r9
 8000520:	d315      	bcc.n	800054e <__udivmoddi4+0x2ae>
 8000522:	d012      	beq.n	800054a <__udivmoddi4+0x2aa>
 8000524:	b156      	cbz	r6, 800053c <__udivmoddi4+0x29c>
 8000526:	ebba 030e 	subs.w	r3, sl, lr
 800052a:	eb64 0405 	sbc.w	r4, r4, r5
 800052e:	fa04 f707 	lsl.w	r7, r4, r7
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431f      	orrs	r7, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	6037      	str	r7, [r6, #0]
 800053a:	6074      	str	r4, [r6, #4]
 800053c:	2100      	movs	r1, #0
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	4618      	mov	r0, r3
 8000544:	e6f8      	b.n	8000338 <__udivmoddi4+0x98>
 8000546:	4690      	mov	r8, r2
 8000548:	e6e0      	b.n	800030c <__udivmoddi4+0x6c>
 800054a:	45c2      	cmp	sl, r8
 800054c:	d2ea      	bcs.n	8000524 <__udivmoddi4+0x284>
 800054e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000552:	eb69 0503 	sbc.w	r5, r9, r3
 8000556:	3801      	subs	r0, #1
 8000558:	e7e4      	b.n	8000524 <__udivmoddi4+0x284>
 800055a:	4628      	mov	r0, r5
 800055c:	e7d7      	b.n	800050e <__udivmoddi4+0x26e>
 800055e:	4640      	mov	r0, r8
 8000560:	e791      	b.n	8000486 <__udivmoddi4+0x1e6>
 8000562:	4681      	mov	r9, r0
 8000564:	e7be      	b.n	80004e4 <__udivmoddi4+0x244>
 8000566:	4601      	mov	r1, r0
 8000568:	e778      	b.n	800045c <__udivmoddi4+0x1bc>
 800056a:	3802      	subs	r0, #2
 800056c:	443c      	add	r4, r7
 800056e:	e745      	b.n	80003fc <__udivmoddi4+0x15c>
 8000570:	4608      	mov	r0, r1
 8000572:	e708      	b.n	8000386 <__udivmoddi4+0xe6>
 8000574:	f1a8 0802 	sub.w	r8, r8, #2
 8000578:	443d      	add	r5, r7
 800057a:	e72b      	b.n	80003d4 <__udivmoddi4+0x134>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000580:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000582:	4b0b      	ldr	r3, [pc, #44]	; (80005b0 <HAL_Init+0x30>)
 8000584:	681a      	ldr	r2, [r3, #0]
 8000586:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800058a:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800058c:	681a      	ldr	r2, [r3, #0]
 800058e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000592:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000594:	681a      	ldr	r2, [r3, #0]
 8000596:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800059a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800059c:	2003      	movs	r0, #3
 800059e:	f000 f81b 	bl	80005d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005a2:	2000      	movs	r0, #0
 80005a4:	f003 fb34 	bl	8003c10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005a8:	f003 fa9c 	bl	8003ae4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80005ac:	2000      	movs	r0, #0
 80005ae:	bd08      	pop	{r3, pc}
 80005b0:	40023c00 	.word	0x40023c00

080005b4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80005b4:	4a03      	ldr	r2, [pc, #12]	; (80005c4 <HAL_IncTick+0x10>)
 80005b6:	4b04      	ldr	r3, [pc, #16]	; (80005c8 <HAL_IncTick+0x14>)
 80005b8:	6811      	ldr	r1, [r2, #0]
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	440b      	add	r3, r1
 80005be:	6013      	str	r3, [r2, #0]
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	20005b64 	.word	0x20005b64
 80005c8:	20000000 	.word	0x20000000

080005cc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005cc:	4b01      	ldr	r3, [pc, #4]	; (80005d4 <HAL_GetTick+0x8>)
 80005ce:	6818      	ldr	r0, [r3, #0]
}
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop
 80005d4:	20005b64 	.word	0x20005b64

080005d8 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80005d8:	1ec3      	subs	r3, r0, #3
 80005da:	2b04      	cmp	r3, #4
{
 80005dc:	b510      	push	{r4, lr}
 80005de:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80005e0:	d903      	bls.n	80005ea <HAL_NVIC_SetPriorityGrouping+0x12>
 80005e2:	2192      	movs	r1, #146	; 0x92
 80005e4:	4809      	ldr	r0, [pc, #36]	; (800060c <HAL_NVIC_SetPriorityGrouping+0x34>)
 80005e6:	f003 fa7b 	bl	8003ae0 <assert_failed>
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005ea:	4a09      	ldr	r2, [pc, #36]	; (8000610 <HAL_NVIC_SetPriorityGrouping+0x38>)
 80005ec:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005ee:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005f2:	041b      	lsls	r3, r3, #16
 80005f4:	0c1b      	lsrs	r3, r3, #16
 80005f6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005fa:	0224      	lsls	r4, r4, #8
 80005fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000600:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000604:	431c      	orrs	r4, r3
  SCB->AIRCR =  reg_value;
 8000606:	60d4      	str	r4, [r2, #12]
 8000608:	bd10      	pop	{r4, pc}
 800060a:	bf00      	nop
 800060c:	08004dd8 	.word	0x08004dd8
 8000610:	e000ed00 	.word	0xe000ed00

08000614 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8000614:	2a0f      	cmp	r2, #15
{ 
 8000616:	b570      	push	{r4, r5, r6, lr}
 8000618:	4604      	mov	r4, r0
 800061a:	460e      	mov	r6, r1
 800061c:	4615      	mov	r5, r2
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800061e:	d903      	bls.n	8000628 <HAL_NVIC_SetPriority+0x14>
 8000620:	21aa      	movs	r1, #170	; 0xaa
 8000622:	481a      	ldr	r0, [pc, #104]	; (800068c <HAL_NVIC_SetPriority+0x78>)
 8000624:	f003 fa5c 	bl	8003ae0 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8000628:	2e0f      	cmp	r6, #15
 800062a:	d903      	bls.n	8000634 <HAL_NVIC_SetPriority+0x20>
 800062c:	21ab      	movs	r1, #171	; 0xab
 800062e:	4817      	ldr	r0, [pc, #92]	; (800068c <HAL_NVIC_SetPriority+0x78>)
 8000630:	f003 fa56 	bl	8003ae0 <assert_failed>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000634:	4b16      	ldr	r3, [pc, #88]	; (8000690 <HAL_NVIC_SetPriority+0x7c>)
 8000636:	68d9      	ldr	r1, [r3, #12]
 8000638:	f3c1 2102 	ubfx	r1, r1, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800063c:	f1c1 0307 	rsb	r3, r1, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000640:	1d0a      	adds	r2, r1, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000642:	2b04      	cmp	r3, #4
 8000644:	bf28      	it	cs
 8000646:	2304      	movcs	r3, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000648:	2001      	movs	r0, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800064a:	2a06      	cmp	r2, #6
 800064c:	bf8c      	ite	hi
 800064e:	3903      	subhi	r1, #3
 8000650:	2100      	movls	r1, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000652:	fa00 f203 	lsl.w	r2, r0, r3
 8000656:	3a01      	subs	r2, #1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000658:	4088      	lsls	r0, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800065a:	4032      	ands	r2, r6
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800065c:	3801      	subs	r0, #1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800065e:	408a      	lsls	r2, r1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000660:	4005      	ands	r5, r0
  if ((int32_t)(IRQn) >= 0)
 8000662:	2c00      	cmp	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000664:	ea42 0205 	orr.w	r2, r2, r5
 8000668:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066c:	bfad      	iteet	ge
 800066e:	f104 4460 	addge.w	r4, r4, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000672:	f004 040f 	andlt.w	r4, r4, #15
 8000676:	4b07      	ldrlt	r3, [pc, #28]	; (8000694 <HAL_NVIC_SetPriority+0x80>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000678:	f504 4461 	addge.w	r4, r4, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067c:	bfb5      	itete	lt
 800067e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000680:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000682:	551a      	strblt	r2, [r3, r4]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000684:	f884 2300 	strbge.w	r2, [r4, #768]	; 0x300
 8000688:	bd70      	pop	{r4, r5, r6, pc}
 800068a:	bf00      	nop
 800068c:	08004dd8 	.word	0x08004dd8
 8000690:	e000ed00 	.word	0xe000ed00
 8000694:	e000ed14 	.word	0xe000ed14

08000698 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8000698:	2800      	cmp	r0, #0
 800069a:	da03      	bge.n	80006a4 <HAL_NVIC_EnableIRQ+0xc>
 800069c:	21be      	movs	r1, #190	; 0xbe
 800069e:	4806      	ldr	r0, [pc, #24]	; (80006b8 <HAL_NVIC_EnableIRQ+0x20>)
 80006a0:	f003 ba1e 	b.w	8003ae0 <assert_failed>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006a4:	0942      	lsrs	r2, r0, #5
 80006a6:	2301      	movs	r3, #1
 80006a8:	f000 001f 	and.w	r0, r0, #31
 80006ac:	fa03 f000 	lsl.w	r0, r3, r0
 80006b0:	4b02      	ldr	r3, [pc, #8]	; (80006bc <HAL_NVIC_EnableIRQ+0x24>)
 80006b2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80006b6:	4770      	bx	lr
 80006b8:	08004dd8 	.word	0x08004dd8
 80006bc:	e000e100 	.word	0xe000e100

080006c0 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80006c0:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80006c4:	2b02      	cmp	r3, #2
 80006c6:	d003      	beq.n	80006d0 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80006c8:	2380      	movs	r3, #128	; 0x80
 80006ca:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80006cc:	2001      	movs	r0, #1
 80006ce:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80006d0:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80006d2:	2305      	movs	r3, #5
 80006d4:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80006d8:	6813      	ldr	r3, [r2, #0]
 80006da:	f023 0301 	bic.w	r3, r3, #1
 80006de:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80006e0:	2000      	movs	r0, #0
}
 80006e2:	4770      	bx	lr

080006e4 <HAL_GPIO_Init>:
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80006e4:	4b9c      	ldr	r3, [pc, #624]	; (8000958 <HAL_GPIO_Init+0x274>)
 80006e6:	4298      	cmp	r0, r3
{
 80006e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80006ec:	4604      	mov	r4, r0
 80006ee:	460d      	mov	r5, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80006f0:	d023      	beq.n	800073a <HAL_GPIO_Init+0x56>
 80006f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80006f6:	4298      	cmp	r0, r3
 80006f8:	d01f      	beq.n	800073a <HAL_GPIO_Init+0x56>
 80006fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80006fe:	4298      	cmp	r0, r3
 8000700:	d01b      	beq.n	800073a <HAL_GPIO_Init+0x56>
 8000702:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000706:	4298      	cmp	r0, r3
 8000708:	d017      	beq.n	800073a <HAL_GPIO_Init+0x56>
 800070a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800070e:	4298      	cmp	r0, r3
 8000710:	d013      	beq.n	800073a <HAL_GPIO_Init+0x56>
 8000712:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000716:	4298      	cmp	r0, r3
 8000718:	d00f      	beq.n	800073a <HAL_GPIO_Init+0x56>
 800071a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800071e:	4298      	cmp	r0, r3
 8000720:	d00b      	beq.n	800073a <HAL_GPIO_Init+0x56>
 8000722:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000726:	4298      	cmp	r0, r3
 8000728:	d007      	beq.n	800073a <HAL_GPIO_Init+0x56>
 800072a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800072e:	4298      	cmp	r0, r3
 8000730:	d003      	beq.n	800073a <HAL_GPIO_Init+0x56>
 8000732:	21b3      	movs	r1, #179	; 0xb3
 8000734:	4889      	ldr	r0, [pc, #548]	; (800095c <HAL_GPIO_Init+0x278>)
 8000736:	f003 f9d3 	bl	8003ae0 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800073a:	682b      	ldr	r3, [r5, #0]
 800073c:	b29a      	uxth	r2, r3
 800073e:	b112      	cbz	r2, 8000746 <HAL_GPIO_Init+0x62>
 8000740:	0c1b      	lsrs	r3, r3, #16
 8000742:	041b      	lsls	r3, r3, #16
 8000744:	b11b      	cbz	r3, 800074e <HAL_GPIO_Init+0x6a>
 8000746:	21b4      	movs	r1, #180	; 0xb4
 8000748:	4884      	ldr	r0, [pc, #528]	; (800095c <HAL_GPIO_Init+0x278>)
 800074a:	f003 f9c9 	bl	8003ae0 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800074e:	686b      	ldr	r3, [r5, #4]
 8000750:	2b03      	cmp	r3, #3
 8000752:	d917      	bls.n	8000784 <HAL_GPIO_Init+0xa0>
 8000754:	f1a3 0211 	sub.w	r2, r3, #17
 8000758:	2a01      	cmp	r2, #1
 800075a:	d913      	bls.n	8000784 <HAL_GPIO_Init+0xa0>
 800075c:	4980      	ldr	r1, [pc, #512]	; (8000960 <HAL_GPIO_Init+0x27c>)
 800075e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8000762:	428a      	cmp	r2, r1
 8000764:	d00e      	beq.n	8000784 <HAL_GPIO_Init+0xa0>
 8000766:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 800076a:	428b      	cmp	r3, r1
 800076c:	d00a      	beq.n	8000784 <HAL_GPIO_Init+0xa0>
 800076e:	f5a1 2170 	sub.w	r1, r1, #983040	; 0xf0000
 8000772:	428a      	cmp	r2, r1
 8000774:	d006      	beq.n	8000784 <HAL_GPIO_Init+0xa0>
 8000776:	4a7b      	ldr	r2, [pc, #492]	; (8000964 <HAL_GPIO_Init+0x280>)
 8000778:	4293      	cmp	r3, r2
 800077a:	d003      	beq.n	8000784 <HAL_GPIO_Init+0xa0>
 800077c:	21b5      	movs	r1, #181	; 0xb5
 800077e:	4877      	ldr	r0, [pc, #476]	; (800095c <HAL_GPIO_Init+0x278>)
 8000780:	f003 f9ae 	bl	8003ae0 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8000784:	68ab      	ldr	r3, [r5, #8]
 8000786:	2b02      	cmp	r3, #2
 8000788:	d903      	bls.n	8000792 <HAL_GPIO_Init+0xae>
 800078a:	21b6      	movs	r1, #182	; 0xb6
 800078c:	4873      	ldr	r0, [pc, #460]	; (800095c <HAL_GPIO_Init+0x278>)
 800078e:	f003 f9a7 	bl	8003ae0 <assert_failed>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000792:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 800096c <HAL_GPIO_Init+0x288>
{
 8000796:	2600      	movs	r6, #0
    ioposition = 0x01U << position;
 8000798:	2301      	movs	r3, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800079a:	682a      	ldr	r2, [r5, #0]
    ioposition = 0x01U << position;
 800079c:	fa03 f706 	lsl.w	r7, r3, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007a0:	ea07 0902 	and.w	r9, r7, r2
    if(iocurrent == ioposition)
 80007a4:	454f      	cmp	r7, r9
 80007a6:	f040 80c4 	bne.w	8000932 <HAL_GPIO_Init+0x24e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007aa:	686a      	ldr	r2, [r5, #4]
 80007ac:	f022 0210 	bic.w	r2, r2, #16
 80007b0:	2a02      	cmp	r2, #2
 80007b2:	d118      	bne.n	80007e6 <HAL_GPIO_Init+0x102>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80007b4:	692a      	ldr	r2, [r5, #16]
 80007b6:	2a0d      	cmp	r2, #13
 80007b8:	d905      	bls.n	80007c6 <HAL_GPIO_Init+0xe2>
 80007ba:	2a0f      	cmp	r2, #15
 80007bc:	d003      	beq.n	80007c6 <HAL_GPIO_Init+0xe2>
 80007be:	21c7      	movs	r1, #199	; 0xc7
 80007c0:	4866      	ldr	r0, [pc, #408]	; (800095c <HAL_GPIO_Init+0x278>)
 80007c2:	f003 f98d 	bl	8003ae0 <assert_failed>
        temp = GPIOx->AFR[position >> 3U];
 80007c6:	08f1      	lsrs	r1, r6, #3
 80007c8:	eb04 0181 	add.w	r1, r4, r1, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80007cc:	f006 0207 	and.w	r2, r6, #7
 80007d0:	0090      	lsls	r0, r2, #2
        temp = GPIOx->AFR[position >> 3U];
 80007d2:	6a0b      	ldr	r3, [r1, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80007d4:	220f      	movs	r2, #15
 80007d6:	4082      	lsls	r2, r0
 80007d8:	ea23 0e02 	bic.w	lr, r3, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80007dc:	692a      	ldr	r2, [r5, #16]
 80007de:	4082      	lsls	r2, r0
 80007e0:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 80007e4:	620a      	str	r2, [r1, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007e6:	686a      	ldr	r2, [r5, #4]
      temp = GPIOx->MODER;
 80007e8:	6820      	ldr	r0, [r4, #0]
 80007ea:	ea4f 0b46 	mov.w	fp, r6, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007ee:	f04f 0a03 	mov.w	sl, #3
 80007f2:	fa0a fa0b 	lsl.w	sl, sl, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007f6:	f002 0103 	and.w	r1, r2, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007fa:	ea6f 0a0a 	mvn.w	sl, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007fe:	f022 0210 	bic.w	r2, r2, #16
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000802:	ea00 000a 	and.w	r0, r0, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000806:	fa01 f10b 	lsl.w	r1, r1, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800080a:	3a01      	subs	r2, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800080c:	4301      	orrs	r1, r0
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800080e:	2a01      	cmp	r2, #1
      GPIOx->MODER = temp;
 8000810:	6021      	str	r1, [r4, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000812:	d817      	bhi.n	8000844 <HAL_GPIO_Init+0x160>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8000814:	68ea      	ldr	r2, [r5, #12]
 8000816:	2a03      	cmp	r2, #3
 8000818:	d903      	bls.n	8000822 <HAL_GPIO_Init+0x13e>
 800081a:	21da      	movs	r1, #218	; 0xda
 800081c:	484f      	ldr	r0, [pc, #316]	; (800095c <HAL_GPIO_Init+0x278>)
 800081e:	f003 f95f 	bl	8003ae0 <assert_failed>
        temp = GPIOx->OSPEEDR; 
 8000822:	68a1      	ldr	r1, [r4, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000824:	68ea      	ldr	r2, [r5, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000826:	686b      	ldr	r3, [r5, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000828:	ea0a 0101 	and.w	r1, sl, r1
        temp |= (GPIO_Init->Speed << (position * 2U));
 800082c:	fa02 f20b 	lsl.w	r2, r2, fp
 8000830:	430a      	orrs	r2, r1
        GPIOx->OSPEEDR = temp;
 8000832:	60a2      	str	r2, [r4, #8]
        temp = GPIOx->OTYPER;
 8000834:	6862      	ldr	r2, [r4, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000836:	f3c3 1300 	ubfx	r3, r3, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800083a:	ea22 0207 	bic.w	r2, r2, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800083e:	40b3      	lsls	r3, r6
 8000840:	4313      	orrs	r3, r2
        GPIOx->OTYPER = temp;
 8000842:	6063      	str	r3, [r4, #4]
      temp = GPIOx->PUPDR;
 8000844:	68e3      	ldr	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000846:	6868      	ldr	r0, [r5, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000848:	ea0a 0a03 	and.w	sl, sl, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800084c:	68ab      	ldr	r3, [r5, #8]
 800084e:	fa03 f30b 	lsl.w	r3, r3, fp
 8000852:	ea43 030a 	orr.w	r3, r3, sl
      GPIOx->PUPDR = temp;
 8000856:	60e3      	str	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000858:	00c3      	lsls	r3, r0, #3
 800085a:	d56a      	bpl.n	8000932 <HAL_GPIO_Init+0x24e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800085c:	4a42      	ldr	r2, [pc, #264]	; (8000968 <HAL_GPIO_Init+0x284>)
 800085e:	2300      	movs	r3, #0
 8000860:	9301      	str	r3, [sp, #4]
 8000862:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8000864:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8000868:	6451      	str	r1, [r2, #68]	; 0x44
 800086a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800086c:	f026 0103 	bic.w	r1, r6, #3
 8000870:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8000874:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000878:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 800087c:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800087e:	f006 0e03 	and.w	lr, r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000882:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000884:	f8d1 c008 	ldr.w	ip, [r1, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000888:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800088c:	220f      	movs	r2, #15
 800088e:	fa02 f20e 	lsl.w	r2, r2, lr
 8000892:	ea2c 0c02 	bic.w	ip, ip, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000896:	4a30      	ldr	r2, [pc, #192]	; (8000958 <HAL_GPIO_Init+0x274>)
 8000898:	4294      	cmp	r4, r2
 800089a:	d01f      	beq.n	80008dc <HAL_GPIO_Init+0x1f8>
 800089c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80008a0:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
 80008a4:	429c      	cmp	r4, r3
 80008a6:	d04b      	beq.n	8000940 <HAL_GPIO_Init+0x25c>
 80008a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80008ac:	429c      	cmp	r4, r3
 80008ae:	d049      	beq.n	8000944 <HAL_GPIO_Init+0x260>
 80008b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80008b4:	429c      	cmp	r4, r3
 80008b6:	d047      	beq.n	8000948 <HAL_GPIO_Init+0x264>
 80008b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80008bc:	429c      	cmp	r4, r3
 80008be:	d045      	beq.n	800094c <HAL_GPIO_Init+0x268>
 80008c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80008c4:	429c      	cmp	r4, r3
 80008c6:	d043      	beq.n	8000950 <HAL_GPIO_Init+0x26c>
 80008c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80008cc:	429c      	cmp	r4, r3
 80008ce:	d041      	beq.n	8000954 <HAL_GPIO_Init+0x270>
 80008d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80008d4:	429c      	cmp	r4, r3
 80008d6:	bf14      	ite	ne
 80008d8:	2308      	movne	r3, #8
 80008da:	2307      	moveq	r3, #7
 80008dc:	fa03 f30e 	lsl.w	r3, r3, lr
 80008e0:	ea43 030c 	orr.w	r3, r3, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 80008e4:	608b      	str	r3, [r1, #8]
        temp = EXTI->IMR;
 80008e6:	f8d8 2000 	ldr.w	r2, [r8]
        temp &= ~((uint32_t)iocurrent);
 80008ea:	ea6f 0109 	mvn.w	r1, r9
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008ee:	03c7      	lsls	r7, r0, #15
        temp &= ~((uint32_t)iocurrent);
 80008f0:	bf54      	ite	pl
 80008f2:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 80008f4:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->IMR = temp;
 80008f8:	f8c8 2000 	str.w	r2, [r8]

        temp = EXTI->EMR;
 80008fc:	f8d8 2004 	ldr.w	r2, [r8, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000900:	0383      	lsls	r3, r0, #14
        temp &= ~((uint32_t)iocurrent);
 8000902:	bf54      	ite	pl
 8000904:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 8000906:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->EMR = temp;
 800090a:	f8c8 2004 	str.w	r2, [r8, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800090e:	f8d8 2008 	ldr.w	r2, [r8, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000912:	02c7      	lsls	r7, r0, #11
        temp &= ~((uint32_t)iocurrent);
 8000914:	bf54      	ite	pl
 8000916:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 8000918:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->RTSR = temp;
 800091c:	f8c8 2008 	str.w	r2, [r8, #8]

        temp = EXTI->FTSR;
 8000920:	f8d8 300c 	ldr.w	r3, [r8, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000924:	0282      	lsls	r2, r0, #10
        temp &= ~((uint32_t)iocurrent);
 8000926:	bf54      	ite	pl
 8000928:	400b      	andpl	r3, r1
        {
          temp |= iocurrent;
 800092a:	ea49 0303 	orrmi.w	r3, r9, r3
        }
        EXTI->FTSR = temp;
 800092e:	f8c8 300c 	str.w	r3, [r8, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000932:	3601      	adds	r6, #1
 8000934:	2e10      	cmp	r6, #16
 8000936:	f47f af2f 	bne.w	8000798 <HAL_GPIO_Init+0xb4>
      }
    }
  }
}
 800093a:	b003      	add	sp, #12
 800093c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000940:	2301      	movs	r3, #1
 8000942:	e7cb      	b.n	80008dc <HAL_GPIO_Init+0x1f8>
 8000944:	2302      	movs	r3, #2
 8000946:	e7c9      	b.n	80008dc <HAL_GPIO_Init+0x1f8>
 8000948:	2303      	movs	r3, #3
 800094a:	e7c7      	b.n	80008dc <HAL_GPIO_Init+0x1f8>
 800094c:	2304      	movs	r3, #4
 800094e:	e7c5      	b.n	80008dc <HAL_GPIO_Init+0x1f8>
 8000950:	2305      	movs	r3, #5
 8000952:	e7c3      	b.n	80008dc <HAL_GPIO_Init+0x1f8>
 8000954:	2306      	movs	r3, #6
 8000956:	e7c1      	b.n	80008dc <HAL_GPIO_Init+0x1f8>
 8000958:	40020000 	.word	0x40020000
 800095c:	08004e13 	.word	0x08004e13
 8000960:	10110000 	.word	0x10110000
 8000964:	10220000 	.word	0x10220000
 8000968:	40023800 	.word	0x40023800
 800096c:	40013c00 	.word	0x40013c00

08000970 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000970:	b538      	push	{r3, r4, r5, lr}
 8000972:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8000974:	460c      	mov	r4, r1
 8000976:	b921      	cbnz	r1, 8000982 <HAL_GPIO_ReadPin+0x12>
 8000978:	f44f 71bf 	mov.w	r1, #382	; 0x17e
 800097c:	4804      	ldr	r0, [pc, #16]	; (8000990 <HAL_GPIO_ReadPin+0x20>)
 800097e:	f003 f8af 	bl	8003ae0 <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000982:	692b      	ldr	r3, [r5, #16]
 8000984:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000986:	bf14      	ite	ne
 8000988:	2001      	movne	r0, #1
 800098a:	2000      	moveq	r0, #0
 800098c:	bd38      	pop	{r3, r4, r5, pc}
 800098e:	bf00      	nop
 8000990:	08004e13 	.word	0x08004e13

08000994 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000994:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000998:	4604      	mov	r4, r0
 800099a:	b918      	cbnz	r0, 80009a4 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 800099c:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 800099e:	b002      	add	sp, #8
 80009a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80009a4:	6803      	ldr	r3, [r0, #0]
 80009a6:	2b0f      	cmp	r3, #15
 80009a8:	d903      	bls.n	80009b2 <HAL_RCC_OscConfig+0x1e>
 80009aa:	21e8      	movs	r1, #232	; 0xe8
 80009ac:	48a2      	ldr	r0, [pc, #648]	; (8000c38 <HAL_RCC_OscConfig+0x2a4>)
 80009ae:	f003 f897 	bl	8003ae0 <assert_failed>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80009b2:	6823      	ldr	r3, [r4, #0]
 80009b4:	07d8      	lsls	r0, r3, #31
 80009b6:	d418      	bmi.n	80009ea <HAL_RCC_OscConfig+0x56>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80009b8:	6823      	ldr	r3, [r4, #0]
 80009ba:	0799      	lsls	r1, r3, #30
 80009bc:	d46b      	bmi.n	8000a96 <HAL_RCC_OscConfig+0x102>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80009be:	6823      	ldr	r3, [r4, #0]
 80009c0:	0719      	lsls	r1, r3, #28
 80009c2:	f100 80be 	bmi.w	8000b42 <HAL_RCC_OscConfig+0x1ae>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80009c6:	6823      	ldr	r3, [r4, #0]
 80009c8:	075a      	lsls	r2, r3, #29
 80009ca:	f100 80e4 	bmi.w	8000b96 <HAL_RCC_OscConfig+0x202>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80009ce:	69a3      	ldr	r3, [r4, #24]
 80009d0:	2b02      	cmp	r3, #2
 80009d2:	d904      	bls.n	80009de <HAL_RCC_OscConfig+0x4a>
 80009d4:	f240 11cf 	movw	r1, #463	; 0x1cf
 80009d8:	4897      	ldr	r0, [pc, #604]	; (8000c38 <HAL_RCC_OscConfig+0x2a4>)
 80009da:	f003 f881 	bl	8003ae0 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80009de:	69a2      	ldr	r2, [r4, #24]
 80009e0:	2a00      	cmp	r2, #0
 80009e2:	f040 8151 	bne.w	8000c88 <HAL_RCC_OscConfig+0x2f4>
  return HAL_OK;
 80009e6:	2000      	movs	r0, #0
 80009e8:	e7d9      	b.n	800099e <HAL_RCC_OscConfig+0xa>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80009ea:	6863      	ldr	r3, [r4, #4]
 80009ec:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 80009f0:	d006      	beq.n	8000a00 <HAL_RCC_OscConfig+0x6c>
 80009f2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80009f6:	d003      	beq.n	8000a00 <HAL_RCC_OscConfig+0x6c>
 80009f8:	21ed      	movs	r1, #237	; 0xed
 80009fa:	488f      	ldr	r0, [pc, #572]	; (8000c38 <HAL_RCC_OscConfig+0x2a4>)
 80009fc:	f003 f870 	bl	8003ae0 <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000a00:	4b8e      	ldr	r3, [pc, #568]	; (8000c3c <HAL_RCC_OscConfig+0x2a8>)
 8000a02:	689a      	ldr	r2, [r3, #8]
 8000a04:	f002 020c 	and.w	r2, r2, #12
 8000a08:	2a04      	cmp	r2, #4
 8000a0a:	d007      	beq.n	8000a1c <HAL_RCC_OscConfig+0x88>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a0c:	689a      	ldr	r2, [r3, #8]
 8000a0e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000a12:	2a08      	cmp	r2, #8
 8000a14:	d10a      	bne.n	8000a2c <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a16:	685b      	ldr	r3, [r3, #4]
 8000a18:	025a      	lsls	r2, r3, #9
 8000a1a:	d507      	bpl.n	8000a2c <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a1c:	4b87      	ldr	r3, [pc, #540]	; (8000c3c <HAL_RCC_OscConfig+0x2a8>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	039b      	lsls	r3, r3, #14
 8000a22:	d5c9      	bpl.n	80009b8 <HAL_RCC_OscConfig+0x24>
 8000a24:	6863      	ldr	r3, [r4, #4]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d1c6      	bne.n	80009b8 <HAL_RCC_OscConfig+0x24>
 8000a2a:	e7b7      	b.n	800099c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a2c:	6863      	ldr	r3, [r4, #4]
 8000a2e:	4d83      	ldr	r5, [pc, #524]	; (8000c3c <HAL_RCC_OscConfig+0x2a8>)
 8000a30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a34:	d111      	bne.n	8000a5a <HAL_RCC_OscConfig+0xc6>
 8000a36:	682b      	ldr	r3, [r5, #0]
 8000a38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a3c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000a3e:	f7ff fdc5 	bl	80005cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a42:	4d7e      	ldr	r5, [pc, #504]	; (8000c3c <HAL_RCC_OscConfig+0x2a8>)
        tickstart = HAL_GetTick();
 8000a44:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a46:	682b      	ldr	r3, [r5, #0]
 8000a48:	039f      	lsls	r7, r3, #14
 8000a4a:	d4b5      	bmi.n	80009b8 <HAL_RCC_OscConfig+0x24>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a4c:	f7ff fdbe 	bl	80005cc <HAL_GetTick>
 8000a50:	1b80      	subs	r0, r0, r6
 8000a52:	2864      	cmp	r0, #100	; 0x64
 8000a54:	d9f7      	bls.n	8000a46 <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 8000a56:	2003      	movs	r0, #3
 8000a58:	e7a1      	b.n	800099e <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a5a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000a5e:	d104      	bne.n	8000a6a <HAL_RCC_OscConfig+0xd6>
 8000a60:	682b      	ldr	r3, [r5, #0]
 8000a62:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a66:	602b      	str	r3, [r5, #0]
 8000a68:	e7e5      	b.n	8000a36 <HAL_RCC_OscConfig+0xa2>
 8000a6a:	682a      	ldr	r2, [r5, #0]
 8000a6c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000a70:	602a      	str	r2, [r5, #0]
 8000a72:	682a      	ldr	r2, [r5, #0]
 8000a74:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000a78:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d1df      	bne.n	8000a3e <HAL_RCC_OscConfig+0xaa>
        tickstart = HAL_GetTick();
 8000a7e:	f7ff fda5 	bl	80005cc <HAL_GetTick>
 8000a82:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a84:	682b      	ldr	r3, [r5, #0]
 8000a86:	0398      	lsls	r0, r3, #14
 8000a88:	d596      	bpl.n	80009b8 <HAL_RCC_OscConfig+0x24>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a8a:	f7ff fd9f 	bl	80005cc <HAL_GetTick>
 8000a8e:	1b80      	subs	r0, r0, r6
 8000a90:	2864      	cmp	r0, #100	; 0x64
 8000a92:	d9f7      	bls.n	8000a84 <HAL_RCC_OscConfig+0xf0>
 8000a94:	e7df      	b.n	8000a56 <HAL_RCC_OscConfig+0xc2>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8000a96:	68e3      	ldr	r3, [r4, #12]
 8000a98:	2b01      	cmp	r3, #1
 8000a9a:	d904      	bls.n	8000aa6 <HAL_RCC_OscConfig+0x112>
 8000a9c:	f240 111f 	movw	r1, #287	; 0x11f
 8000aa0:	4865      	ldr	r0, [pc, #404]	; (8000c38 <HAL_RCC_OscConfig+0x2a4>)
 8000aa2:	f003 f81d 	bl	8003ae0 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8000aa6:	6923      	ldr	r3, [r4, #16]
 8000aa8:	2b1f      	cmp	r3, #31
 8000aaa:	d904      	bls.n	8000ab6 <HAL_RCC_OscConfig+0x122>
 8000aac:	f44f 7190 	mov.w	r1, #288	; 0x120
 8000ab0:	4861      	ldr	r0, [pc, #388]	; (8000c38 <HAL_RCC_OscConfig+0x2a4>)
 8000ab2:	f003 f815 	bl	8003ae0 <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000ab6:	4b61      	ldr	r3, [pc, #388]	; (8000c3c <HAL_RCC_OscConfig+0x2a8>)
 8000ab8:	689a      	ldr	r2, [r3, #8]
 8000aba:	f012 0f0c 	tst.w	r2, #12
 8000abe:	d007      	beq.n	8000ad0 <HAL_RCC_OscConfig+0x13c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000ac0:	689a      	ldr	r2, [r3, #8]
 8000ac2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000ac6:	2a08      	cmp	r2, #8
 8000ac8:	d112      	bne.n	8000af0 <HAL_RCC_OscConfig+0x15c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	0259      	lsls	r1, r3, #9
 8000ace:	d40f      	bmi.n	8000af0 <HAL_RCC_OscConfig+0x15c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ad0:	4b5a      	ldr	r3, [pc, #360]	; (8000c3c <HAL_RCC_OscConfig+0x2a8>)
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	0792      	lsls	r2, r2, #30
 8000ad6:	d503      	bpl.n	8000ae0 <HAL_RCC_OscConfig+0x14c>
 8000ad8:	68e2      	ldr	r2, [r4, #12]
 8000ada:	2a01      	cmp	r2, #1
 8000adc:	f47f af5e 	bne.w	800099c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	6921      	ldr	r1, [r4, #16]
 8000ae4:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000ae8:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000aec:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000aee:	e766      	b.n	80009be <HAL_RCC_OscConfig+0x2a>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000af0:	68e2      	ldr	r2, [r4, #12]
 8000af2:	4b53      	ldr	r3, [pc, #332]	; (8000c40 <HAL_RCC_OscConfig+0x2ac>)
 8000af4:	b1b2      	cbz	r2, 8000b24 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_ENABLE();
 8000af6:	2201      	movs	r2, #1
 8000af8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000afa:	f7ff fd67 	bl	80005cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000afe:	4d4f      	ldr	r5, [pc, #316]	; (8000c3c <HAL_RCC_OscConfig+0x2a8>)
        tickstart = HAL_GetTick();
 8000b00:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b02:	682b      	ldr	r3, [r5, #0]
 8000b04:	079f      	lsls	r7, r3, #30
 8000b06:	d507      	bpl.n	8000b18 <HAL_RCC_OscConfig+0x184>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b08:	682b      	ldr	r3, [r5, #0]
 8000b0a:	6922      	ldr	r2, [r4, #16]
 8000b0c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000b10:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000b14:	602b      	str	r3, [r5, #0]
 8000b16:	e752      	b.n	80009be <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b18:	f7ff fd58 	bl	80005cc <HAL_GetTick>
 8000b1c:	1b80      	subs	r0, r0, r6
 8000b1e:	2802      	cmp	r0, #2
 8000b20:	d9ef      	bls.n	8000b02 <HAL_RCC_OscConfig+0x16e>
 8000b22:	e798      	b.n	8000a56 <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 8000b24:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000b26:	f7ff fd51 	bl	80005cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b2a:	4d44      	ldr	r5, [pc, #272]	; (8000c3c <HAL_RCC_OscConfig+0x2a8>)
        tickstart = HAL_GetTick();
 8000b2c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b2e:	682b      	ldr	r3, [r5, #0]
 8000b30:	0798      	lsls	r0, r3, #30
 8000b32:	f57f af44 	bpl.w	80009be <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b36:	f7ff fd49 	bl	80005cc <HAL_GetTick>
 8000b3a:	1b80      	subs	r0, r0, r6
 8000b3c:	2802      	cmp	r0, #2
 8000b3e:	d9f6      	bls.n	8000b2e <HAL_RCC_OscConfig+0x19a>
 8000b40:	e789      	b.n	8000a56 <HAL_RCC_OscConfig+0xc2>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8000b42:	6963      	ldr	r3, [r4, #20]
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d904      	bls.n	8000b52 <HAL_RCC_OscConfig+0x1be>
 8000b48:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8000b4c:	483a      	ldr	r0, [pc, #232]	; (8000c38 <HAL_RCC_OscConfig+0x2a4>)
 8000b4e:	f002 ffc7 	bl	8003ae0 <assert_failed>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000b52:	6962      	ldr	r2, [r4, #20]
 8000b54:	4b3b      	ldr	r3, [pc, #236]	; (8000c44 <HAL_RCC_OscConfig+0x2b0>)
 8000b56:	b17a      	cbz	r2, 8000b78 <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_LSI_ENABLE();
 8000b58:	2201      	movs	r2, #1
 8000b5a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000b5c:	f7ff fd36 	bl	80005cc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b60:	4d36      	ldr	r5, [pc, #216]	; (8000c3c <HAL_RCC_OscConfig+0x2a8>)
      tickstart = HAL_GetTick();
 8000b62:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b64:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000b66:	079b      	lsls	r3, r3, #30
 8000b68:	f53f af2d 	bmi.w	80009c6 <HAL_RCC_OscConfig+0x32>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b6c:	f7ff fd2e 	bl	80005cc <HAL_GetTick>
 8000b70:	1b80      	subs	r0, r0, r6
 8000b72:	2802      	cmp	r0, #2
 8000b74:	d9f6      	bls.n	8000b64 <HAL_RCC_OscConfig+0x1d0>
 8000b76:	e76e      	b.n	8000a56 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 8000b78:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000b7a:	f7ff fd27 	bl	80005cc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b7e:	4d2f      	ldr	r5, [pc, #188]	; (8000c3c <HAL_RCC_OscConfig+0x2a8>)
      tickstart = HAL_GetTick();
 8000b80:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b82:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000b84:	079f      	lsls	r7, r3, #30
 8000b86:	f57f af1e 	bpl.w	80009c6 <HAL_RCC_OscConfig+0x32>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b8a:	f7ff fd1f 	bl	80005cc <HAL_GetTick>
 8000b8e:	1b80      	subs	r0, r0, r6
 8000b90:	2802      	cmp	r0, #2
 8000b92:	d9f6      	bls.n	8000b82 <HAL_RCC_OscConfig+0x1ee>
 8000b94:	e75f      	b.n	8000a56 <HAL_RCC_OscConfig+0xc2>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8000b96:	68a3      	ldr	r3, [r4, #8]
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	d906      	bls.n	8000baa <HAL_RCC_OscConfig+0x216>
 8000b9c:	2b05      	cmp	r3, #5
 8000b9e:	d004      	beq.n	8000baa <HAL_RCC_OscConfig+0x216>
 8000ba0:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8000ba4:	4824      	ldr	r0, [pc, #144]	; (8000c38 <HAL_RCC_OscConfig+0x2a4>)
 8000ba6:	f002 ff9b 	bl	8003ae0 <assert_failed>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000baa:	4b24      	ldr	r3, [pc, #144]	; (8000c3c <HAL_RCC_OscConfig+0x2a8>)
 8000bac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bae:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000bb2:	d128      	bne.n	8000c06 <HAL_RCC_OscConfig+0x272>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000bb4:	9201      	str	r2, [sp, #4]
 8000bb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bb8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000bbc:	641a      	str	r2, [r3, #64]	; 0x40
 8000bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bc4:	9301      	str	r3, [sp, #4]
 8000bc6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000bc8:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bca:	4d1f      	ldr	r5, [pc, #124]	; (8000c48 <HAL_RCC_OscConfig+0x2b4>)
 8000bcc:	682b      	ldr	r3, [r5, #0]
 8000bce:	05d8      	lsls	r0, r3, #23
 8000bd0:	d51b      	bpl.n	8000c0a <HAL_RCC_OscConfig+0x276>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bd2:	68a3      	ldr	r3, [r4, #8]
 8000bd4:	4d19      	ldr	r5, [pc, #100]	; (8000c3c <HAL_RCC_OscConfig+0x2a8>)
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d127      	bne.n	8000c2a <HAL_RCC_OscConfig+0x296>
 8000bda:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000bdc:	f043 0301 	orr.w	r3, r3, #1
 8000be0:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000be2:	f7ff fcf3 	bl	80005cc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000be6:	4d15      	ldr	r5, [pc, #84]	; (8000c3c <HAL_RCC_OscConfig+0x2a8>)
      tickstart = HAL_GetTick();
 8000be8:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000bea:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000bee:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000bf0:	079a      	lsls	r2, r3, #30
 8000bf2:	d543      	bpl.n	8000c7c <HAL_RCC_OscConfig+0x2e8>
    if(pwrclkchanged == SET)
 8000bf4:	2e00      	cmp	r6, #0
 8000bf6:	f43f aeea 	beq.w	80009ce <HAL_RCC_OscConfig+0x3a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000bfa:	4a10      	ldr	r2, [pc, #64]	; (8000c3c <HAL_RCC_OscConfig+0x2a8>)
 8000bfc:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000bfe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000c02:	6413      	str	r3, [r2, #64]	; 0x40
 8000c04:	e6e3      	b.n	80009ce <HAL_RCC_OscConfig+0x3a>
    FlagStatus       pwrclkchanged = RESET;
 8000c06:	2600      	movs	r6, #0
 8000c08:	e7df      	b.n	8000bca <HAL_RCC_OscConfig+0x236>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000c0a:	682b      	ldr	r3, [r5, #0]
 8000c0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c10:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000c12:	f7ff fcdb 	bl	80005cc <HAL_GetTick>
 8000c16:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c18:	682b      	ldr	r3, [r5, #0]
 8000c1a:	05d9      	lsls	r1, r3, #23
 8000c1c:	d4d9      	bmi.n	8000bd2 <HAL_RCC_OscConfig+0x23e>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000c1e:	f7ff fcd5 	bl	80005cc <HAL_GetTick>
 8000c22:	1bc0      	subs	r0, r0, r7
 8000c24:	2802      	cmp	r0, #2
 8000c26:	d9f7      	bls.n	8000c18 <HAL_RCC_OscConfig+0x284>
 8000c28:	e715      	b.n	8000a56 <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c2a:	2b05      	cmp	r3, #5
 8000c2c:	d10e      	bne.n	8000c4c <HAL_RCC_OscConfig+0x2b8>
 8000c2e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000c30:	f043 0304 	orr.w	r3, r3, #4
 8000c34:	672b      	str	r3, [r5, #112]	; 0x70
 8000c36:	e7d0      	b.n	8000bda <HAL_RCC_OscConfig+0x246>
 8000c38:	08004e4c 	.word	0x08004e4c
 8000c3c:	40023800 	.word	0x40023800
 8000c40:	42470000 	.word	0x42470000
 8000c44:	42470e80 	.word	0x42470e80
 8000c48:	40007000 	.word	0x40007000
 8000c4c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000c4e:	f022 0201 	bic.w	r2, r2, #1
 8000c52:	672a      	str	r2, [r5, #112]	; 0x70
 8000c54:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000c56:	f022 0204 	bic.w	r2, r2, #4
 8000c5a:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d1c0      	bne.n	8000be2 <HAL_RCC_OscConfig+0x24e>
      tickstart = HAL_GetTick();
 8000c60:	f7ff fcb4 	bl	80005cc <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c64:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000c68:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c6a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000c6c:	079b      	lsls	r3, r3, #30
 8000c6e:	d5c1      	bpl.n	8000bf4 <HAL_RCC_OscConfig+0x260>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c70:	f7ff fcac 	bl	80005cc <HAL_GetTick>
 8000c74:	1bc0      	subs	r0, r0, r7
 8000c76:	4540      	cmp	r0, r8
 8000c78:	d9f7      	bls.n	8000c6a <HAL_RCC_OscConfig+0x2d6>
 8000c7a:	e6ec      	b.n	8000a56 <HAL_RCC_OscConfig+0xc2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c7c:	f7ff fca6 	bl	80005cc <HAL_GetTick>
 8000c80:	1bc0      	subs	r0, r0, r7
 8000c82:	4540      	cmp	r0, r8
 8000c84:	d9b3      	bls.n	8000bee <HAL_RCC_OscConfig+0x25a>
 8000c86:	e6e6      	b.n	8000a56 <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000c88:	4e3b      	ldr	r6, [pc, #236]	; (8000d78 <HAL_RCC_OscConfig+0x3e4>)
 8000c8a:	68b3      	ldr	r3, [r6, #8]
 8000c8c:	f003 030c 	and.w	r3, r3, #12
 8000c90:	2b08      	cmp	r3, #8
 8000c92:	f43f ae83 	beq.w	800099c <HAL_RCC_OscConfig+0x8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c96:	2a02      	cmp	r2, #2
 8000c98:	4d38      	ldr	r5, [pc, #224]	; (8000d7c <HAL_RCC_OscConfig+0x3e8>)
 8000c9a:	d15e      	bne.n	8000d5a <HAL_RCC_OscConfig+0x3c6>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8000c9c:	69e3      	ldr	r3, [r4, #28]
 8000c9e:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 8000ca2:	d004      	beq.n	8000cae <HAL_RCC_OscConfig+0x31a>
 8000ca4:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 8000ca8:	4835      	ldr	r0, [pc, #212]	; (8000d80 <HAL_RCC_OscConfig+0x3ec>)
 8000caa:	f002 ff19 	bl	8003ae0 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8000cae:	6a23      	ldr	r3, [r4, #32]
 8000cb0:	2b3f      	cmp	r3, #63	; 0x3f
 8000cb2:	d904      	bls.n	8000cbe <HAL_RCC_OscConfig+0x32a>
 8000cb4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8000cb8:	4831      	ldr	r0, [pc, #196]	; (8000d80 <HAL_RCC_OscConfig+0x3ec>)
 8000cba:	f002 ff11 	bl	8003ae0 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8000cbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000cc0:	3b32      	subs	r3, #50	; 0x32
 8000cc2:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 8000cc6:	d904      	bls.n	8000cd2 <HAL_RCC_OscConfig+0x33e>
 8000cc8:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8000ccc:	482c      	ldr	r0, [pc, #176]	; (8000d80 <HAL_RCC_OscConfig+0x3ec>)
 8000cce:	f002 ff07 	bl	8003ae0 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8000cd2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000cd4:	2a08      	cmp	r2, #8
 8000cd6:	d804      	bhi.n	8000ce2 <HAL_RCC_OscConfig+0x34e>
 8000cd8:	f44f 73aa 	mov.w	r3, #340	; 0x154
 8000cdc:	40d3      	lsrs	r3, r2
 8000cde:	07d8      	lsls	r0, r3, #31
 8000ce0:	d404      	bmi.n	8000cec <HAL_RCC_OscConfig+0x358>
 8000ce2:	f240 11db 	movw	r1, #475	; 0x1db
 8000ce6:	4826      	ldr	r0, [pc, #152]	; (8000d80 <HAL_RCC_OscConfig+0x3ec>)
 8000ce8:	f002 fefa 	bl	8003ae0 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8000cec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000cee:	3b02      	subs	r3, #2
 8000cf0:	2b0d      	cmp	r3, #13
 8000cf2:	d904      	bls.n	8000cfe <HAL_RCC_OscConfig+0x36a>
 8000cf4:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8000cf8:	4821      	ldr	r0, [pc, #132]	; (8000d80 <HAL_RCC_OscConfig+0x3ec>)
 8000cfa:	f002 fef1 	bl	8003ae0 <assert_failed>
        __HAL_RCC_PLL_DISABLE();
 8000cfe:	2300      	movs	r3, #0
 8000d00:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000d02:	f7ff fc63 	bl	80005cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000d06:	4e1c      	ldr	r6, [pc, #112]	; (8000d78 <HAL_RCC_OscConfig+0x3e4>)
        tickstart = HAL_GetTick();
 8000d08:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000d0a:	6833      	ldr	r3, [r6, #0]
 8000d0c:	0199      	lsls	r1, r3, #6
 8000d0e:	d41e      	bmi.n	8000d4e <HAL_RCC_OscConfig+0x3ba>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000d10:	6a22      	ldr	r2, [r4, #32]
 8000d12:	69e3      	ldr	r3, [r4, #28]
 8000d14:	4313      	orrs	r3, r2
 8000d16:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000d18:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000d1c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000d1e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000d22:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d24:	4c14      	ldr	r4, [pc, #80]	; (8000d78 <HAL_RCC_OscConfig+0x3e4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000d26:	0852      	lsrs	r2, r2, #1
 8000d28:	3a01      	subs	r2, #1
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	6073      	str	r3, [r6, #4]
        __HAL_RCC_PLL_ENABLE();
 8000d30:	2301      	movs	r3, #1
 8000d32:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000d34:	f7ff fc4a 	bl	80005cc <HAL_GetTick>
 8000d38:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d3a:	6823      	ldr	r3, [r4, #0]
 8000d3c:	019a      	lsls	r2, r3, #6
 8000d3e:	f53f ae52 	bmi.w	80009e6 <HAL_RCC_OscConfig+0x52>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d42:	f7ff fc43 	bl	80005cc <HAL_GetTick>
 8000d46:	1b40      	subs	r0, r0, r5
 8000d48:	2802      	cmp	r0, #2
 8000d4a:	d9f6      	bls.n	8000d3a <HAL_RCC_OscConfig+0x3a6>
 8000d4c:	e683      	b.n	8000a56 <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d4e:	f7ff fc3d 	bl	80005cc <HAL_GetTick>
 8000d52:	1bc0      	subs	r0, r0, r7
 8000d54:	2802      	cmp	r0, #2
 8000d56:	d9d8      	bls.n	8000d0a <HAL_RCC_OscConfig+0x376>
 8000d58:	e67d      	b.n	8000a56 <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_PLL_DISABLE();
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000d5e:	f7ff fc35 	bl	80005cc <HAL_GetTick>
 8000d62:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000d64:	6833      	ldr	r3, [r6, #0]
 8000d66:	019b      	lsls	r3, r3, #6
 8000d68:	f57f ae3d 	bpl.w	80009e6 <HAL_RCC_OscConfig+0x52>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d6c:	f7ff fc2e 	bl	80005cc <HAL_GetTick>
 8000d70:	1b00      	subs	r0, r0, r4
 8000d72:	2802      	cmp	r0, #2
 8000d74:	d9f6      	bls.n	8000d64 <HAL_RCC_OscConfig+0x3d0>
 8000d76:	e66e      	b.n	8000a56 <HAL_RCC_OscConfig+0xc2>
 8000d78:	40023800 	.word	0x40023800
 8000d7c:	42470060 	.word	0x42470060
 8000d80:	08004e4c 	.word	0x08004e4c

08000d84 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000d84:	4913      	ldr	r1, [pc, #76]	; (8000dd4 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000d86:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000d88:	688b      	ldr	r3, [r1, #8]
 8000d8a:	f003 030c 	and.w	r3, r3, #12
 8000d8e:	2b04      	cmp	r3, #4
 8000d90:	d003      	beq.n	8000d9a <HAL_RCC_GetSysClockFreq+0x16>
 8000d92:	2b08      	cmp	r3, #8
 8000d94:	d003      	beq.n	8000d9e <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000d96:	4810      	ldr	r0, [pc, #64]	; (8000dd8 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000d98:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000d9a:	4810      	ldr	r0, [pc, #64]	; (8000ddc <HAL_RCC_GetSysClockFreq+0x58>)
 8000d9c:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000d9e:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000da0:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000da2:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000da4:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000da8:	bf14      	ite	ne
 8000daa:	480c      	ldrne	r0, [pc, #48]	; (8000ddc <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000dac:	480a      	ldreq	r0, [pc, #40]	; (8000dd8 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000dae:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000db2:	bf18      	it	ne
 8000db4:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000db6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000dba:	fba1 0100 	umull	r0, r1, r1, r0
 8000dbe:	f7ff fa57 	bl	8000270 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000dc2:	4b04      	ldr	r3, [pc, #16]	; (8000dd4 <HAL_RCC_GetSysClockFreq+0x50>)
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000dca:	3301      	adds	r3, #1
 8000dcc:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000dce:	fbb0 f0f3 	udiv	r0, r0, r3
 8000dd2:	bd08      	pop	{r3, pc}
 8000dd4:	40023800 	.word	0x40023800
 8000dd8:	00f42400 	.word	0x00f42400
 8000ddc:	007a1200 	.word	0x007a1200

08000de0 <HAL_RCC_ClockConfig>:
{
 8000de0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000de4:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000de6:	4604      	mov	r4, r0
 8000de8:	b910      	cbnz	r0, 8000df0 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000dea:	2001      	movs	r0, #1
 8000dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8000df0:	6803      	ldr	r3, [r0, #0]
 8000df2:	3b01      	subs	r3, #1
 8000df4:	2b0e      	cmp	r3, #14
 8000df6:	d904      	bls.n	8000e02 <HAL_RCC_ClockConfig+0x22>
 8000df8:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000dfc:	486d      	ldr	r0, [pc, #436]	; (8000fb4 <HAL_RCC_ClockConfig+0x1d4>)
 8000dfe:	f002 fe6f 	bl	8003ae0 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8000e02:	2d07      	cmp	r5, #7
 8000e04:	d904      	bls.n	8000e10 <HAL_RCC_ClockConfig+0x30>
 8000e06:	f240 2141 	movw	r1, #577	; 0x241
 8000e0a:	486a      	ldr	r0, [pc, #424]	; (8000fb4 <HAL_RCC_ClockConfig+0x1d4>)
 8000e0c:	f002 fe68 	bl	8003ae0 <assert_failed>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000e10:	4b69      	ldr	r3, [pc, #420]	; (8000fb8 <HAL_RCC_ClockConfig+0x1d8>)
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	f002 020f 	and.w	r2, r2, #15
 8000e18:	4295      	cmp	r5, r2
 8000e1a:	d83d      	bhi.n	8000e98 <HAL_RCC_ClockConfig+0xb8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e1c:	6822      	ldr	r2, [r4, #0]
 8000e1e:	0796      	lsls	r6, r2, #30
 8000e20:	d442      	bmi.n	8000ea8 <HAL_RCC_ClockConfig+0xc8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e22:	6823      	ldr	r3, [r4, #0]
 8000e24:	07d9      	lsls	r1, r3, #31
 8000e26:	d46c      	bmi.n	8000f02 <HAL_RCC_ClockConfig+0x122>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000e28:	4b63      	ldr	r3, [pc, #396]	; (8000fb8 <HAL_RCC_ClockConfig+0x1d8>)
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	f002 020f 	and.w	r2, r2, #15
 8000e30:	4295      	cmp	r5, r2
 8000e32:	f0c0 809c 	bcc.w	8000f6e <HAL_RCC_ClockConfig+0x18e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e36:	6823      	ldr	r3, [r4, #0]
 8000e38:	075a      	lsls	r2, r3, #29
 8000e3a:	f100 80a1 	bmi.w	8000f80 <HAL_RCC_ClockConfig+0x1a0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e3e:	6823      	ldr	r3, [r4, #0]
 8000e40:	071b      	lsls	r3, r3, #28
 8000e42:	d518      	bpl.n	8000e76 <HAL_RCC_ClockConfig+0x96>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8000e44:	6923      	ldr	r3, [r4, #16]
 8000e46:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 8000e4a:	d00c      	beq.n	8000e66 <HAL_RCC_ClockConfig+0x86>
 8000e4c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8000e50:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8000e54:	d007      	beq.n	8000e66 <HAL_RCC_ClockConfig+0x86>
 8000e56:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8000e5a:	d004      	beq.n	8000e66 <HAL_RCC_ClockConfig+0x86>
 8000e5c:	f44f 712c 	mov.w	r1, #688	; 0x2b0
 8000e60:	4854      	ldr	r0, [pc, #336]	; (8000fb4 <HAL_RCC_ClockConfig+0x1d4>)
 8000e62:	f002 fe3d 	bl	8003ae0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000e66:	4a55      	ldr	r2, [pc, #340]	; (8000fbc <HAL_RCC_ClockConfig+0x1dc>)
 8000e68:	6921      	ldr	r1, [r4, #16]
 8000e6a:	6893      	ldr	r3, [r2, #8]
 8000e6c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000e70:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000e74:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000e76:	f7ff ff85 	bl	8000d84 <HAL_RCC_GetSysClockFreq>
 8000e7a:	4b50      	ldr	r3, [pc, #320]	; (8000fbc <HAL_RCC_ClockConfig+0x1dc>)
 8000e7c:	4a50      	ldr	r2, [pc, #320]	; (8000fc0 <HAL_RCC_ClockConfig+0x1e0>)
 8000e7e:	689b      	ldr	r3, [r3, #8]
 8000e80:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000e84:	5cd3      	ldrb	r3, [r2, r3]
 8000e86:	40d8      	lsrs	r0, r3
 8000e88:	4b4e      	ldr	r3, [pc, #312]	; (8000fc4 <HAL_RCC_ClockConfig+0x1e4>)
 8000e8a:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	f002 febf 	bl	8003c10 <HAL_InitTick>
  return HAL_OK;
 8000e92:	2000      	movs	r0, #0
 8000e94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e98:	b2ea      	uxtb	r2, r5
 8000e9a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f003 030f 	and.w	r3, r3, #15
 8000ea2:	429d      	cmp	r5, r3
 8000ea4:	d1a1      	bne.n	8000dea <HAL_RCC_ClockConfig+0xa>
 8000ea6:	e7b9      	b.n	8000e1c <HAL_RCC_ClockConfig+0x3c>
 8000ea8:	4b44      	ldr	r3, [pc, #272]	; (8000fbc <HAL_RCC_ClockConfig+0x1dc>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000eaa:	f012 0f04 	tst.w	r2, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000eae:	bf1e      	ittt	ne
 8000eb0:	6899      	ldrne	r1, [r3, #8]
 8000eb2:	f441 51e0 	orrne.w	r1, r1, #7168	; 0x1c00
 8000eb6:	6099      	strne	r1, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000eb8:	0710      	lsls	r0, r2, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000eba:	bf42      	ittt	mi
 8000ebc:	689a      	ldrmi	r2, [r3, #8]
 8000ebe:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000ec2:	609a      	strmi	r2, [r3, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8000ec4:	68a3      	ldr	r3, [r4, #8]
 8000ec6:	f033 0280 	bics.w	r2, r3, #128	; 0x80
 8000eca:	d012      	beq.n	8000ef2 <HAL_RCC_ClockConfig+0x112>
 8000ecc:	f023 0220 	bic.w	r2, r3, #32
 8000ed0:	2a90      	cmp	r2, #144	; 0x90
 8000ed2:	d00e      	beq.n	8000ef2 <HAL_RCC_ClockConfig+0x112>
 8000ed4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000ed8:	2aa0      	cmp	r2, #160	; 0xa0
 8000eda:	d00a      	beq.n	8000ef2 <HAL_RCC_ClockConfig+0x112>
 8000edc:	f023 0210 	bic.w	r2, r3, #16
 8000ee0:	2ac0      	cmp	r2, #192	; 0xc0
 8000ee2:	d006      	beq.n	8000ef2 <HAL_RCC_ClockConfig+0x112>
 8000ee4:	2bf0      	cmp	r3, #240	; 0xf0
 8000ee6:	d004      	beq.n	8000ef2 <HAL_RCC_ClockConfig+0x112>
 8000ee8:	f44f 7119 	mov.w	r1, #612	; 0x264
 8000eec:	4831      	ldr	r0, [pc, #196]	; (8000fb4 <HAL_RCC_ClockConfig+0x1d4>)
 8000eee:	f002 fdf7 	bl	8003ae0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ef2:	4a32      	ldr	r2, [pc, #200]	; (8000fbc <HAL_RCC_ClockConfig+0x1dc>)
 8000ef4:	68a1      	ldr	r1, [r4, #8]
 8000ef6:	6893      	ldr	r3, [r2, #8]
 8000ef8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000efc:	430b      	orrs	r3, r1
 8000efe:	6093      	str	r3, [r2, #8]
 8000f00:	e78f      	b.n	8000e22 <HAL_RCC_ClockConfig+0x42>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8000f02:	6863      	ldr	r3, [r4, #4]
 8000f04:	2b03      	cmp	r3, #3
 8000f06:	d904      	bls.n	8000f12 <HAL_RCC_ClockConfig+0x132>
 8000f08:	f240 216b 	movw	r1, #619	; 0x26b
 8000f0c:	4829      	ldr	r0, [pc, #164]	; (8000fb4 <HAL_RCC_ClockConfig+0x1d4>)
 8000f0e:	f002 fde7 	bl	8003ae0 <assert_failed>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f12:	6862      	ldr	r2, [r4, #4]
 8000f14:	4b29      	ldr	r3, [pc, #164]	; (8000fbc <HAL_RCC_ClockConfig+0x1dc>)
 8000f16:	2a01      	cmp	r2, #1
 8000f18:	d11f      	bne.n	8000f5a <HAL_RCC_ClockConfig+0x17a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f20:	f43f af63 	beq.w	8000dea <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f24:	4e25      	ldr	r6, [pc, #148]	; (8000fbc <HAL_RCC_ClockConfig+0x1dc>)
 8000f26:	68b3      	ldr	r3, [r6, #8]
 8000f28:	f023 0303 	bic.w	r3, r3, #3
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000f30:	f7ff fb4c 	bl	80005cc <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f34:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000f38:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f3a:	68b3      	ldr	r3, [r6, #8]
 8000f3c:	6862      	ldr	r2, [r4, #4]
 8000f3e:	f003 030c 	and.w	r3, r3, #12
 8000f42:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000f46:	f43f af6f 	beq.w	8000e28 <HAL_RCC_ClockConfig+0x48>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f4a:	f7ff fb3f 	bl	80005cc <HAL_GetTick>
 8000f4e:	1bc0      	subs	r0, r0, r7
 8000f50:	4540      	cmp	r0, r8
 8000f52:	d9f2      	bls.n	8000f3a <HAL_RCC_ClockConfig+0x15a>
        return HAL_TIMEOUT;
 8000f54:	2003      	movs	r0, #3
}
 8000f56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000f5a:	1e91      	subs	r1, r2, #2
 8000f5c:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f5e:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000f60:	d802      	bhi.n	8000f68 <HAL_RCC_ClockConfig+0x188>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f62:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000f66:	e7db      	b.n	8000f20 <HAL_RCC_ClockConfig+0x140>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f68:	f013 0f02 	tst.w	r3, #2
 8000f6c:	e7d8      	b.n	8000f20 <HAL_RCC_ClockConfig+0x140>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f6e:	b2ea      	uxtb	r2, r5
 8000f70:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f003 030f 	and.w	r3, r3, #15
 8000f78:	429d      	cmp	r5, r3
 8000f7a:	f47f af36 	bne.w	8000dea <HAL_RCC_ClockConfig+0xa>
 8000f7e:	e75a      	b.n	8000e36 <HAL_RCC_ClockConfig+0x56>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8000f80:	68e3      	ldr	r3, [r4, #12]
 8000f82:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 8000f86:	d00c      	beq.n	8000fa2 <HAL_RCC_ClockConfig+0x1c2>
 8000f88:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8000f8c:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8000f90:	d007      	beq.n	8000fa2 <HAL_RCC_ClockConfig+0x1c2>
 8000f92:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8000f96:	d004      	beq.n	8000fa2 <HAL_RCC_ClockConfig+0x1c2>
 8000f98:	f240 21a9 	movw	r1, #681	; 0x2a9
 8000f9c:	4805      	ldr	r0, [pc, #20]	; (8000fb4 <HAL_RCC_ClockConfig+0x1d4>)
 8000f9e:	f002 fd9f 	bl	8003ae0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000fa2:	4a06      	ldr	r2, [pc, #24]	; (8000fbc <HAL_RCC_ClockConfig+0x1dc>)
 8000fa4:	68e1      	ldr	r1, [r4, #12]
 8000fa6:	6893      	ldr	r3, [r2, #8]
 8000fa8:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000fac:	430b      	orrs	r3, r1
 8000fae:	6093      	str	r3, [r2, #8]
 8000fb0:	e745      	b.n	8000e3e <HAL_RCC_ClockConfig+0x5e>
 8000fb2:	bf00      	nop
 8000fb4:	08004e4c 	.word	0x08004e4c
 8000fb8:	40023c00 	.word	0x40023c00
 8000fbc:	40023800 	.word	0x40023800
 8000fc0:	080050fd 	.word	0x080050fd
 8000fc4:	2000000c 	.word	0x2000000c

08000fc8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000fc8:	4b04      	ldr	r3, [pc, #16]	; (8000fdc <HAL_RCC_GetPCLK1Freq+0x14>)
 8000fca:	4a05      	ldr	r2, [pc, #20]	; (8000fe0 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000fcc:	689b      	ldr	r3, [r3, #8]
 8000fce:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000fd2:	5cd3      	ldrb	r3, [r2, r3]
 8000fd4:	4a03      	ldr	r2, [pc, #12]	; (8000fe4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000fd6:	6810      	ldr	r0, [r2, #0]
}
 8000fd8:	40d8      	lsrs	r0, r3
 8000fda:	4770      	bx	lr
 8000fdc:	40023800 	.word	0x40023800
 8000fe0:	0800510d 	.word	0x0800510d
 8000fe4:	2000000c 	.word	0x2000000c

08000fe8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000fe8:	4b04      	ldr	r3, [pc, #16]	; (8000ffc <HAL_RCC_GetPCLK2Freq+0x14>)
 8000fea:	4a05      	ldr	r2, [pc, #20]	; (8001000 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000fec:	689b      	ldr	r3, [r3, #8]
 8000fee:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000ff2:	5cd3      	ldrb	r3, [r2, r3]
 8000ff4:	4a03      	ldr	r2, [pc, #12]	; (8001004 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000ff6:	6810      	ldr	r0, [r2, #0]
}
 8000ff8:	40d8      	lsrs	r0, r3
 8000ffa:	4770      	bx	lr
 8000ffc:	40023800 	.word	0x40023800
 8001000:	0800510d 	.word	0x0800510d
 8001004:	2000000c 	.word	0x2000000c

08001008 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001008:	230f      	movs	r3, #15
 800100a:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800100c:	4b0b      	ldr	r3, [pc, #44]	; (800103c <HAL_RCC_GetClockConfig+0x34>)
 800100e:	689a      	ldr	r2, [r3, #8]
 8001010:	f002 0203 	and.w	r2, r2, #3
 8001014:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001016:	689a      	ldr	r2, [r3, #8]
 8001018:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800101c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800101e:	689a      	ldr	r2, [r3, #8]
 8001020:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8001024:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001026:	689b      	ldr	r3, [r3, #8]
 8001028:	08db      	lsrs	r3, r3, #3
 800102a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800102e:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001030:	4b03      	ldr	r3, [pc, #12]	; (8001040 <HAL_RCC_GetClockConfig+0x38>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f003 030f 	and.w	r3, r3, #15
 8001038:	600b      	str	r3, [r1, #0]
 800103a:	4770      	bx	lr
 800103c:	40023800 	.word	0x40023800
 8001040:	40023c00 	.word	0x40023c00

08001044 <HAL_TIM_Base_MspInit>:
 8001044:	4770      	bx	lr
	...

08001048 <HAL_TIM_Base_Start_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8001048:	6803      	ldr	r3, [r0, #0]
 800104a:	4a26      	ldr	r2, [pc, #152]	; (80010e4 <HAL_TIM_Base_Start_IT+0x9c>)
 800104c:	4293      	cmp	r3, r2
{
 800104e:	b510      	push	{r4, lr}
 8001050:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8001052:	d037      	beq.n	80010c4 <HAL_TIM_Base_Start_IT+0x7c>
 8001054:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001058:	d034      	beq.n	80010c4 <HAL_TIM_Base_Start_IT+0x7c>
 800105a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800105e:	4293      	cmp	r3, r2
 8001060:	d030      	beq.n	80010c4 <HAL_TIM_Base_Start_IT+0x7c>
 8001062:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001066:	4293      	cmp	r3, r2
 8001068:	d02c      	beq.n	80010c4 <HAL_TIM_Base_Start_IT+0x7c>
 800106a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800106e:	4293      	cmp	r3, r2
 8001070:	d028      	beq.n	80010c4 <HAL_TIM_Base_Start_IT+0x7c>
 8001072:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001076:	4293      	cmp	r3, r2
 8001078:	d024      	beq.n	80010c4 <HAL_TIM_Base_Start_IT+0x7c>
 800107a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800107e:	4293      	cmp	r3, r2
 8001080:	d020      	beq.n	80010c4 <HAL_TIM_Base_Start_IT+0x7c>
 8001082:	f502 4270 	add.w	r2, r2, #61440	; 0xf000
 8001086:	4293      	cmp	r3, r2
 8001088:	d01c      	beq.n	80010c4 <HAL_TIM_Base_Start_IT+0x7c>
 800108a:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 800108e:	4293      	cmp	r3, r2
 8001090:	d018      	beq.n	80010c4 <HAL_TIM_Base_Start_IT+0x7c>
 8001092:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001096:	4293      	cmp	r3, r2
 8001098:	d014      	beq.n	80010c4 <HAL_TIM_Base_Start_IT+0x7c>
 800109a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800109e:	4293      	cmp	r3, r2
 80010a0:	d010      	beq.n	80010c4 <HAL_TIM_Base_Start_IT+0x7c>
 80010a2:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d00c      	beq.n	80010c4 <HAL_TIM_Base_Start_IT+0x7c>
 80010aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d008      	beq.n	80010c4 <HAL_TIM_Base_Start_IT+0x7c>
 80010b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d004      	beq.n	80010c4 <HAL_TIM_Base_Start_IT+0x7c>
 80010ba:	f240 11b1 	movw	r1, #433	; 0x1b1
 80010be:	480a      	ldr	r0, [pc, #40]	; (80010e8 <HAL_TIM_Base_Start_IT+0xa0>)
 80010c0:	f002 fd0e 	bl	8003ae0 <assert_failed>

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80010c4:	6823      	ldr	r3, [r4, #0]
 80010c6:	68da      	ldr	r2, [r3, #12]
 80010c8:	f042 0201 	orr.w	r2, r2, #1
 80010cc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80010ce:	689a      	ldr	r2, [r3, #8]
 80010d0:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80010d4:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 80010d6:	bf1e      	ittt	ne
 80010d8:	681a      	ldrne	r2, [r3, #0]
 80010da:	f042 0201 	orrne.w	r2, r2, #1
 80010de:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 80010e0:	2000      	movs	r0, #0
 80010e2:	bd10      	pop	{r4, pc}
 80010e4:	40010000 	.word	0x40010000
 80010e8:	08004e84 	.word	0x08004e84

080010ec <HAL_TIM_OC_DelayElapsedCallback>:
 80010ec:	4770      	bx	lr

080010ee <HAL_TIM_IC_CaptureCallback>:
 80010ee:	4770      	bx	lr

080010f0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80010f0:	4770      	bx	lr

080010f2 <HAL_TIM_TriggerCallback>:
 80010f2:	4770      	bx	lr

080010f4 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80010f4:	6803      	ldr	r3, [r0, #0]
 80010f6:	691a      	ldr	r2, [r3, #16]
 80010f8:	0791      	lsls	r1, r2, #30
{
 80010fa:	b510      	push	{r4, lr}
 80010fc:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80010fe:	d50e      	bpl.n	800111e <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001100:	68da      	ldr	r2, [r3, #12]
 8001102:	0792      	lsls	r2, r2, #30
 8001104:	d50b      	bpl.n	800111e <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001106:	f06f 0202 	mvn.w	r2, #2
 800110a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800110c:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800110e:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001110:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001112:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001114:	d077      	beq.n	8001206 <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001116:	f7ff ffea 	bl	80010ee <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800111a:	2300      	movs	r3, #0
 800111c:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800111e:	6823      	ldr	r3, [r4, #0]
 8001120:	691a      	ldr	r2, [r3, #16]
 8001122:	0750      	lsls	r0, r2, #29
 8001124:	d510      	bpl.n	8001148 <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001126:	68da      	ldr	r2, [r3, #12]
 8001128:	0751      	lsls	r1, r2, #29
 800112a:	d50d      	bpl.n	8001148 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800112c:	f06f 0204 	mvn.w	r2, #4
 8001130:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001132:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001134:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001136:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800113a:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800113c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800113e:	d068      	beq.n	8001212 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001140:	f7ff ffd5 	bl	80010ee <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001144:	2300      	movs	r3, #0
 8001146:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001148:	6823      	ldr	r3, [r4, #0]
 800114a:	691a      	ldr	r2, [r3, #16]
 800114c:	0712      	lsls	r2, r2, #28
 800114e:	d50f      	bpl.n	8001170 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001150:	68da      	ldr	r2, [r3, #12]
 8001152:	0710      	lsls	r0, r2, #28
 8001154:	d50c      	bpl.n	8001170 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001156:	f06f 0208 	mvn.w	r2, #8
 800115a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800115c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800115e:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001160:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001162:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001164:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001166:	d05a      	beq.n	800121e <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001168:	f7ff ffc1 	bl	80010ee <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800116c:	2300      	movs	r3, #0
 800116e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001170:	6823      	ldr	r3, [r4, #0]
 8001172:	691a      	ldr	r2, [r3, #16]
 8001174:	06d2      	lsls	r2, r2, #27
 8001176:	d510      	bpl.n	800119a <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001178:	68da      	ldr	r2, [r3, #12]
 800117a:	06d0      	lsls	r0, r2, #27
 800117c:	d50d      	bpl.n	800119a <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800117e:	f06f 0210 	mvn.w	r2, #16
 8001182:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001184:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001186:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001188:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800118c:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800118e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001190:	d04b      	beq.n	800122a <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001192:	f7ff ffac 	bl	80010ee <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001196:	2300      	movs	r3, #0
 8001198:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800119a:	6823      	ldr	r3, [r4, #0]
 800119c:	691a      	ldr	r2, [r3, #16]
 800119e:	07d1      	lsls	r1, r2, #31
 80011a0:	d508      	bpl.n	80011b4 <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80011a2:	68da      	ldr	r2, [r3, #12]
 80011a4:	07d2      	lsls	r2, r2, #31
 80011a6:	d505      	bpl.n	80011b4 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80011a8:	f06f 0201 	mvn.w	r2, #1
 80011ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80011ae:	4620      	mov	r0, r4
 80011b0:	f002 fc8c 	bl	8003acc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80011b4:	6823      	ldr	r3, [r4, #0]
 80011b6:	691a      	ldr	r2, [r3, #16]
 80011b8:	0610      	lsls	r0, r2, #24
 80011ba:	d508      	bpl.n	80011ce <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80011bc:	68da      	ldr	r2, [r3, #12]
 80011be:	0611      	lsls	r1, r2, #24
 80011c0:	d505      	bpl.n	80011ce <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80011c2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80011c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80011c8:	4620      	mov	r0, r4
 80011ca:	f000 f91c 	bl	8001406 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80011ce:	6823      	ldr	r3, [r4, #0]
 80011d0:	691a      	ldr	r2, [r3, #16]
 80011d2:	0652      	lsls	r2, r2, #25
 80011d4:	d508      	bpl.n	80011e8 <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80011d6:	68da      	ldr	r2, [r3, #12]
 80011d8:	0650      	lsls	r0, r2, #25
 80011da:	d505      	bpl.n	80011e8 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80011dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80011e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80011e2:	4620      	mov	r0, r4
 80011e4:	f7ff ff85 	bl	80010f2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80011e8:	6823      	ldr	r3, [r4, #0]
 80011ea:	691a      	ldr	r2, [r3, #16]
 80011ec:	0691      	lsls	r1, r2, #26
 80011ee:	d522      	bpl.n	8001236 <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80011f0:	68da      	ldr	r2, [r3, #12]
 80011f2:	0692      	lsls	r2, r2, #26
 80011f4:	d51f      	bpl.n	8001236 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80011f6:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80011fa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80011fc:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80011fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8001202:	f000 b8ff 	b.w	8001404 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001206:	f7ff ff71 	bl	80010ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800120a:	4620      	mov	r0, r4
 800120c:	f7ff ff70 	bl	80010f0 <HAL_TIM_PWM_PulseFinishedCallback>
 8001210:	e783      	b.n	800111a <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001212:	f7ff ff6b 	bl	80010ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001216:	4620      	mov	r0, r4
 8001218:	f7ff ff6a 	bl	80010f0 <HAL_TIM_PWM_PulseFinishedCallback>
 800121c:	e792      	b.n	8001144 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800121e:	f7ff ff65 	bl	80010ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001222:	4620      	mov	r0, r4
 8001224:	f7ff ff64 	bl	80010f0 <HAL_TIM_PWM_PulseFinishedCallback>
 8001228:	e7a0      	b.n	800116c <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800122a:	f7ff ff5f 	bl	80010ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800122e:	4620      	mov	r0, r4
 8001230:	f7ff ff5e 	bl	80010f0 <HAL_TIM_PWM_PulseFinishedCallback>
 8001234:	e7af      	b.n	8001196 <HAL_TIM_IRQHandler+0xa2>
 8001236:	bd10      	pop	{r4, pc}

08001238 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001238:	4a30      	ldr	r2, [pc, #192]	; (80012fc <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 800123a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800123c:	4290      	cmp	r0, r2
 800123e:	d012      	beq.n	8001266 <TIM_Base_SetConfig+0x2e>
 8001240:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001244:	d00f      	beq.n	8001266 <TIM_Base_SetConfig+0x2e>
 8001246:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800124a:	4290      	cmp	r0, r2
 800124c:	d00b      	beq.n	8001266 <TIM_Base_SetConfig+0x2e>
 800124e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001252:	4290      	cmp	r0, r2
 8001254:	d007      	beq.n	8001266 <TIM_Base_SetConfig+0x2e>
 8001256:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800125a:	4290      	cmp	r0, r2
 800125c:	d003      	beq.n	8001266 <TIM_Base_SetConfig+0x2e>
 800125e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001262:	4290      	cmp	r0, r2
 8001264:	d119      	bne.n	800129a <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001266:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001268:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800126c:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800126e:	4a23      	ldr	r2, [pc, #140]	; (80012fc <TIM_Base_SetConfig+0xc4>)
 8001270:	4290      	cmp	r0, r2
 8001272:	d029      	beq.n	80012c8 <TIM_Base_SetConfig+0x90>
 8001274:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001278:	d026      	beq.n	80012c8 <TIM_Base_SetConfig+0x90>
 800127a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800127e:	4290      	cmp	r0, r2
 8001280:	d022      	beq.n	80012c8 <TIM_Base_SetConfig+0x90>
 8001282:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001286:	4290      	cmp	r0, r2
 8001288:	d01e      	beq.n	80012c8 <TIM_Base_SetConfig+0x90>
 800128a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800128e:	4290      	cmp	r0, r2
 8001290:	d01a      	beq.n	80012c8 <TIM_Base_SetConfig+0x90>
 8001292:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001296:	4290      	cmp	r0, r2
 8001298:	d016      	beq.n	80012c8 <TIM_Base_SetConfig+0x90>
 800129a:	4a19      	ldr	r2, [pc, #100]	; (8001300 <TIM_Base_SetConfig+0xc8>)
 800129c:	4290      	cmp	r0, r2
 800129e:	d013      	beq.n	80012c8 <TIM_Base_SetConfig+0x90>
 80012a0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80012a4:	4290      	cmp	r0, r2
 80012a6:	d00f      	beq.n	80012c8 <TIM_Base_SetConfig+0x90>
 80012a8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80012ac:	4290      	cmp	r0, r2
 80012ae:	d00b      	beq.n	80012c8 <TIM_Base_SetConfig+0x90>
 80012b0:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80012b4:	4290      	cmp	r0, r2
 80012b6:	d007      	beq.n	80012c8 <TIM_Base_SetConfig+0x90>
 80012b8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80012bc:	4290      	cmp	r0, r2
 80012be:	d003      	beq.n	80012c8 <TIM_Base_SetConfig+0x90>
 80012c0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80012c4:	4290      	cmp	r0, r2
 80012c6:	d103      	bne.n	80012d0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80012c8:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80012ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80012ce:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80012d0:	694a      	ldr	r2, [r1, #20]
 80012d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80012d6:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80012d8:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80012da:	688b      	ldr	r3, [r1, #8]
 80012dc:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80012de:	680b      	ldr	r3, [r1, #0]
 80012e0:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80012e2:	4b06      	ldr	r3, [pc, #24]	; (80012fc <TIM_Base_SetConfig+0xc4>)
 80012e4:	4298      	cmp	r0, r3
 80012e6:	d003      	beq.n	80012f0 <TIM_Base_SetConfig+0xb8>
 80012e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80012ec:	4298      	cmp	r0, r3
 80012ee:	d101      	bne.n	80012f4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80012f0:	690b      	ldr	r3, [r1, #16]
 80012f2:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80012f4:	2301      	movs	r3, #1
 80012f6:	6143      	str	r3, [r0, #20]
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	40010000 	.word	0x40010000
 8001300:	40014000 	.word	0x40014000

08001304 <HAL_TIM_Base_Init>:
{
 8001304:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001306:	4604      	mov	r4, r0
 8001308:	2800      	cmp	r0, #0
 800130a:	d075      	beq.n	80013f8 <HAL_TIM_Base_Init+0xf4>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800130c:	6803      	ldr	r3, [r0, #0]
 800130e:	4a3b      	ldr	r2, [pc, #236]	; (80013fc <HAL_TIM_Base_Init+0xf8>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d037      	beq.n	8001384 <HAL_TIM_Base_Init+0x80>
 8001314:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001318:	d034      	beq.n	8001384 <HAL_TIM_Base_Init+0x80>
 800131a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800131e:	4293      	cmp	r3, r2
 8001320:	d030      	beq.n	8001384 <HAL_TIM_Base_Init+0x80>
 8001322:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001326:	4293      	cmp	r3, r2
 8001328:	d02c      	beq.n	8001384 <HAL_TIM_Base_Init+0x80>
 800132a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800132e:	4293      	cmp	r3, r2
 8001330:	d028      	beq.n	8001384 <HAL_TIM_Base_Init+0x80>
 8001332:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001336:	4293      	cmp	r3, r2
 8001338:	d024      	beq.n	8001384 <HAL_TIM_Base_Init+0x80>
 800133a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800133e:	4293      	cmp	r3, r2
 8001340:	d020      	beq.n	8001384 <HAL_TIM_Base_Init+0x80>
 8001342:	f502 4270 	add.w	r2, r2, #61440	; 0xf000
 8001346:	4293      	cmp	r3, r2
 8001348:	d01c      	beq.n	8001384 <HAL_TIM_Base_Init+0x80>
 800134a:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 800134e:	4293      	cmp	r3, r2
 8001350:	d018      	beq.n	8001384 <HAL_TIM_Base_Init+0x80>
 8001352:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001356:	4293      	cmp	r3, r2
 8001358:	d014      	beq.n	8001384 <HAL_TIM_Base_Init+0x80>
 800135a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800135e:	4293      	cmp	r3, r2
 8001360:	d010      	beq.n	8001384 <HAL_TIM_Base_Init+0x80>
 8001362:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001366:	4293      	cmp	r3, r2
 8001368:	d00c      	beq.n	8001384 <HAL_TIM_Base_Init+0x80>
 800136a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800136e:	4293      	cmp	r3, r2
 8001370:	d008      	beq.n	8001384 <HAL_TIM_Base_Init+0x80>
 8001372:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001376:	4293      	cmp	r3, r2
 8001378:	d004      	beq.n	8001384 <HAL_TIM_Base_Init+0x80>
 800137a:	f44f 7185 	mov.w	r1, #266	; 0x10a
 800137e:	4820      	ldr	r0, [pc, #128]	; (8001400 <HAL_TIM_Base_Init+0xfc>)
 8001380:	f002 fbae 	bl	8003ae0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8001384:	68a3      	ldr	r3, [r4, #8]
 8001386:	f033 0210 	bics.w	r2, r3, #16
 800138a:	d00a      	beq.n	80013a2 <HAL_TIM_Base_Init+0x9e>
 800138c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001390:	2a20      	cmp	r2, #32
 8001392:	d006      	beq.n	80013a2 <HAL_TIM_Base_Init+0x9e>
 8001394:	2b40      	cmp	r3, #64	; 0x40
 8001396:	d004      	beq.n	80013a2 <HAL_TIM_Base_Init+0x9e>
 8001398:	f240 110b 	movw	r1, #267	; 0x10b
 800139c:	4818      	ldr	r0, [pc, #96]	; (8001400 <HAL_TIM_Base_Init+0xfc>)
 800139e:	f002 fb9f 	bl	8003ae0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80013a2:	6923      	ldr	r3, [r4, #16]
 80013a4:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80013a8:	d007      	beq.n	80013ba <HAL_TIM_Base_Init+0xb6>
 80013aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80013ae:	d004      	beq.n	80013ba <HAL_TIM_Base_Init+0xb6>
 80013b0:	f44f 7186 	mov.w	r1, #268	; 0x10c
 80013b4:	4812      	ldr	r0, [pc, #72]	; (8001400 <HAL_TIM_Base_Init+0xfc>)
 80013b6:	f002 fb93 	bl	8003ae0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80013ba:	69a3      	ldr	r3, [r4, #24]
 80013bc:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80013c0:	d004      	beq.n	80013cc <HAL_TIM_Base_Init+0xc8>
 80013c2:	f240 110d 	movw	r1, #269	; 0x10d
 80013c6:	480e      	ldr	r0, [pc, #56]	; (8001400 <HAL_TIM_Base_Init+0xfc>)
 80013c8:	f002 fb8a 	bl	8003ae0 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 80013cc:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80013d0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80013d4:	b923      	cbnz	r3, 80013e0 <HAL_TIM_Base_Init+0xdc>
    htim->Lock = HAL_UNLOCKED;
 80013d6:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80013da:	4620      	mov	r0, r4
 80013dc:	f7ff fe32 	bl	8001044 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80013e0:	2302      	movs	r3, #2
 80013e2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80013e6:	6820      	ldr	r0, [r4, #0]
 80013e8:	1d21      	adds	r1, r4, #4
 80013ea:	f7ff ff25 	bl	8001238 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80013ee:	2301      	movs	r3, #1
 80013f0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80013f4:	2000      	movs	r0, #0
 80013f6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80013f8:	2001      	movs	r0, #1
}
 80013fa:	bd10      	pop	{r4, pc}
 80013fc:	40010000 	.word	0x40010000
 8001400:	08004e84 	.word	0x08004e84

08001404 <HAL_TIMEx_CommutCallback>:
 8001404:	4770      	bx	lr

08001406 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001406:	4770      	bx	lr

08001408 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001408:	6803      	ldr	r3, [r0, #0]
 800140a:	68da      	ldr	r2, [r3, #12]
 800140c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001410:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001412:	695a      	ldr	r2, [r3, #20]
 8001414:	f022 0201 	bic.w	r2, r2, #1
 8001418:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800141a:	2320      	movs	r3, #32
 800141c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001420:	4770      	bx	lr
	...

08001424 <UART_SetConfig>:
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8001424:	6842      	ldr	r2, [r0, #4]
 8001426:	4b9e      	ldr	r3, [pc, #632]	; (80016a0 <UART_SetConfig+0x27c>)
 8001428:	429a      	cmp	r2, r3
{
 800142a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800142e:	4604      	mov	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8001430:	d904      	bls.n	800143c <UART_SetConfig+0x18>
 8001432:	f640 31e5 	movw	r1, #3045	; 0xbe5
 8001436:	489b      	ldr	r0, [pc, #620]	; (80016a4 <UART_SetConfig+0x280>)
 8001438:	f002 fb52 	bl	8003ae0 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800143c:	68e3      	ldr	r3, [r4, #12]
 800143e:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8001442:	d004      	beq.n	800144e <UART_SetConfig+0x2a>
 8001444:	f640 31e6 	movw	r1, #3046	; 0xbe6
 8001448:	4896      	ldr	r0, [pc, #600]	; (80016a4 <UART_SetConfig+0x280>)
 800144a:	f002 fb49 	bl	8003ae0 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800144e:	6923      	ldr	r3, [r4, #16]
 8001450:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8001454:	d007      	beq.n	8001466 <UART_SetConfig+0x42>
 8001456:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800145a:	d004      	beq.n	8001466 <UART_SetConfig+0x42>
 800145c:	f640 31e7 	movw	r1, #3047	; 0xbe7
 8001460:	4890      	ldr	r0, [pc, #576]	; (80016a4 <UART_SetConfig+0x280>)
 8001462:	f002 fb3d 	bl	8003ae0 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8001466:	6963      	ldr	r3, [r4, #20]
 8001468:	f64f 72f3 	movw	r2, #65523	; 0xfff3
 800146c:	4213      	tst	r3, r2
 800146e:	d100      	bne.n	8001472 <UART_SetConfig+0x4e>
 8001470:	b923      	cbnz	r3, 800147c <UART_SetConfig+0x58>
 8001472:	f640 31e8 	movw	r1, #3048	; 0xbe8
 8001476:	488b      	ldr	r0, [pc, #556]	; (80016a4 <UART_SetConfig+0x280>)
 8001478:	f002 fb32 	bl	8003ae0 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800147c:	6826      	ldr	r6, [r4, #0]
 800147e:	68e2      	ldr	r2, [r4, #12]
 8001480:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001482:	6920      	ldr	r0, [r4, #16]
 8001484:	69e1      	ldr	r1, [r4, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001486:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800148a:	4313      	orrs	r3, r2
 800148c:	6133      	str	r3, [r6, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800148e:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001490:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001492:	4303      	orrs	r3, r0
 8001494:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8001496:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800149a:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 800149c:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80014a0:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 80014a2:	4313      	orrs	r3, r2
 80014a4:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80014a6:	6973      	ldr	r3, [r6, #20]
 80014a8:	69a2      	ldr	r2, [r4, #24]
 80014aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80014ae:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80014b0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80014b4:	6173      	str	r3, [r6, #20]
 80014b6:	4b7c      	ldr	r3, [pc, #496]	; (80016a8 <UART_SetConfig+0x284>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80014b8:	d17c      	bne.n	80015b4 <UART_SetConfig+0x190>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80014ba:	429e      	cmp	r6, r3
 80014bc:	d003      	beq.n	80014c6 <UART_SetConfig+0xa2>
 80014be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80014c2:	429e      	cmp	r6, r3
 80014c4:	d144      	bne.n	8001550 <UART_SetConfig+0x12c>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80014c6:	f7ff fd8f 	bl	8000fe8 <HAL_RCC_GetPCLK2Freq>
 80014ca:	2519      	movs	r5, #25
 80014cc:	fb05 f300 	mul.w	r3, r5, r0
 80014d0:	6860      	ldr	r0, [r4, #4]
 80014d2:	f04f 0964 	mov.w	r9, #100	; 0x64
 80014d6:	0040      	lsls	r0, r0, #1
 80014d8:	fbb3 f3f0 	udiv	r3, r3, r0
 80014dc:	fbb3 f3f9 	udiv	r3, r3, r9
 80014e0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80014e4:	f7ff fd80 	bl	8000fe8 <HAL_RCC_GetPCLK2Freq>
 80014e8:	6863      	ldr	r3, [r4, #4]
 80014ea:	4368      	muls	r0, r5
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	fbb0 f7f3 	udiv	r7, r0, r3
 80014f2:	f7ff fd79 	bl	8000fe8 <HAL_RCC_GetPCLK2Freq>
 80014f6:	6863      	ldr	r3, [r4, #4]
 80014f8:	4368      	muls	r0, r5
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8001500:	fbb3 f3f9 	udiv	r3, r3, r9
 8001504:	fb09 7313 	mls	r3, r9, r3, r7
 8001508:	00db      	lsls	r3, r3, #3
 800150a:	3332      	adds	r3, #50	; 0x32
 800150c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001510:	005b      	lsls	r3, r3, #1
 8001512:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001516:	f7ff fd67 	bl	8000fe8 <HAL_RCC_GetPCLK2Freq>
 800151a:	6862      	ldr	r2, [r4, #4]
 800151c:	4368      	muls	r0, r5
 800151e:	0052      	lsls	r2, r2, #1
 8001520:	fbb0 faf2 	udiv	sl, r0, r2
 8001524:	f7ff fd60 	bl	8000fe8 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001528:	6863      	ldr	r3, [r4, #4]
 800152a:	4368      	muls	r0, r5
 800152c:	005b      	lsls	r3, r3, #1
 800152e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001532:	fbb3 f3f9 	udiv	r3, r3, r9
 8001536:	fb09 a313 	mls	r3, r9, r3, sl
 800153a:	00db      	lsls	r3, r3, #3
 800153c:	3332      	adds	r3, #50	; 0x32
 800153e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001542:	f003 0307 	and.w	r3, r3, #7
 8001546:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001548:	443b      	add	r3, r7
 800154a:	60b3      	str	r3, [r6, #8]
 800154c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001550:	f7ff fd3a 	bl	8000fc8 <HAL_RCC_GetPCLK1Freq>
 8001554:	2519      	movs	r5, #25
 8001556:	fb05 f300 	mul.w	r3, r5, r0
 800155a:	6860      	ldr	r0, [r4, #4]
 800155c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001560:	0040      	lsls	r0, r0, #1
 8001562:	fbb3 f3f0 	udiv	r3, r3, r0
 8001566:	fbb3 f3f9 	udiv	r3, r3, r9
 800156a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800156e:	f7ff fd2b 	bl	8000fc8 <HAL_RCC_GetPCLK1Freq>
 8001572:	6863      	ldr	r3, [r4, #4]
 8001574:	4368      	muls	r0, r5
 8001576:	005b      	lsls	r3, r3, #1
 8001578:	fbb0 f7f3 	udiv	r7, r0, r3
 800157c:	f7ff fd24 	bl	8000fc8 <HAL_RCC_GetPCLK1Freq>
 8001580:	6863      	ldr	r3, [r4, #4]
 8001582:	4368      	muls	r0, r5
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	fbb0 f3f3 	udiv	r3, r0, r3
 800158a:	fbb3 f3f9 	udiv	r3, r3, r9
 800158e:	fb09 7313 	mls	r3, r9, r3, r7
 8001592:	00db      	lsls	r3, r3, #3
 8001594:	3332      	adds	r3, #50	; 0x32
 8001596:	fbb3 f3f9 	udiv	r3, r3, r9
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80015a0:	f7ff fd12 	bl	8000fc8 <HAL_RCC_GetPCLK1Freq>
 80015a4:	6862      	ldr	r2, [r4, #4]
 80015a6:	4368      	muls	r0, r5
 80015a8:	0052      	lsls	r2, r2, #1
 80015aa:	fbb0 faf2 	udiv	sl, r0, r2
 80015ae:	f7ff fd0b 	bl	8000fc8 <HAL_RCC_GetPCLK1Freq>
 80015b2:	e7b9      	b.n	8001528 <UART_SetConfig+0x104>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80015b4:	429e      	cmp	r6, r3
 80015b6:	d002      	beq.n	80015be <UART_SetConfig+0x19a>
 80015b8:	4b3c      	ldr	r3, [pc, #240]	; (80016ac <UART_SetConfig+0x288>)
 80015ba:	429e      	cmp	r6, r3
 80015bc:	d140      	bne.n	8001640 <UART_SetConfig+0x21c>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80015be:	f7ff fd13 	bl	8000fe8 <HAL_RCC_GetPCLK2Freq>
 80015c2:	6867      	ldr	r7, [r4, #4]
 80015c4:	2519      	movs	r5, #25
 80015c6:	f04f 0964 	mov.w	r9, #100	; 0x64
 80015ca:	fb05 f300 	mul.w	r3, r5, r0
 80015ce:	00bf      	lsls	r7, r7, #2
 80015d0:	fbb3 f3f7 	udiv	r3, r3, r7
 80015d4:	fbb3 f3f9 	udiv	r3, r3, r9
 80015d8:	011f      	lsls	r7, r3, #4
 80015da:	f7ff fd05 	bl	8000fe8 <HAL_RCC_GetPCLK2Freq>
 80015de:	6863      	ldr	r3, [r4, #4]
 80015e0:	4368      	muls	r0, r5
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	fbb0 f8f3 	udiv	r8, r0, r3
 80015e8:	f7ff fcfe 	bl	8000fe8 <HAL_RCC_GetPCLK2Freq>
 80015ec:	6863      	ldr	r3, [r4, #4]
 80015ee:	4368      	muls	r0, r5
 80015f0:	009b      	lsls	r3, r3, #2
 80015f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80015f6:	fbb3 f3f9 	udiv	r3, r3, r9
 80015fa:	fb09 8313 	mls	r3, r9, r3, r8
 80015fe:	011b      	lsls	r3, r3, #4
 8001600:	3332      	adds	r3, #50	; 0x32
 8001602:	fbb3 f3f9 	udiv	r3, r3, r9
 8001606:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800160a:	f7ff fced 	bl	8000fe8 <HAL_RCC_GetPCLK2Freq>
 800160e:	6862      	ldr	r2, [r4, #4]
 8001610:	4368      	muls	r0, r5
 8001612:	0092      	lsls	r2, r2, #2
 8001614:	fbb0 faf2 	udiv	sl, r0, r2
 8001618:	f7ff fce6 	bl	8000fe8 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800161c:	6863      	ldr	r3, [r4, #4]
 800161e:	4368      	muls	r0, r5
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	fbb0 f3f3 	udiv	r3, r0, r3
 8001626:	fbb3 f3f9 	udiv	r3, r3, r9
 800162a:	fb09 a313 	mls	r3, r9, r3, sl
 800162e:	011b      	lsls	r3, r3, #4
 8001630:	3332      	adds	r3, #50	; 0x32
 8001632:	fbb3 f3f9 	udiv	r3, r3, r9
 8001636:	f003 030f 	and.w	r3, r3, #15
 800163a:	ea43 0308 	orr.w	r3, r3, r8
 800163e:	e783      	b.n	8001548 <UART_SetConfig+0x124>
 8001640:	f7ff fcc2 	bl	8000fc8 <HAL_RCC_GetPCLK1Freq>
 8001644:	6867      	ldr	r7, [r4, #4]
 8001646:	2519      	movs	r5, #25
 8001648:	f04f 0964 	mov.w	r9, #100	; 0x64
 800164c:	fb05 f300 	mul.w	r3, r5, r0
 8001650:	00bf      	lsls	r7, r7, #2
 8001652:	fbb3 f3f7 	udiv	r3, r3, r7
 8001656:	fbb3 f3f9 	udiv	r3, r3, r9
 800165a:	011f      	lsls	r7, r3, #4
 800165c:	f7ff fcb4 	bl	8000fc8 <HAL_RCC_GetPCLK1Freq>
 8001660:	6863      	ldr	r3, [r4, #4]
 8001662:	4368      	muls	r0, r5
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	fbb0 f8f3 	udiv	r8, r0, r3
 800166a:	f7ff fcad 	bl	8000fc8 <HAL_RCC_GetPCLK1Freq>
 800166e:	6863      	ldr	r3, [r4, #4]
 8001670:	4368      	muls	r0, r5
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	fbb0 f3f3 	udiv	r3, r0, r3
 8001678:	fbb3 f3f9 	udiv	r3, r3, r9
 800167c:	fb09 8313 	mls	r3, r9, r3, r8
 8001680:	011b      	lsls	r3, r3, #4
 8001682:	3332      	adds	r3, #50	; 0x32
 8001684:	fbb3 f3f9 	udiv	r3, r3, r9
 8001688:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800168c:	f7ff fc9c 	bl	8000fc8 <HAL_RCC_GetPCLK1Freq>
 8001690:	6862      	ldr	r2, [r4, #4]
 8001692:	4368      	muls	r0, r5
 8001694:	0092      	lsls	r2, r2, #2
 8001696:	fbb0 faf2 	udiv	sl, r0, r2
 800169a:	f7ff fc95 	bl	8000fc8 <HAL_RCC_GetPCLK1Freq>
 800169e:	e7bd      	b.n	800161c <UART_SetConfig+0x1f8>
 80016a0:	00a037a0 	.word	0x00a037a0
 80016a4:	08004ebc 	.word	0x08004ebc
 80016a8:	40011000 	.word	0x40011000
 80016ac:	40011400 	.word	0x40011400

080016b0 <HAL_UART_Init>:
{
 80016b0:	b510      	push	{r4, lr}
  if (huart == NULL)
 80016b2:	4604      	mov	r4, r0
 80016b4:	2800      	cmp	r0, #0
 80016b6:	d074      	beq.n	80017a2 <HAL_UART_Init+0xf2>
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80016b8:	6981      	ldr	r1, [r0, #24]
 80016ba:	6803      	ldr	r3, [r0, #0]
 80016bc:	4a3a      	ldr	r2, [pc, #232]	; (80017a8 <HAL_UART_Init+0xf8>)
 80016be:	2900      	cmp	r1, #0
 80016c0:	d057      	beq.n	8001772 <HAL_UART_Init+0xc2>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d010      	beq.n	80016e8 <HAL_UART_Init+0x38>
 80016c6:	f5a2 424c 	sub.w	r2, r2, #52224	; 0xcc00
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d00c      	beq.n	80016e8 <HAL_UART_Init+0x38>
 80016ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d008      	beq.n	80016e8 <HAL_UART_Init+0x38>
 80016d6:	f502 424c 	add.w	r2, r2, #52224	; 0xcc00
 80016da:	4293      	cmp	r3, r2
 80016dc:	d004      	beq.n	80016e8 <HAL_UART_Init+0x38>
 80016de:	f240 1149 	movw	r1, #329	; 0x149
 80016e2:	4832      	ldr	r0, [pc, #200]	; (80017ac <HAL_UART_Init+0xfc>)
 80016e4:	f002 f9fc 	bl	8003ae0 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 80016e8:	69a3      	ldr	r3, [r4, #24]
 80016ea:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 80016ee:	d004      	beq.n	80016fa <HAL_UART_Init+0x4a>
 80016f0:	f44f 71a5 	mov.w	r1, #330	; 0x14a
    assert_param(IS_UART_INSTANCE(huart->Instance));
 80016f4:	482d      	ldr	r0, [pc, #180]	; (80017ac <HAL_UART_Init+0xfc>)
 80016f6:	f002 f9f3 	bl	8003ae0 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80016fa:	68a3      	ldr	r3, [r4, #8]
 80016fc:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8001700:	d004      	beq.n	800170c <HAL_UART_Init+0x5c>
 8001702:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8001706:	4829      	ldr	r0, [pc, #164]	; (80017ac <HAL_UART_Init+0xfc>)
 8001708:	f002 f9ea 	bl	8003ae0 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800170c:	69e3      	ldr	r3, [r4, #28]
 800170e:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 8001712:	d004      	beq.n	800171e <HAL_UART_Init+0x6e>
 8001714:	f240 1151 	movw	r1, #337	; 0x151
 8001718:	4824      	ldr	r0, [pc, #144]	; (80017ac <HAL_UART_Init+0xfc>)
 800171a:	f002 f9e1 	bl	8003ae0 <assert_failed>
  if (huart->gState == HAL_UART_STATE_RESET)
 800171e:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8001722:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001726:	b923      	cbnz	r3, 8001732 <HAL_UART_Init+0x82>
    huart->Lock = HAL_UNLOCKED;
 8001728:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800172c:	4620      	mov	r0, r4
 800172e:	f002 f9fb 	bl	8003b28 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001732:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001734:	2324      	movs	r3, #36	; 0x24
 8001736:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800173a:	68d3      	ldr	r3, [r2, #12]
 800173c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001740:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001742:	4620      	mov	r0, r4
 8001744:	f7ff fe6e 	bl	8001424 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001748:	6823      	ldr	r3, [r4, #0]
 800174a:	691a      	ldr	r2, [r3, #16]
 800174c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001750:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001752:	695a      	ldr	r2, [r3, #20]
 8001754:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001758:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800175a:	68da      	ldr	r2, [r3, #12]
 800175c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001760:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001762:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8001764:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001766:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001768:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800176c:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001770:	bd10      	pop	{r4, pc}
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8001772:	4293      	cmp	r3, r2
 8001774:	d0c1      	beq.n	80016fa <HAL_UART_Init+0x4a>
 8001776:	4a0e      	ldr	r2, [pc, #56]	; (80017b0 <HAL_UART_Init+0x100>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d0be      	beq.n	80016fa <HAL_UART_Init+0x4a>
 800177c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001780:	4293      	cmp	r3, r2
 8001782:	d0ba      	beq.n	80016fa <HAL_UART_Init+0x4a>
 8001784:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001788:	4293      	cmp	r3, r2
 800178a:	d0b6      	beq.n	80016fa <HAL_UART_Init+0x4a>
 800178c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001790:	4293      	cmp	r3, r2
 8001792:	d0b2      	beq.n	80016fa <HAL_UART_Init+0x4a>
 8001794:	f502 4244 	add.w	r2, r2, #50176	; 0xc400
 8001798:	4293      	cmp	r3, r2
 800179a:	d0ae      	beq.n	80016fa <HAL_UART_Init+0x4a>
 800179c:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 80017a0:	e7a8      	b.n	80016f4 <HAL_UART_Init+0x44>
    return HAL_ERROR;
 80017a2:	2001      	movs	r0, #1
}
 80017a4:	bd10      	pop	{r4, pc}
 80017a6:	bf00      	nop
 80017a8:	40011000 	.word	0x40011000
 80017ac:	08004ebc 	.word	0x08004ebc
 80017b0:	40004400 	.word	0x40004400

080017b4 <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 80017b4:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80017b8:	2b20      	cmp	r3, #32
 80017ba:	d118      	bne.n	80017ee <HAL_UART_Transmit_IT+0x3a>
    if ((pData == NULL) || (Size == 0U))
 80017bc:	b1a9      	cbz	r1, 80017ea <HAL_UART_Transmit_IT+0x36>
 80017be:	b1a2      	cbz	r2, 80017ea <HAL_UART_Transmit_IT+0x36>
    __HAL_LOCK(huart);
 80017c0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d012      	beq.n	80017ee <HAL_UART_Transmit_IT+0x3a>
    huart->TxXferCount = Size;
 80017c8:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->pTxBuffPtr = pData;
 80017ca:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 80017cc:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80017ce:	2300      	movs	r3, #0
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80017d0:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80017d2:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80017d4:	2221      	movs	r2, #33	; 0x21
 80017d6:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80017da:	68ca      	ldr	r2, [r1, #12]
    __HAL_UNLOCK(huart);
 80017dc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80017e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80017e4:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 80017e6:	4618      	mov	r0, r3
 80017e8:	4770      	bx	lr
      return HAL_ERROR;
 80017ea:	2001      	movs	r0, #1
 80017ec:	4770      	bx	lr
    return HAL_BUSY;
 80017ee:	2002      	movs	r0, #2
}
 80017f0:	4770      	bx	lr

080017f2 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80017f2:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80017f6:	2b20      	cmp	r3, #32
 80017f8:	d120      	bne.n	800183c <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 80017fa:	b1e9      	cbz	r1, 8001838 <HAL_UART_Receive_IT+0x46>
 80017fc:	b1e2      	cbz	r2, 8001838 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 80017fe:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001802:	2b01      	cmp	r3, #1
 8001804:	d01a      	beq.n	800183c <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8001806:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8001808:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800180a:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800180c:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800180e:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001810:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001814:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8001816:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001818:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 800181a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800181e:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001822:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001824:	6951      	ldr	r1, [r2, #20]
 8001826:	f041 0101 	orr.w	r1, r1, #1
 800182a:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800182c:	68d1      	ldr	r1, [r2, #12]
 800182e:	f041 0120 	orr.w	r1, r1, #32
 8001832:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8001834:	4618      	mov	r0, r3
 8001836:	4770      	bx	lr
      return HAL_ERROR;
 8001838:	2001      	movs	r0, #1
 800183a:	4770      	bx	lr
    return HAL_BUSY;
 800183c:	2002      	movs	r0, #2
}
 800183e:	4770      	bx	lr

08001840 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001840:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001844:	2b22      	cmp	r3, #34	; 0x22
{
 8001846:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001848:	d136      	bne.n	80018b8 <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800184a:	6883      	ldr	r3, [r0, #8]
 800184c:	6901      	ldr	r1, [r0, #16]
 800184e:	6802      	ldr	r2, [r0, #0]
 8001850:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001854:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001856:	d123      	bne.n	80018a0 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001858:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800185a:	b9e9      	cbnz	r1, 8001898 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800185c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001860:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8001864:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8001866:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8001868:	3c01      	subs	r4, #1
 800186a:	b2a4      	uxth	r4, r4
 800186c:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800186e:	b98c      	cbnz	r4, 8001894 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001870:	6803      	ldr	r3, [r0, #0]
 8001872:	68da      	ldr	r2, [r3, #12]
 8001874:	f022 0220 	bic.w	r2, r2, #32
 8001878:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800187a:	68da      	ldr	r2, [r3, #12]
 800187c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001880:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001882:	695a      	ldr	r2, [r3, #20]
 8001884:	f022 0201 	bic.w	r2, r2, #1
 8001888:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800188a:	2320      	movs	r3, #32
 800188c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8001890:	f002 f86e 	bl	8003970 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8001894:	2000      	movs	r0, #0
}
 8001896:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001898:	b2d2      	uxtb	r2, r2
 800189a:	f823 2b01 	strh.w	r2, [r3], #1
 800189e:	e7e1      	b.n	8001864 <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 80018a0:	b921      	cbnz	r1, 80018ac <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80018a2:	1c59      	adds	r1, r3, #1
 80018a4:	6852      	ldr	r2, [r2, #4]
 80018a6:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80018a8:	701a      	strb	r2, [r3, #0]
 80018aa:	e7dc      	b.n	8001866 <UART_Receive_IT+0x26>
 80018ac:	6852      	ldr	r2, [r2, #4]
 80018ae:	1c59      	adds	r1, r3, #1
 80018b0:	6281      	str	r1, [r0, #40]	; 0x28
 80018b2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80018b6:	e7f7      	b.n	80018a8 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 80018b8:	2002      	movs	r0, #2
 80018ba:	bd10      	pop	{r4, pc}

080018bc <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80018bc:	6803      	ldr	r3, [r0, #0]
 80018be:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80018c0:	68d9      	ldr	r1, [r3, #12]
{
 80018c2:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 80018c4:	0716      	lsls	r6, r2, #28
{
 80018c6:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80018c8:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 80018ca:	d107      	bne.n	80018dc <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80018cc:	0696      	lsls	r6, r2, #26
 80018ce:	d55a      	bpl.n	8001986 <HAL_UART_IRQHandler+0xca>
 80018d0:	068d      	lsls	r5, r1, #26
 80018d2:	d558      	bpl.n	8001986 <HAL_UART_IRQHandler+0xca>
}
 80018d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80018d8:	f7ff bfb2 	b.w	8001840 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80018dc:	f015 0501 	ands.w	r5, r5, #1
 80018e0:	d102      	bne.n	80018e8 <HAL_UART_IRQHandler+0x2c>
 80018e2:	f411 7f90 	tst.w	r1, #288	; 0x120
 80018e6:	d04e      	beq.n	8001986 <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80018e8:	07d3      	lsls	r3, r2, #31
 80018ea:	d505      	bpl.n	80018f8 <HAL_UART_IRQHandler+0x3c>
 80018ec:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80018ee:	bf42      	ittt	mi
 80018f0:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80018f2:	f043 0301 	orrmi.w	r3, r3, #1
 80018f6:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80018f8:	0750      	lsls	r0, r2, #29
 80018fa:	d504      	bpl.n	8001906 <HAL_UART_IRQHandler+0x4a>
 80018fc:	b11d      	cbz	r5, 8001906 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80018fe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001900:	f043 0302 	orr.w	r3, r3, #2
 8001904:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001906:	0793      	lsls	r3, r2, #30
 8001908:	d504      	bpl.n	8001914 <HAL_UART_IRQHandler+0x58>
 800190a:	b11d      	cbz	r5, 8001914 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800190c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800190e:	f043 0304 	orr.w	r3, r3, #4
 8001912:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001914:	0716      	lsls	r6, r2, #28
 8001916:	d504      	bpl.n	8001922 <HAL_UART_IRQHandler+0x66>
 8001918:	b11d      	cbz	r5, 8001922 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800191a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800191c:	f043 0308 	orr.w	r3, r3, #8
 8001920:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001922:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001924:	2b00      	cmp	r3, #0
 8001926:	d066      	beq.n	80019f6 <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001928:	0695      	lsls	r5, r2, #26
 800192a:	d504      	bpl.n	8001936 <HAL_UART_IRQHandler+0x7a>
 800192c:	0688      	lsls	r0, r1, #26
 800192e:	d502      	bpl.n	8001936 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8001930:	4620      	mov	r0, r4
 8001932:	f7ff ff85 	bl	8001840 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001936:	6823      	ldr	r3, [r4, #0]
 8001938:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800193a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800193c:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 800193e:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001940:	d402      	bmi.n	8001948 <HAL_UART_IRQHandler+0x8c>
 8001942:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8001946:	d01a      	beq.n	800197e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8001948:	f7ff fd5e 	bl	8001408 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800194c:	6823      	ldr	r3, [r4, #0]
 800194e:	695a      	ldr	r2, [r3, #20]
 8001950:	0652      	lsls	r2, r2, #25
 8001952:	d510      	bpl.n	8001976 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001954:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8001956:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001958:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800195c:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 800195e:	b150      	cbz	r0, 8001976 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001960:	4b25      	ldr	r3, [pc, #148]	; (80019f8 <HAL_UART_IRQHandler+0x13c>)
 8001962:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001964:	f7fe feac 	bl	80006c0 <HAL_DMA_Abort_IT>
 8001968:	2800      	cmp	r0, #0
 800196a:	d044      	beq.n	80019f6 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800196c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800196e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001972:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001974:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8001976:	4620      	mov	r0, r4
 8001978:	f002 f86e 	bl	8003a58 <HAL_UART_ErrorCallback>
 800197c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800197e:	f002 f86b 	bl	8003a58 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001982:	63e5      	str	r5, [r4, #60]	; 0x3c
 8001984:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001986:	0616      	lsls	r6, r2, #24
 8001988:	d527      	bpl.n	80019da <HAL_UART_IRQHandler+0x11e>
 800198a:	060d      	lsls	r5, r1, #24
 800198c:	d525      	bpl.n	80019da <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800198e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8001992:	2a21      	cmp	r2, #33	; 0x21
 8001994:	d12f      	bne.n	80019f6 <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001996:	68a2      	ldr	r2, [r4, #8]
 8001998:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800199c:	6a22      	ldr	r2, [r4, #32]
 800199e:	d117      	bne.n	80019d0 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80019a0:	8811      	ldrh	r1, [r2, #0]
 80019a2:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80019a6:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80019a8:	6921      	ldr	r1, [r4, #16]
 80019aa:	b979      	cbnz	r1, 80019cc <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 80019ac:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80019ae:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 80019b0:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80019b2:	3a01      	subs	r2, #1
 80019b4:	b292      	uxth	r2, r2
 80019b6:	84e2      	strh	r2, [r4, #38]	; 0x26
 80019b8:	b9ea      	cbnz	r2, 80019f6 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80019ba:	68da      	ldr	r2, [r3, #12]
 80019bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80019c0:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80019c2:	68da      	ldr	r2, [r3, #12]
 80019c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019c8:	60da      	str	r2, [r3, #12]
 80019ca:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80019cc:	3201      	adds	r2, #1
 80019ce:	e7ee      	b.n	80019ae <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80019d0:	1c51      	adds	r1, r2, #1
 80019d2:	6221      	str	r1, [r4, #32]
 80019d4:	7812      	ldrb	r2, [r2, #0]
 80019d6:	605a      	str	r2, [r3, #4]
 80019d8:	e7ea      	b.n	80019b0 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80019da:	0650      	lsls	r0, r2, #25
 80019dc:	d50b      	bpl.n	80019f6 <HAL_UART_IRQHandler+0x13a>
 80019de:	064a      	lsls	r2, r1, #25
 80019e0:	d509      	bpl.n	80019f6 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80019e2:	68da      	ldr	r2, [r3, #12]
 80019e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80019e8:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80019ea:	2320      	movs	r3, #32
 80019ec:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80019f0:	4620      	mov	r0, r4
 80019f2:	f001 ff89 	bl	8003908 <HAL_UART_TxCpltCallback>
 80019f6:	bd70      	pop	{r4, r5, r6, pc}
 80019f8:	080019fd 	.word	0x080019fd

080019fc <UART_DMAAbortOnError>:
{
 80019fc:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80019fe:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8001a00:	2300      	movs	r3, #0
 8001a02:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001a04:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8001a06:	f002 f827 	bl	8003a58 <HAL_UART_ErrorCallback>
 8001a0a:	bd08      	pop	{r3, pc}

08001a0c <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001a0c:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8001a10:	b113      	cbz	r3, 8001a18 <osKernelInitialize+0xc>
    stat = osErrorISR;
 8001a12:	f06f 0005 	mvn.w	r0, #5
 8001a16:	4770      	bx	lr
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a18:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d1f8      	bne.n	8001a12 <osKernelInitialize+0x6>
 8001a20:	4b07      	ldr	r3, [pc, #28]	; (8001a40 <osKernelInitialize+0x34>)
 8001a22:	6818      	ldr	r0, [r3, #0]
 8001a24:	2802      	cmp	r0, #2
 8001a26:	d106      	bne.n	8001a36 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001a28:	f3ef 8311 	mrs	r3, BASEPRI
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1f0      	bne.n	8001a12 <osKernelInitialize+0x6>
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
      stat = osOK;
    } else {
      stat = osError;
 8001a30:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8001a34:	4770      	bx	lr
    if (KernelState == osKernelInactive) {
 8001a36:	2800      	cmp	r0, #0
 8001a38:	d1fa      	bne.n	8001a30 <osKernelInitialize+0x24>
      KernelState = osKernelReady;
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	601a      	str	r2, [r3, #0]
 8001a3e:	4770      	bx	lr
 8001a40:	200008e4 	.word	0x200008e4

08001a44 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001a44:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001a46:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8001a4a:	b113      	cbz	r3, 8001a52 <osKernelStart+0xe>
    stat = osErrorISR;
 8001a4c:	f06f 0005 	mvn.w	r0, #5
 8001a50:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a52:	f3ef 8410 	mrs	r4, PRIMASK
  if (IS_IRQ()) {
 8001a56:	2c00      	cmp	r4, #0
 8001a58:	d1f8      	bne.n	8001a4c <osKernelStart+0x8>
 8001a5a:	4b09      	ldr	r3, [pc, #36]	; (8001a80 <osKernelStart+0x3c>)
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	2a02      	cmp	r2, #2
 8001a60:	d106      	bne.n	8001a70 <osKernelStart+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001a62:	f3ef 8311 	mrs	r3, BASEPRI
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d1f0      	bne.n	8001a4c <osKernelStart+0x8>
    if (KernelState == osKernelReady) {
      KernelState = osKernelRunning;
      vTaskStartScheduler();
      stat = osOK;
    } else {
      stat = osError;
 8001a6a:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8001a6e:	bd10      	pop	{r4, pc}
    if (KernelState == osKernelReady) {
 8001a70:	2a01      	cmp	r2, #1
 8001a72:	d1fa      	bne.n	8001a6a <osKernelStart+0x26>
      KernelState = osKernelRunning;
 8001a74:	2202      	movs	r2, #2
 8001a76:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8001a78:	f001 f848 	bl	8002b0c <vTaskStartScheduler>
      stat = osOK;
 8001a7c:	4620      	mov	r0, r4
 8001a7e:	bd10      	pop	{r4, pc}
 8001a80:	200008e4 	.word	0x200008e4

08001a84 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001a84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a86:	b087      	sub	sp, #28
 8001a88:	4614      	mov	r4, r2
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001a8a:	2200      	movs	r2, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001a8c:	460b      	mov	r3, r1
  hTask = NULL;
 8001a8e:	9205      	str	r2, [sp, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001a90:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8001a94:	bb72      	cbnz	r2, 8001af4 <osThreadNew+0x70>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a96:	f3ef 8210 	mrs	r2, PRIMASK
 8001a9a:	bb5a      	cbnz	r2, 8001af4 <osThreadNew+0x70>
 8001a9c:	4a29      	ldr	r2, [pc, #164]	; (8001b44 <osThreadNew+0xc0>)
 8001a9e:	6812      	ldr	r2, [r2, #0]
 8001aa0:	2a02      	cmp	r2, #2
 8001aa2:	d102      	bne.n	8001aaa <osThreadNew+0x26>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001aa4:	f3ef 8211 	mrs	r2, BASEPRI
 8001aa8:	bb22      	cbnz	r2, 8001af4 <osThreadNew+0x70>
 8001aaa:	b318      	cbz	r0, 8001af4 <osThreadNew+0x70>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 8001aac:	2200      	movs	r2, #0
 8001aae:	f88d 2013 	strb.w	r2, [sp, #19]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 8001ab2:	2c00      	cmp	r4, #0
 8001ab4:	d03d      	beq.n	8001b32 <osThreadNew+0xae>
      if (attr->name != NULL) {
 8001ab6:	6821      	ldr	r1, [r4, #0]
 8001ab8:	b909      	cbnz	r1, 8001abe <osThreadNew+0x3a>
    name  = &empty;
 8001aba:	f10d 0113 	add.w	r1, sp, #19
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8001abe:	69a5      	ldr	r5, [r4, #24]
 8001ac0:	2d00      	cmp	r5, #0
 8001ac2:	bf08      	it	eq
 8001ac4:	2518      	moveq	r5, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001ac6:	1e6a      	subs	r2, r5, #1
 8001ac8:	2a37      	cmp	r2, #55	; 0x37
 8001aca:	462f      	mov	r7, r5
 8001acc:	d837      	bhi.n	8001b3e <osThreadNew+0xba>
 8001ace:	6862      	ldr	r2, [r4, #4]
 8001ad0:	07d2      	lsls	r2, r2, #31
 8001ad2:	d434      	bmi.n	8001b3e <osThreadNew+0xba>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 8001ad4:	6966      	ldr	r6, [r4, #20]
 8001ad6:	b186      	cbz	r6, 8001afa <osThreadNew+0x76>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001ad8:	08b2      	lsrs	r2, r6, #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001ada:	f8d4 e008 	ldr.w	lr, [r4, #8]
 8001ade:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8001ae2:	f1be 0f00 	cmp.w	lr, #0
 8001ae6:	d00b      	beq.n	8001b00 <osThreadNew+0x7c>
 8001ae8:	f1bc 0f53 	cmp.w	ip, #83	; 0x53
 8001aec:	d902      	bls.n	8001af4 <osThreadNew+0x70>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001aee:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001af0:	b104      	cbz	r4, 8001af4 <osThreadNew+0x70>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001af2:	b9b6      	cbnz	r6, 8001b22 <osThreadNew+0x9e>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001af4:	9805      	ldr	r0, [sp, #20]
}
 8001af6:	b007      	add	sp, #28
 8001af8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 8001afa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001afe:	e7ec      	b.n	8001ada <osThreadNew+0x56>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001b00:	f1bc 0f00 	cmp.w	ip, #0
 8001b04:	d1f6      	bne.n	8001af4 <osThreadNew+0x70>
      if (mem == 0) {
 8001b06:	6924      	ldr	r4, [r4, #16]
 8001b08:	2c00      	cmp	r4, #0
 8001b0a:	d1f3      	bne.n	8001af4 <osThreadNew+0x70>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001b0c:	ac05      	add	r4, sp, #20
 8001b0e:	9401      	str	r4, [sp, #4]
 8001b10:	9700      	str	r7, [sp, #0]
 8001b12:	b292      	uxth	r2, r2
 8001b14:	f000 ffcd 	bl	8002ab2 <xTaskCreate>
 8001b18:	2801      	cmp	r0, #1
          hTask = NULL;
 8001b1a:	bf1c      	itt	ne
 8001b1c:	2300      	movne	r3, #0
 8001b1e:	9305      	strne	r3, [sp, #20]
 8001b20:	e7e8      	b.n	8001af4 <osThreadNew+0x70>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001b22:	f8cd e008 	str.w	lr, [sp, #8]
 8001b26:	9401      	str	r4, [sp, #4]
 8001b28:	9500      	str	r5, [sp, #0]
 8001b2a:	f000 ff8b 	bl	8002a44 <xTaskCreateStatic>
 8001b2e:	9005      	str	r0, [sp, #20]
 8001b30:	e7e0      	b.n	8001af4 <osThreadNew+0x70>
    prio  = (UBaseType_t)osPriorityNormal;
 8001b32:	2718      	movs	r7, #24
    stack = configMINIMAL_STACK_SIZE;
 8001b34:	f44f 7200 	mov.w	r2, #512	; 0x200
    name  = &empty;
 8001b38:	f10d 0113 	add.w	r1, sp, #19
 8001b3c:	e7e6      	b.n	8001b0c <osThreadNew+0x88>
        return (NULL);
 8001b3e:	2000      	movs	r0, #0
 8001b40:	e7d9      	b.n	8001af6 <osThreadNew+0x72>
 8001b42:	bf00      	nop
 8001b44:	200008e4 	.word	0x200008e4

08001b48 <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001b48:	4b03      	ldr	r3, [pc, #12]	; (8001b58 <vApplicationGetIdleTaskMemory+0x10>)
 8001b4a:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001b4c:	4b03      	ldr	r3, [pc, #12]	; (8001b5c <vApplicationGetIdleTaskMemory+0x14>)
 8001b4e:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001b50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b54:	6013      	str	r3, [r2, #0]
 8001b56:	4770      	bx	lr
 8001b58:	20000890 	.word	0x20000890
 8001b5c:	20000090 	.word	0x20000090

08001b60 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001b60:	4b03      	ldr	r3, [pc, #12]	; (8001b70 <vApplicationGetTimerTaskMemory+0x10>)
 8001b62:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8001b64:	4b03      	ldr	r3, [pc, #12]	; (8001b74 <vApplicationGetTimerTaskMemory+0x14>)
 8001b66:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001b68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b6c:	6013      	str	r3, [r2, #0]
 8001b6e:	4770      	bx	lr
 8001b70:	200018e8 	.word	0x200018e8
 8001b74:	200008e8 	.word	0x200008e8

08001b78 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001b78:	f100 0308 	add.w	r3, r0, #8
 8001b7c:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001b7e:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001b82:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001b84:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001b86:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001b88:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001b8a:	6003      	str	r3, [r0, #0]
 8001b8c:	4770      	bx	lr

08001b8e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	6103      	str	r3, [r0, #16]
 8001b92:	4770      	bx	lr

08001b94 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8001b94:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001b96:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001b98:	689a      	ldr	r2, [r3, #8]
 8001b9a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001b9c:	689a      	ldr	r2, [r3, #8]
 8001b9e:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001ba0:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001ba2:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001ba4:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	6003      	str	r3, [r0, #0]
 8001baa:	4770      	bx	lr

08001bac <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001bac:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001bae:	1c53      	adds	r3, r2, #1
{
 8001bb0:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8001bb2:	d10a      	bne.n	8001bca <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001bb4:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001bb6:	685a      	ldr	r2, [r3, #4]
 8001bb8:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001bba:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001bbc:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8001bbe:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001bc0:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001bc2:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	6003      	str	r3, [r0, #0]
 8001bc8:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001bca:	f100 0308 	add.w	r3, r0, #8
 8001bce:	685c      	ldr	r4, [r3, #4]
 8001bd0:	6825      	ldr	r5, [r4, #0]
 8001bd2:	42aa      	cmp	r2, r5
 8001bd4:	d3ef      	bcc.n	8001bb6 <vListInsert+0xa>
 8001bd6:	4623      	mov	r3, r4
 8001bd8:	e7f9      	b.n	8001bce <vListInsert+0x22>

08001bda <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001bda:	6841      	ldr	r1, [r0, #4]
 8001bdc:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001bde:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001be0:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001be2:	6882      	ldr	r2, [r0, #8]
 8001be4:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001be6:	6859      	ldr	r1, [r3, #4]
 8001be8:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001bea:	bf08      	it	eq
 8001bec:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001bee:	2200      	movs	r2, #0
 8001bf0:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	3a01      	subs	r2, #1
 8001bf6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001bf8:	6818      	ldr	r0, [r3, #0]
}
 8001bfa:	4770      	bx	lr

08001bfc <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001bfc:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001c02:	4b0d      	ldr	r3, [pc, #52]	; (8001c38 <prvTaskExitError+0x3c>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	3301      	adds	r3, #1
 8001c08:	d008      	beq.n	8001c1c <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c0e:	f383 8811 	msr	BASEPRI, r3
 8001c12:	f3bf 8f6f 	isb	sy
 8001c16:	f3bf 8f4f 	dsb	sy
 8001c1a:	e7fe      	b.n	8001c1a <prvTaskExitError+0x1e>
 8001c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c20:	f383 8811 	msr	BASEPRI, r3
 8001c24:	f3bf 8f6f 	isb	sy
 8001c28:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8001c2c:	9b01      	ldr	r3, [sp, #4]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d0fc      	beq.n	8001c2c <prvTaskExitError+0x30>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8001c32:	b002      	add	sp, #8
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	20000004 	.word	0x20000004

08001c3c <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8001c3c:	4808      	ldr	r0, [pc, #32]	; (8001c60 <prvPortStartFirstTask+0x24>)
 8001c3e:	6800      	ldr	r0, [r0, #0]
 8001c40:	6800      	ldr	r0, [r0, #0]
 8001c42:	f380 8808 	msr	MSP, r0
 8001c46:	f04f 0000 	mov.w	r0, #0
 8001c4a:	f380 8814 	msr	CONTROL, r0
 8001c4e:	b662      	cpsie	i
 8001c50:	b661      	cpsie	f
 8001c52:	f3bf 8f4f 	dsb	sy
 8001c56:	f3bf 8f6f 	isb	sy
 8001c5a:	df00      	svc	0
 8001c5c:	bf00      	nop
 8001c5e:	0000      	.short	0x0000
 8001c60:	e000ed08 	.word	0xe000ed08

08001c64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8001c64:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001c74 <vPortEnableVFP+0x10>
 8001c68:	6801      	ldr	r1, [r0, #0]
 8001c6a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001c6e:	6001      	str	r1, [r0, #0]
 8001c70:	4770      	bx	lr
 8001c72:	0000      	.short	0x0000
 8001c74:	e000ed88 	.word	0xe000ed88

08001c78 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001c78:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c7c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001c80:	4b07      	ldr	r3, [pc, #28]	; (8001ca0 <pxPortInitialiseStack+0x28>)
 8001c82:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001c86:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8001c8a:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001c8e:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001c92:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8001c96:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8001c9a:	3844      	subs	r0, #68	; 0x44
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	08001bfd 	.word	0x08001bfd
	...

08001cb0 <SVC_Handler>:
	__asm volatile (
 8001cb0:	4b07      	ldr	r3, [pc, #28]	; (8001cd0 <pxCurrentTCBConst2>)
 8001cb2:	6819      	ldr	r1, [r3, #0]
 8001cb4:	6808      	ldr	r0, [r1, #0]
 8001cb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001cba:	f380 8809 	msr	PSP, r0
 8001cbe:	f3bf 8f6f 	isb	sy
 8001cc2:	f04f 0000 	mov.w	r0, #0
 8001cc6:	f380 8811 	msr	BASEPRI, r0
 8001cca:	4770      	bx	lr
 8001ccc:	f3af 8000 	nop.w

08001cd0 <pxCurrentTCBConst2>:
 8001cd0:	2000555c 	.word	0x2000555c

08001cd4 <vPortEnterCritical>:
 8001cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cd8:	f383 8811 	msr	BASEPRI, r3
 8001cdc:	f3bf 8f6f 	isb	sy
 8001ce0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8001ce4:	4a0a      	ldr	r2, [pc, #40]	; (8001d10 <vPortEnterCritical+0x3c>)
 8001ce6:	6813      	ldr	r3, [r2, #0]
 8001ce8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8001cea:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8001cec:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8001cee:	d10d      	bne.n	8001d0c <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001cf0:	4b08      	ldr	r3, [pc, #32]	; (8001d14 <vPortEnterCritical+0x40>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8001cf8:	d008      	beq.n	8001d0c <vPortEnterCritical+0x38>
 8001cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cfe:	f383 8811 	msr	BASEPRI, r3
 8001d02:	f3bf 8f6f 	isb	sy
 8001d06:	f3bf 8f4f 	dsb	sy
 8001d0a:	e7fe      	b.n	8001d0a <vPortEnterCritical+0x36>
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	20000004 	.word	0x20000004
 8001d14:	e000ed04 	.word	0xe000ed04

08001d18 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8001d18:	4a08      	ldr	r2, [pc, #32]	; (8001d3c <vPortExitCritical+0x24>)
 8001d1a:	6813      	ldr	r3, [r2, #0]
 8001d1c:	b943      	cbnz	r3, 8001d30 <vPortExitCritical+0x18>
 8001d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d22:	f383 8811 	msr	BASEPRI, r3
 8001d26:	f3bf 8f6f 	isb	sy
 8001d2a:	f3bf 8f4f 	dsb	sy
 8001d2e:	e7fe      	b.n	8001d2e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8001d30:	3b01      	subs	r3, #1
 8001d32:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001d34:	b90b      	cbnz	r3, 8001d3a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001d36:	f383 8811 	msr	BASEPRI, r3
 8001d3a:	4770      	bx	lr
 8001d3c:	20000004 	.word	0x20000004

08001d40 <PendSV_Handler>:
	__asm volatile
 8001d40:	f3ef 8009 	mrs	r0, PSP
 8001d44:	f3bf 8f6f 	isb	sy
 8001d48:	4b15      	ldr	r3, [pc, #84]	; (8001da0 <pxCurrentTCBConst>)
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	f01e 0f10 	tst.w	lr, #16
 8001d50:	bf08      	it	eq
 8001d52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001d56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d5a:	6010      	str	r0, [r2, #0]
 8001d5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8001d60:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001d64:	f380 8811 	msr	BASEPRI, r0
 8001d68:	f3bf 8f4f 	dsb	sy
 8001d6c:	f3bf 8f6f 	isb	sy
 8001d70:	f001 f846 	bl	8002e00 <vTaskSwitchContext>
 8001d74:	f04f 0000 	mov.w	r0, #0
 8001d78:	f380 8811 	msr	BASEPRI, r0
 8001d7c:	bc09      	pop	{r0, r3}
 8001d7e:	6819      	ldr	r1, [r3, #0]
 8001d80:	6808      	ldr	r0, [r1, #0]
 8001d82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d86:	f01e 0f10 	tst.w	lr, #16
 8001d8a:	bf08      	it	eq
 8001d8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001d90:	f380 8809 	msr	PSP, r0
 8001d94:	f3bf 8f6f 	isb	sy
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	f3af 8000 	nop.w

08001da0 <pxCurrentTCBConst>:
 8001da0:	2000555c 	.word	0x2000555c

08001da4 <SysTick_Handler>:
{
 8001da4:	b508      	push	{r3, lr}
	__asm volatile
 8001da6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001daa:	f383 8811 	msr	BASEPRI, r3
 8001dae:	f3bf 8f6f 	isb	sy
 8001db2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8001db6:	f000 fefb 	bl	8002bb0 <xTaskIncrementTick>
 8001dba:	b118      	cbz	r0, 8001dc4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001dbc:	4b03      	ldr	r3, [pc, #12]	; (8001dcc <SysTick_Handler+0x28>)
 8001dbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001dc2:	601a      	str	r2, [r3, #0]
	__asm volatile
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	f383 8811 	msr	BASEPRI, r3
 8001dca:	bd08      	pop	{r3, pc}
 8001dcc:	e000ed04 	.word	0xe000ed04

08001dd0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001dd0:	4a08      	ldr	r2, [pc, #32]	; (8001df4 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001dd2:	4909      	ldr	r1, [pc, #36]	; (8001df8 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001dd8:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001dda:	4b08      	ldr	r3, [pc, #32]	; (8001dfc <vPortSetupTimerInterrupt+0x2c>)
 8001ddc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001de6:	4906      	ldr	r1, [pc, #24]	; (8001e00 <vPortSetupTimerInterrupt+0x30>)
 8001de8:	3b01      	subs	r3, #1
 8001dea:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001dec:	2307      	movs	r3, #7
 8001dee:	6013      	str	r3, [r2, #0]
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	e000e010 	.word	0xe000e010
 8001df8:	e000e018 	.word	0xe000e018
 8001dfc:	2000000c 	.word	0x2000000c
 8001e00:	e000e014 	.word	0xe000e014

08001e04 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001e04:	4b39      	ldr	r3, [pc, #228]	; (8001eec <xPortStartScheduler+0xe8>)
 8001e06:	4a3a      	ldr	r2, [pc, #232]	; (8001ef0 <xPortStartScheduler+0xec>)
{
 8001e08:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001e0a:	6819      	ldr	r1, [r3, #0]
 8001e0c:	4291      	cmp	r1, r2
 8001e0e:	d108      	bne.n	8001e22 <xPortStartScheduler+0x1e>
	__asm volatile
 8001e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e14:	f383 8811 	msr	BASEPRI, r3
 8001e18:	f3bf 8f6f 	isb	sy
 8001e1c:	f3bf 8f4f 	dsb	sy
 8001e20:	e7fe      	b.n	8001e20 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	4b33      	ldr	r3, [pc, #204]	; (8001ef4 <xPortStartScheduler+0xf0>)
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d108      	bne.n	8001e3c <xPortStartScheduler+0x38>
 8001e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e2e:	f383 8811 	msr	BASEPRI, r3
 8001e32:	f3bf 8f6f 	isb	sy
 8001e36:	f3bf 8f4f 	dsb	sy
 8001e3a:	e7fe      	b.n	8001e3a <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001e3c:	4b2e      	ldr	r3, [pc, #184]	; (8001ef8 <xPortStartScheduler+0xf4>)
 8001e3e:	781a      	ldrb	r2, [r3, #0]
 8001e40:	b2d2      	uxtb	r2, r2
 8001e42:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8001e44:	22ff      	movs	r2, #255	; 0xff
 8001e46:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001e48:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001e4a:	4a2c      	ldr	r2, [pc, #176]	; (8001efc <xPortStartScheduler+0xf8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001e52:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8001e56:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001e5a:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001e5c:	4b28      	ldr	r3, [pc, #160]	; (8001f00 <xPortStartScheduler+0xfc>)
 8001e5e:	2207      	movs	r2, #7
 8001e60:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001e62:	2100      	movs	r1, #0
 8001e64:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8001e68:	0600      	lsls	r0, r0, #24
 8001e6a:	f102 34ff 	add.w	r4, r2, #4294967295
 8001e6e:	d40d      	bmi.n	8001e8c <xPortStartScheduler+0x88>
 8001e70:	b101      	cbz	r1, 8001e74 <xPortStartScheduler+0x70>
 8001e72:	601a      	str	r2, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	2a03      	cmp	r2, #3
 8001e78:	d011      	beq.n	8001e9e <xPortStartScheduler+0x9a>
 8001e7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e7e:	f383 8811 	msr	BASEPRI, r3
 8001e82:	f3bf 8f6f 	isb	sy
 8001e86:	f3bf 8f4f 	dsb	sy
 8001e8a:	e7fe      	b.n	8001e8a <xPortStartScheduler+0x86>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001e8c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8001e90:	0052      	lsls	r2, r2, #1
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	f88d 2003 	strb.w	r2, [sp, #3]
 8001e98:	2101      	movs	r1, #1
 8001e9a:	4622      	mov	r2, r4
 8001e9c:	e7e2      	b.n	8001e64 <xPortStartScheduler+0x60>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001e9e:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001ea0:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001ea4:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001ea6:	9b01      	ldr	r3, [sp, #4]
 8001ea8:	4a13      	ldr	r2, [pc, #76]	; (8001ef8 <xPortStartScheduler+0xf4>)
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001eae:	4b15      	ldr	r3, [pc, #84]	; (8001f04 <xPortStartScheduler+0x100>)
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001eb6:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8001ebe:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8001ec0:	f7ff ff86 	bl	8001dd0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8001ec4:	4b10      	ldr	r3, [pc, #64]	; (8001f08 <xPortStartScheduler+0x104>)
 8001ec6:	2400      	movs	r4, #0
 8001ec8:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8001eca:	f7ff fecb 	bl	8001c64 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8001ece:	4a0f      	ldr	r2, [pc, #60]	; (8001f0c <xPortStartScheduler+0x108>)
 8001ed0:	6813      	ldr	r3, [r2, #0]
 8001ed2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8001ed6:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8001ed8:	f7ff feb0 	bl	8001c3c <prvPortStartFirstTask>
	vTaskSwitchContext();
 8001edc:	f000 ff90 	bl	8002e00 <vTaskSwitchContext>
	prvTaskExitError();
 8001ee0:	f7ff fe8c 	bl	8001bfc <prvTaskExitError>
}
 8001ee4:	4620      	mov	r0, r4
 8001ee6:	b002      	add	sp, #8
 8001ee8:	bd10      	pop	{r4, pc}
 8001eea:	bf00      	nop
 8001eec:	e000ed00 	.word	0xe000ed00
 8001ef0:	410fc271 	.word	0x410fc271
 8001ef4:	410fc270 	.word	0x410fc270
 8001ef8:	e000e400 	.word	0xe000e400
 8001efc:	2000193c 	.word	0x2000193c
 8001f00:	20001940 	.word	0x20001940
 8001f04:	e000ed20 	.word	0xe000ed20
 8001f08:	20000004 	.word	0x20000004
 8001f0c:	e000ef34 	.word	0xe000ef34

08001f10 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8001f10:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8001f14:	2b0f      	cmp	r3, #15
 8001f16:	d90e      	bls.n	8001f36 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8001f18:	4a10      	ldr	r2, [pc, #64]	; (8001f5c <vPortValidateInterruptPriority+0x4c>)
 8001f1a:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8001f1c:	4a10      	ldr	r2, [pc, #64]	; (8001f60 <vPortValidateInterruptPriority+0x50>)
 8001f1e:	7812      	ldrb	r2, [r2, #0]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d908      	bls.n	8001f36 <vPortValidateInterruptPriority+0x26>
 8001f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f28:	f383 8811 	msr	BASEPRI, r3
 8001f2c:	f3bf 8f6f 	isb	sy
 8001f30:	f3bf 8f4f 	dsb	sy
 8001f34:	e7fe      	b.n	8001f34 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8001f36:	4b0b      	ldr	r3, [pc, #44]	; (8001f64 <vPortValidateInterruptPriority+0x54>)
 8001f38:	4a0b      	ldr	r2, [pc, #44]	; (8001f68 <vPortValidateInterruptPriority+0x58>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	6812      	ldr	r2, [r2, #0]
 8001f3e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d908      	bls.n	8001f58 <vPortValidateInterruptPriority+0x48>
 8001f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f4a:	f383 8811 	msr	BASEPRI, r3
 8001f4e:	f3bf 8f6f 	isb	sy
 8001f52:	f3bf 8f4f 	dsb	sy
 8001f56:	e7fe      	b.n	8001f56 <vPortValidateInterruptPriority+0x46>
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	e000e3f0 	.word	0xe000e3f0
 8001f60:	2000193c 	.word	0x2000193c
 8001f64:	e000ed0c 	.word	0xe000ed0c
 8001f68:	20001940 	.word	0x20001940

08001f6c <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001f6c:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001f6e:	4b0f      	ldr	r3, [pc, #60]	; (8001fac <prvInsertBlockIntoFreeList+0x40>)
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	4282      	cmp	r2, r0
 8001f74:	d318      	bcc.n	8001fa8 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001f76:	685c      	ldr	r4, [r3, #4]
 8001f78:	1919      	adds	r1, r3, r4
 8001f7a:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001f7c:	bf01      	itttt	eq
 8001f7e:	6841      	ldreq	r1, [r0, #4]
 8001f80:	4618      	moveq	r0, r3
 8001f82:	1909      	addeq	r1, r1, r4
 8001f84:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001f86:	6844      	ldr	r4, [r0, #4]
 8001f88:	1901      	adds	r1, r0, r4
 8001f8a:	428a      	cmp	r2, r1
 8001f8c:	d107      	bne.n	8001f9e <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001f8e:	4908      	ldr	r1, [pc, #32]	; (8001fb0 <prvInsertBlockIntoFreeList+0x44>)
 8001f90:	6809      	ldr	r1, [r1, #0]
 8001f92:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001f94:	bf1f      	itttt	ne
 8001f96:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001f98:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001f9a:	1909      	addne	r1, r1, r4
 8001f9c:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001f9e:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001fa0:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001fa2:	bf18      	it	ne
 8001fa4:	6018      	strne	r0, [r3, #0]
 8001fa6:	bd10      	pop	{r4, pc}
 8001fa8:	4613      	mov	r3, r2
 8001faa:	e7e1      	b.n	8001f70 <prvInsertBlockIntoFreeList+0x4>
 8001fac:	20005554 	.word	0x20005554
 8001fb0:	20001944 	.word	0x20001944

08001fb4 <pvPortMalloc>:
{
 8001fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001fb8:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8001fba:	f000 fdeb 	bl	8002b94 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8001fbe:	493e      	ldr	r1, [pc, #248]	; (80020b8 <pvPortMalloc+0x104>)
 8001fc0:	4d3e      	ldr	r5, [pc, #248]	; (80020bc <pvPortMalloc+0x108>)
 8001fc2:	680b      	ldr	r3, [r1, #0]
 8001fc4:	bb0b      	cbnz	r3, 800200a <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 8001fc6:	4a3e      	ldr	r2, [pc, #248]	; (80020c0 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001fc8:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001fca:	bf1f      	itttt	ne
 8001fcc:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001fce:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001fd2:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
 8001fd6:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001fd8:	bf14      	ite	ne
 8001fda:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001fdc:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001fe0:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8001fe2:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001fe4:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001fe8:	4e36      	ldr	r6, [pc, #216]	; (80020c4 <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 8001fea:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8001fec:	2000      	movs	r0, #0
 8001fee:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001ff0:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 8001ff2:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001ff4:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001ff6:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001ff8:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001ffa:	4b33      	ldr	r3, [pc, #204]	; (80020c8 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001ffc:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001ffe:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002000:	4b32      	ldr	r3, [pc, #200]	; (80020cc <pvPortMalloc+0x118>)
 8002002:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002004:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8002008:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800200a:	682f      	ldr	r7, [r5, #0]
 800200c:	4227      	tst	r7, r4
 800200e:	d116      	bne.n	800203e <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8002010:	2c00      	cmp	r4, #0
 8002012:	d041      	beq.n	8002098 <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 8002014:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002018:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800201a:	bf1c      	itt	ne
 800201c:	f023 0307 	bicne.w	r3, r3, #7
 8002020:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002022:	b163      	cbz	r3, 800203e <pvPortMalloc+0x8a>
 8002024:	4a29      	ldr	r2, [pc, #164]	; (80020cc <pvPortMalloc+0x118>)
 8002026:	6816      	ldr	r6, [r2, #0]
 8002028:	42b3      	cmp	r3, r6
 800202a:	4690      	mov	r8, r2
 800202c:	d807      	bhi.n	800203e <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 800202e:	4a25      	ldr	r2, [pc, #148]	; (80020c4 <pvPortMalloc+0x110>)
 8002030:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002032:	6868      	ldr	r0, [r5, #4]
 8002034:	4283      	cmp	r3, r0
 8002036:	d804      	bhi.n	8002042 <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8002038:	6809      	ldr	r1, [r1, #0]
 800203a:	428d      	cmp	r5, r1
 800203c:	d107      	bne.n	800204e <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 800203e:	2400      	movs	r4, #0
 8002040:	e02a      	b.n	8002098 <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002042:	682c      	ldr	r4, [r5, #0]
 8002044:	2c00      	cmp	r4, #0
 8002046:	d0f7      	beq.n	8002038 <pvPortMalloc+0x84>
 8002048:	462a      	mov	r2, r5
 800204a:	4625      	mov	r5, r4
 800204c:	e7f1      	b.n	8002032 <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800204e:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002050:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002052:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002054:	1ac2      	subs	r2, r0, r3
 8002056:	2a10      	cmp	r2, #16
 8002058:	d90f      	bls.n	800207a <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800205a:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800205c:	0741      	lsls	r1, r0, #29
 800205e:	d008      	beq.n	8002072 <pvPortMalloc+0xbe>
 8002060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002064:	f383 8811 	msr	BASEPRI, r3
 8002068:	f3bf 8f6f 	isb	sy
 800206c:	f3bf 8f4f 	dsb	sy
 8002070:	e7fe      	b.n	8002070 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002072:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002074:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002076:	f7ff ff79 	bl	8001f6c <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800207a:	4913      	ldr	r1, [pc, #76]	; (80020c8 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800207c:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800207e:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002080:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002082:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002084:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 8002086:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800208a:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800208e:	bf38      	it	cc
 8002090:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002092:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002094:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002096:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8002098:	f000 fe1a 	bl	8002cd0 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800209c:	0763      	lsls	r3, r4, #29
 800209e:	d008      	beq.n	80020b2 <pvPortMalloc+0xfe>
 80020a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020a4:	f383 8811 	msr	BASEPRI, r3
 80020a8:	f3bf 8f6f 	isb	sy
 80020ac:	f3bf 8f4f 	dsb	sy
 80020b0:	e7fe      	b.n	80020b0 <pvPortMalloc+0xfc>
}
 80020b2:	4620      	mov	r0, r4
 80020b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80020b8:	20001944 	.word	0x20001944
 80020bc:	20005548 	.word	0x20005548
 80020c0:	20001948 	.word	0x20001948
 80020c4:	20005554 	.word	0x20005554
 80020c8:	20005550 	.word	0x20005550
 80020cc:	2000554c 	.word	0x2000554c

080020d0 <vPortFree>:
{
 80020d0:	b510      	push	{r4, lr}
	if( pv != NULL )
 80020d2:	4604      	mov	r4, r0
 80020d4:	b370      	cbz	r0, 8002134 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80020d6:	4a18      	ldr	r2, [pc, #96]	; (8002138 <vPortFree+0x68>)
 80020d8:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80020dc:	6812      	ldr	r2, [r2, #0]
 80020de:	4213      	tst	r3, r2
 80020e0:	d108      	bne.n	80020f4 <vPortFree+0x24>
 80020e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020e6:	f383 8811 	msr	BASEPRI, r3
 80020ea:	f3bf 8f6f 	isb	sy
 80020ee:	f3bf 8f4f 	dsb	sy
 80020f2:	e7fe      	b.n	80020f2 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80020f4:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80020f8:	b141      	cbz	r1, 800210c <vPortFree+0x3c>
 80020fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020fe:	f383 8811 	msr	BASEPRI, r3
 8002102:	f3bf 8f6f 	isb	sy
 8002106:	f3bf 8f4f 	dsb	sy
 800210a:	e7fe      	b.n	800210a <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800210c:	ea23 0302 	bic.w	r3, r3, r2
 8002110:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8002114:	f000 fd3e 	bl	8002b94 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002118:	4a08      	ldr	r2, [pc, #32]	; (800213c <vPortFree+0x6c>)
 800211a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800211e:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002120:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002124:	440b      	add	r3, r1
 8002126:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002128:	f7ff ff20 	bl	8001f6c <prvInsertBlockIntoFreeList>
}
 800212c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8002130:	f000 bdce 	b.w	8002cd0 <xTaskResumeAll>
 8002134:	bd10      	pop	{r4, pc}
 8002136:	bf00      	nop
 8002138:	20005548 	.word	0x20005548
 800213c:	2000554c 	.word	0x2000554c

08002140 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002140:	b510      	push	{r4, lr}
 8002142:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002144:	f7ff fdc6 	bl	8001cd4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002148:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800214a:	f7ff fde5 	bl	8001d18 <vPortExitCritical>

	return xReturn;
}
 800214e:	fab4 f084 	clz	r0, r4
 8002152:	0940      	lsrs	r0, r0, #5
 8002154:	bd10      	pop	{r4, pc}

08002156 <prvCopyDataToQueue>:
{
 8002156:	b570      	push	{r4, r5, r6, lr}
 8002158:	4615      	mov	r5, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800215a:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800215c:	6b86      	ldr	r6, [r0, #56]	; 0x38
{
 800215e:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002160:	b942      	cbnz	r2, 8002174 <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002162:	6805      	ldr	r5, [r0, #0]
 8002164:	b99d      	cbnz	r5, 800218e <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002166:	6840      	ldr	r0, [r0, #4]
 8002168:	f000 ff5c 	bl	8003024 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 800216c:	6065      	str	r5, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800216e:	3601      	adds	r6, #1
 8002170:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8002172:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8002174:	b96d      	cbnz	r5, 8002192 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8002176:	6880      	ldr	r0, [r0, #8]
 8002178:	f001 fe68 	bl	8003e4c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800217c:	68a3      	ldr	r3, [r4, #8]
 800217e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002180:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002182:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002184:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002186:	4293      	cmp	r3, r2
 8002188:	d301      	bcc.n	800218e <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800218a:	6823      	ldr	r3, [r4, #0]
 800218c:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 800218e:	2000      	movs	r0, #0
 8002190:	e7ed      	b.n	800216e <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002192:	68c0      	ldr	r0, [r0, #12]
 8002194:	f001 fe5a 	bl	8003e4c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002198:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800219a:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800219c:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800219e:	425b      	negs	r3, r3
 80021a0:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80021a2:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80021a4:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80021a6:	bf3e      	ittt	cc
 80021a8:	6862      	ldrcc	r2, [r4, #4]
 80021aa:	189b      	addcc	r3, r3, r2
 80021ac:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80021ae:	2d02      	cmp	r5, #2
 80021b0:	d1ed      	bne.n	800218e <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80021b2:	b10e      	cbz	r6, 80021b8 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 80021b4:	3e01      	subs	r6, #1
 80021b6:	e7ea      	b.n	800218e <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 80021b8:	4630      	mov	r0, r6
 80021ba:	e7d8      	b.n	800216e <prvCopyDataToQueue+0x18>

080021bc <prvCopyDataFromQueue>:
{
 80021bc:	4603      	mov	r3, r0
 80021be:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80021c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 80021c2:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80021c4:	b162      	cbz	r2, 80021e0 <prvCopyDataFromQueue+0x24>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80021c6:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80021c8:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80021ca:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80021cc:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80021ce:	60d9      	str	r1, [r3, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80021d0:	bf24      	itt	cs
 80021d2:	6819      	ldrcs	r1, [r3, #0]
 80021d4:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80021d6:	68d9      	ldr	r1, [r3, #12]
}
 80021d8:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80021dc:	f001 be36 	b.w	8003e4c <memcpy>
}
 80021e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80021e4:	4770      	bx	lr

080021e6 <prvUnlockQueue>:
{
 80021e6:	b570      	push	{r4, r5, r6, lr}
 80021e8:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80021ea:	f7ff fd73 	bl	8001cd4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80021ee:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80021f2:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 80021f6:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80021f8:	2d00      	cmp	r5, #0
 80021fa:	dc14      	bgt.n	8002226 <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 80021fc:	23ff      	movs	r3, #255	; 0xff
 80021fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8002202:	f7ff fd89 	bl	8001d18 <vPortExitCritical>
	taskENTER_CRITICAL();
 8002206:	f7ff fd65 	bl	8001cd4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800220a:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800220e:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8002212:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002214:	2d00      	cmp	r5, #0
 8002216:	dc12      	bgt.n	800223e <prvUnlockQueue+0x58>
		pxQueue->cRxLock = queueUNLOCKED;
 8002218:	23ff      	movs	r3, #255	; 0xff
 800221a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 800221e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8002222:	f7ff bd79 	b.w	8001d18 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002226:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002228:	2b00      	cmp	r3, #0
 800222a:	d0e7      	beq.n	80021fc <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800222c:	4630      	mov	r0, r6
 800222e:	f000 fe5b 	bl	8002ee8 <xTaskRemoveFromEventList>
 8002232:	b108      	cbz	r0, 8002238 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8002234:	f000 fee0 	bl	8002ff8 <vTaskMissedYield>
 8002238:	3d01      	subs	r5, #1
 800223a:	b26d      	sxtb	r5, r5
 800223c:	e7dc      	b.n	80021f8 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800223e:	6923      	ldr	r3, [r4, #16]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d0e9      	beq.n	8002218 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002244:	4630      	mov	r0, r6
 8002246:	f000 fe4f 	bl	8002ee8 <xTaskRemoveFromEventList>
 800224a:	b108      	cbz	r0, 8002250 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 800224c:	f000 fed4 	bl	8002ff8 <vTaskMissedYield>
 8002250:	3d01      	subs	r5, #1
 8002252:	b26d      	sxtb	r5, r5
 8002254:	e7de      	b.n	8002214 <prvUnlockQueue+0x2e>
	...

08002258 <xQueueGenericReset>:
{
 8002258:	b538      	push	{r3, r4, r5, lr}
 800225a:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 800225c:	4604      	mov	r4, r0
 800225e:	b940      	cbnz	r0, 8002272 <xQueueGenericReset+0x1a>
 8002260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002264:	f383 8811 	msr	BASEPRI, r3
 8002268:	f3bf 8f6f 	isb	sy
 800226c:	f3bf 8f4f 	dsb	sy
 8002270:	e7fe      	b.n	8002270 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8002272:	f7ff fd2f 	bl	8001cd4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002276:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002278:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800227a:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800227c:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800227e:	4343      	muls	r3, r0
 8002280:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002282:	1a1b      	subs	r3, r3, r0
 8002284:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002286:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002288:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800228a:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 800228c:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800228e:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8002290:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002294:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8002298:	b995      	cbnz	r5, 80022c0 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800229a:	6923      	ldr	r3, [r4, #16]
 800229c:	b163      	cbz	r3, 80022b8 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800229e:	f104 0010 	add.w	r0, r4, #16
 80022a2:	f000 fe21 	bl	8002ee8 <xTaskRemoveFromEventList>
 80022a6:	b138      	cbz	r0, 80022b8 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 80022a8:	4b0a      	ldr	r3, [pc, #40]	; (80022d4 <xQueueGenericReset+0x7c>)
 80022aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	f3bf 8f4f 	dsb	sy
 80022b4:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 80022b8:	f7ff fd2e 	bl	8001d18 <vPortExitCritical>
}
 80022bc:	2001      	movs	r0, #1
 80022be:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80022c0:	f104 0010 	add.w	r0, r4, #16
 80022c4:	f7ff fc58 	bl	8001b78 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80022c8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80022cc:	f7ff fc54 	bl	8001b78 <vListInitialise>
 80022d0:	e7f2      	b.n	80022b8 <xQueueGenericReset+0x60>
 80022d2:	bf00      	nop
 80022d4:	e000ed04 	.word	0xe000ed04

080022d8 <xQueueGenericCreateStatic>:
	{
 80022d8:	b513      	push	{r0, r1, r4, lr}
 80022da:	461c      	mov	r4, r3
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80022dc:	b940      	cbnz	r0, 80022f0 <xQueueGenericCreateStatic+0x18>
 80022de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022e2:	f383 8811 	msr	BASEPRI, r3
 80022e6:	f3bf 8f6f 	isb	sy
 80022ea:	f3bf 8f4f 	dsb	sy
 80022ee:	e7fe      	b.n	80022ee <xQueueGenericCreateStatic+0x16>
		configASSERT( pxStaticQueue != NULL );
 80022f0:	b943      	cbnz	r3, 8002304 <xQueueGenericCreateStatic+0x2c>
 80022f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022f6:	f383 8811 	msr	BASEPRI, r3
 80022fa:	f3bf 8f6f 	isb	sy
 80022fe:	f3bf 8f4f 	dsb	sy
 8002302:	e7fe      	b.n	8002302 <xQueueGenericCreateStatic+0x2a>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002304:	b14a      	cbz	r2, 800231a <xQueueGenericCreateStatic+0x42>
 8002306:	b9d9      	cbnz	r1, 8002340 <xQueueGenericCreateStatic+0x68>
 8002308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800230c:	f383 8811 	msr	BASEPRI, r3
 8002310:	f3bf 8f6f 	isb	sy
 8002314:	f3bf 8f4f 	dsb	sy
 8002318:	e7fe      	b.n	8002318 <xQueueGenericCreateStatic+0x40>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800231a:	b189      	cbz	r1, 8002340 <xQueueGenericCreateStatic+0x68>
 800231c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002320:	f383 8811 	msr	BASEPRI, r3
 8002324:	f3bf 8f6f 	isb	sy
 8002328:	f3bf 8f4f 	dsb	sy
 800232c:	e7fe      	b.n	800232c <xQueueGenericCreateStatic+0x54>
 800232e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002332:	f383 8811 	msr	BASEPRI, r3
 8002336:	f3bf 8f6f 	isb	sy
 800233a:	f3bf 8f4f 	dsb	sy
 800233e:	e7fe      	b.n	800233e <xQueueGenericCreateStatic+0x66>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002340:	2348      	movs	r3, #72	; 0x48
 8002342:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002344:	9b01      	ldr	r3, [sp, #4]
 8002346:	2b48      	cmp	r3, #72	; 0x48
 8002348:	d1f1      	bne.n	800232e <xQueueGenericCreateStatic+0x56>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800234a:	2301      	movs	r3, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800234c:	2900      	cmp	r1, #0
 800234e:	bf08      	it	eq
 8002350:	4622      	moveq	r2, r4
	pxNewQueue->uxLength = uxQueueLength;
 8002352:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002354:	6421      	str	r1, [r4, #64]	; 0x40
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002356:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800235a:	6022      	str	r2, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800235c:	4619      	mov	r1, r3
 800235e:	4620      	mov	r0, r4
 8002360:	f7ff ff7a 	bl	8002258 <xQueueGenericReset>
	}
 8002364:	4620      	mov	r0, r4
 8002366:	b002      	add	sp, #8
 8002368:	bd10      	pop	{r4, pc}

0800236a <xQueueGenericCreate>:
	{
 800236a:	b570      	push	{r4, r5, r6, lr}
 800236c:	460d      	mov	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800236e:	4606      	mov	r6, r0
 8002370:	b940      	cbnz	r0, 8002384 <xQueueGenericCreate+0x1a>
 8002372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002376:	f383 8811 	msr	BASEPRI, r3
 800237a:	f3bf 8f6f 	isb	sy
 800237e:	f3bf 8f4f 	dsb	sy
 8002382:	e7fe      	b.n	8002382 <xQueueGenericCreate+0x18>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002384:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8002386:	3048      	adds	r0, #72	; 0x48
 8002388:	f7ff fe14 	bl	8001fb4 <pvPortMalloc>
		if( pxNewQueue != NULL )
 800238c:	4604      	mov	r4, r0
 800238e:	b150      	cbz	r0, 80023a6 <xQueueGenericCreate+0x3c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002390:	2300      	movs	r3, #0
 8002392:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8002396:	b945      	cbnz	r5, 80023aa <xQueueGenericCreate+0x40>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002398:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 800239a:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800239c:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800239e:	2101      	movs	r1, #1
 80023a0:	4620      	mov	r0, r4
 80023a2:	f7ff ff59 	bl	8002258 <xQueueGenericReset>
	}
 80023a6:	4620      	mov	r0, r4
 80023a8:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80023aa:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80023ae:	6003      	str	r3, [r0, #0]
 80023b0:	e7f3      	b.n	800239a <xQueueGenericCreate+0x30>
	...

080023b4 <xQueueGenericSend>:
{
 80023b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80023b8:	4689      	mov	r9, r1
 80023ba:	9201      	str	r2, [sp, #4]
 80023bc:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 80023be:	4604      	mov	r4, r0
 80023c0:	b940      	cbnz	r0, 80023d4 <xQueueGenericSend+0x20>
 80023c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023c6:	f383 8811 	msr	BASEPRI, r3
 80023ca:	f3bf 8f6f 	isb	sy
 80023ce:	f3bf 8f4f 	dsb	sy
 80023d2:	e7fe      	b.n	80023d2 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80023d4:	2900      	cmp	r1, #0
 80023d6:	f040 8088 	bne.w	80024ea <xQueueGenericSend+0x136>
 80023da:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80023dc:	2b00      	cmp	r3, #0
 80023de:	f000 8084 	beq.w	80024ea <xQueueGenericSend+0x136>
 80023e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023e6:	f383 8811 	msr	BASEPRI, r3
 80023ea:	f3bf 8f6f 	isb	sy
 80023ee:	f3bf 8f4f 	dsb	sy
 80023f2:	e7fe      	b.n	80023f2 <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80023f4:	9e01      	ldr	r6, [sp, #4]
 80023f6:	2e00      	cmp	r6, #0
 80023f8:	f000 8082 	beq.w	8002500 <xQueueGenericSend+0x14c>
 80023fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002400:	f383 8811 	msr	BASEPRI, r3
 8002404:	f3bf 8f6f 	isb	sy
 8002408:	f3bf 8f4f 	dsb	sy
 800240c:	e7fe      	b.n	800240c <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 800240e:	9d01      	ldr	r5, [sp, #4]
 8002410:	b91d      	cbnz	r5, 800241a <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 8002412:	f7ff fc81 	bl	8001d18 <vPortExitCritical>
			return errQUEUE_FULL;
 8002416:	2000      	movs	r0, #0
 8002418:	e058      	b.n	80024cc <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 800241a:	b916      	cbnz	r6, 8002422 <xQueueGenericSend+0x6e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800241c:	a802      	add	r0, sp, #8
 800241e:	f000 fda3 	bl	8002f68 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8002422:	f7ff fc79 	bl	8001d18 <vPortExitCritical>
		vTaskSuspendAll();
 8002426:	f000 fbb5 	bl	8002b94 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800242a:	f7ff fc53 	bl	8001cd4 <vPortEnterCritical>
 800242e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8002432:	2bff      	cmp	r3, #255	; 0xff
 8002434:	bf08      	it	eq
 8002436:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 800243a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800243e:	2bff      	cmp	r3, #255	; 0xff
 8002440:	bf08      	it	eq
 8002442:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8002446:	f7ff fc67 	bl	8001d18 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800244a:	a901      	add	r1, sp, #4
 800244c:	a802      	add	r0, sp, #8
 800244e:	f000 fd97 	bl	8002f80 <xTaskCheckForTimeOut>
 8002452:	2800      	cmp	r0, #0
 8002454:	d143      	bne.n	80024de <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002456:	f7ff fc3d 	bl	8001cd4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800245a:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800245c:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800245e:	f7ff fc5b 	bl	8001d18 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002462:	42ae      	cmp	r6, r5
 8002464:	d135      	bne.n	80024d2 <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002466:	9901      	ldr	r1, [sp, #4]
 8002468:	f104 0010 	add.w	r0, r4, #16
 800246c:	f000 fd04 	bl	8002e78 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002470:	4620      	mov	r0, r4
 8002472:	f7ff feb8 	bl	80021e6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002476:	f000 fc2b 	bl	8002cd0 <xTaskResumeAll>
 800247a:	b938      	cbnz	r0, 800248c <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 800247c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002480:	f8ca 3000 	str.w	r3, [sl]
 8002484:	f3bf 8f4f 	dsb	sy
 8002488:	f3bf 8f6f 	isb	sy
 800248c:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 800248e:	f7ff fc21 	bl	8001cd4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002492:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002494:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002496:	429a      	cmp	r2, r3
 8002498:	d301      	bcc.n	800249e <xQueueGenericSend+0xea>
 800249a:	2f02      	cmp	r7, #2
 800249c:	d1b7      	bne.n	800240e <xQueueGenericSend+0x5a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800249e:	463a      	mov	r2, r7
 80024a0:	4649      	mov	r1, r9
 80024a2:	4620      	mov	r0, r4
 80024a4:	f7ff fe57 	bl	8002156 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80024a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80024aa:	b11b      	cbz	r3, 80024b4 <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80024ac:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80024b0:	f000 fd1a 	bl	8002ee8 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 80024b4:	b138      	cbz	r0, 80024c6 <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 80024b6:	4b19      	ldr	r3, [pc, #100]	; (800251c <xQueueGenericSend+0x168>)
 80024b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024bc:	601a      	str	r2, [r3, #0]
 80024be:	f3bf 8f4f 	dsb	sy
 80024c2:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80024c6:	f7ff fc27 	bl	8001d18 <vPortExitCritical>
				return pdPASS;
 80024ca:	2001      	movs	r0, #1
}
 80024cc:	b004      	add	sp, #16
 80024ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 80024d2:	4620      	mov	r0, r4
 80024d4:	f7ff fe87 	bl	80021e6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80024d8:	f000 fbfa 	bl	8002cd0 <xTaskResumeAll>
 80024dc:	e7d6      	b.n	800248c <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 80024de:	4620      	mov	r0, r4
 80024e0:	f7ff fe81 	bl	80021e6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80024e4:	f000 fbf4 	bl	8002cd0 <xTaskResumeAll>
 80024e8:	e795      	b.n	8002416 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80024ea:	2f02      	cmp	r7, #2
 80024ec:	d102      	bne.n	80024f4 <xQueueGenericSend+0x140>
 80024ee:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d10a      	bne.n	800250a <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80024f4:	f000 fd86 	bl	8003004 <xTaskGetSchedulerState>
 80024f8:	2800      	cmp	r0, #0
 80024fa:	f43f af7b 	beq.w	80023f4 <xQueueGenericSend+0x40>
 80024fe:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8002500:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 8002504:	f8df a014 	ldr.w	sl, [pc, #20]	; 800251c <xQueueGenericSend+0x168>
 8002508:	e7c1      	b.n	800248e <xQueueGenericSend+0xda>
 800250a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800250e:	f383 8811 	msr	BASEPRI, r3
 8002512:	f3bf 8f6f 	isb	sy
 8002516:	f3bf 8f4f 	dsb	sy
 800251a:	e7fe      	b.n	800251a <xQueueGenericSend+0x166>
 800251c:	e000ed04 	.word	0xe000ed04

08002520 <xQueueGenericSendFromISR>:
{
 8002520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002524:	4688      	mov	r8, r1
 8002526:	4691      	mov	r9, r2
 8002528:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 800252a:	4604      	mov	r4, r0
 800252c:	b940      	cbnz	r0, 8002540 <xQueueGenericSendFromISR+0x20>
 800252e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002532:	f383 8811 	msr	BASEPRI, r3
 8002536:	f3bf 8f6f 	isb	sy
 800253a:	f3bf 8f4f 	dsb	sy
 800253e:	e7fe      	b.n	800253e <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002540:	bb09      	cbnz	r1, 8002586 <xQueueGenericSendFromISR+0x66>
 8002542:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002544:	b1fb      	cbz	r3, 8002586 <xQueueGenericSendFromISR+0x66>
 8002546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800254a:	f383 8811 	msr	BASEPRI, r3
 800254e:	f3bf 8f6f 	isb	sy
 8002552:	f3bf 8f4f 	dsb	sy
 8002556:	e7fe      	b.n	8002556 <xQueueGenericSendFromISR+0x36>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002558:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800255c:	f000 fcc4 	bl	8002ee8 <xTaskRemoveFromEventList>
 8002560:	2800      	cmp	r0, #0
 8002562:	d034      	beq.n	80025ce <xQueueGenericSendFromISR+0xae>
							if( pxHigherPriorityTaskWoken != NULL )
 8002564:	f1b9 0f00 	cmp.w	r9, #0
 8002568:	d031      	beq.n	80025ce <xQueueGenericSendFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800256a:	2001      	movs	r0, #1
 800256c:	f8c9 0000 	str.w	r0, [r9]
	__asm volatile
 8002570:	f386 8811 	msr	BASEPRI, r6
}
 8002574:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002578:	3501      	adds	r5, #1
 800257a:	b26d      	sxtb	r5, r5
 800257c:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8002580:	e025      	b.n	80025ce <xQueueGenericSendFromISR+0xae>
			xReturn = errQUEUE_FULL;
 8002582:	2000      	movs	r0, #0
 8002584:	e7f4      	b.n	8002570 <xQueueGenericSendFromISR+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002586:	2f02      	cmp	r7, #2
 8002588:	d102      	bne.n	8002590 <xQueueGenericSendFromISR+0x70>
 800258a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800258c:	2b01      	cmp	r3, #1
 800258e:	d120      	bne.n	80025d2 <xQueueGenericSendFromISR+0xb2>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002590:	f7ff fcbe 	bl	8001f10 <vPortValidateInterruptPriority>
	__asm volatile
 8002594:	f3ef 8611 	mrs	r6, BASEPRI
 8002598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800259c:	f383 8811 	msr	BASEPRI, r3
 80025a0:	f3bf 8f6f 	isb	sy
 80025a4:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80025a8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80025aa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d301      	bcc.n	80025b4 <xQueueGenericSendFromISR+0x94>
 80025b0:	2f02      	cmp	r7, #2
 80025b2:	d1e6      	bne.n	8002582 <xQueueGenericSendFromISR+0x62>
			const int8_t cTxLock = pxQueue->cTxLock;
 80025b4:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80025b8:	463a      	mov	r2, r7
			const int8_t cTxLock = pxQueue->cTxLock;
 80025ba:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80025bc:	4641      	mov	r1, r8
 80025be:	4620      	mov	r0, r4
 80025c0:	f7ff fdc9 	bl	8002156 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80025c4:	1c6b      	adds	r3, r5, #1
 80025c6:	d1d7      	bne.n	8002578 <xQueueGenericSendFromISR+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80025c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d1c4      	bne.n	8002558 <xQueueGenericSendFromISR+0x38>
			xReturn = pdPASS;
 80025ce:	2001      	movs	r0, #1
 80025d0:	e7ce      	b.n	8002570 <xQueueGenericSendFromISR+0x50>
	__asm volatile
 80025d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025d6:	f383 8811 	msr	BASEPRI, r3
 80025da:	f3bf 8f6f 	isb	sy
 80025de:	f3bf 8f4f 	dsb	sy
 80025e2:	e7fe      	b.n	80025e2 <xQueueGenericSendFromISR+0xc2>

080025e4 <xQueueReceive>:
{
 80025e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80025e8:	b085      	sub	sp, #20
 80025ea:	4688      	mov	r8, r1
 80025ec:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 80025ee:	4604      	mov	r4, r0
 80025f0:	b940      	cbnz	r0, 8002604 <xQueueReceive+0x20>
 80025f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025f6:	f383 8811 	msr	BASEPRI, r3
 80025fa:	f3bf 8f6f 	isb	sy
 80025fe:	f3bf 8f4f 	dsb	sy
 8002602:	e7fe      	b.n	8002602 <xQueueReceive+0x1e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002604:	2900      	cmp	r1, #0
 8002606:	f040 8086 	bne.w	8002716 <xQueueReceive+0x132>
 800260a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800260c:	2b00      	cmp	r3, #0
 800260e:	f000 8082 	beq.w	8002716 <xQueueReceive+0x132>
 8002612:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002616:	f383 8811 	msr	BASEPRI, r3
 800261a:	f3bf 8f6f 	isb	sy
 800261e:	f3bf 8f4f 	dsb	sy
 8002622:	e7fe      	b.n	8002622 <xQueueReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002624:	9e01      	ldr	r6, [sp, #4]
 8002626:	2e00      	cmp	r6, #0
 8002628:	d07a      	beq.n	8002720 <xQueueReceive+0x13c>
 800262a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800262e:	f383 8811 	msr	BASEPRI, r3
 8002632:	f3bf 8f6f 	isb	sy
 8002636:	f3bf 8f4f 	dsb	sy
 800263a:	e7fe      	b.n	800263a <xQueueReceive+0x56>
				if( xTicksToWait == ( TickType_t ) 0 )
 800263c:	9d01      	ldr	r5, [sp, #4]
 800263e:	b91d      	cbnz	r5, 8002648 <xQueueReceive+0x64>
					taskEXIT_CRITICAL();
 8002640:	f7ff fb6a 	bl	8001d18 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8002644:	2000      	movs	r0, #0
 8002646:	e052      	b.n	80026ee <xQueueReceive+0x10a>
				else if( xEntryTimeSet == pdFALSE )
 8002648:	b916      	cbnz	r6, 8002650 <xQueueReceive+0x6c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800264a:	a802      	add	r0, sp, #8
 800264c:	f000 fc8c 	bl	8002f68 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8002650:	f7ff fb62 	bl	8001d18 <vPortExitCritical>
		vTaskSuspendAll();
 8002654:	f000 fa9e 	bl	8002b94 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002658:	f7ff fb3c 	bl	8001cd4 <vPortEnterCritical>
 800265c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8002660:	2bff      	cmp	r3, #255	; 0xff
 8002662:	bf08      	it	eq
 8002664:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8002668:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800266c:	2bff      	cmp	r3, #255	; 0xff
 800266e:	bf08      	it	eq
 8002670:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8002674:	f7ff fb50 	bl	8001d18 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002678:	a901      	add	r1, sp, #4
 800267a:	a802      	add	r0, sp, #8
 800267c:	f000 fc80 	bl	8002f80 <xTaskCheckForTimeOut>
 8002680:	2800      	cmp	r0, #0
 8002682:	d13d      	bne.n	8002700 <xQueueReceive+0x11c>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002684:	4620      	mov	r0, r4
 8002686:	f7ff fd5b 	bl	8002140 <prvIsQueueEmpty>
 800268a:	b398      	cbz	r0, 80026f4 <xQueueReceive+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800268c:	9901      	ldr	r1, [sp, #4]
 800268e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002692:	f000 fbf1 	bl	8002e78 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002696:	4620      	mov	r0, r4
 8002698:	f7ff fda5 	bl	80021e6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800269c:	f000 fb18 	bl	8002cd0 <xTaskResumeAll>
 80026a0:	b938      	cbnz	r0, 80026b2 <xQueueReceive+0xce>
					portYIELD_WITHIN_API();
 80026a2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80026a6:	f8c9 3000 	str.w	r3, [r9]
 80026aa:	f3bf 8f4f 	dsb	sy
 80026ae:	f3bf 8f6f 	isb	sy
 80026b2:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 80026b4:	f7ff fb0e 	bl	8001cd4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80026b8:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80026ba:	2d00      	cmp	r5, #0
 80026bc:	d0be      	beq.n	800263c <xQueueReceive+0x58>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80026be:	4641      	mov	r1, r8
 80026c0:	4620      	mov	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80026c2:	3d01      	subs	r5, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80026c4:	f7ff fd7a 	bl	80021bc <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80026c8:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80026ca:	6923      	ldr	r3, [r4, #16]
 80026cc:	b163      	cbz	r3, 80026e8 <xQueueReceive+0x104>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80026ce:	f104 0010 	add.w	r0, r4, #16
 80026d2:	f000 fc09 	bl	8002ee8 <xTaskRemoveFromEventList>
 80026d6:	b138      	cbz	r0, 80026e8 <xQueueReceive+0x104>
						queueYIELD_IF_USING_PREEMPTION();
 80026d8:	4b13      	ldr	r3, [pc, #76]	; (8002728 <xQueueReceive+0x144>)
 80026da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	f3bf 8f4f 	dsb	sy
 80026e4:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80026e8:	f7ff fb16 	bl	8001d18 <vPortExitCritical>
				return pdPASS;
 80026ec:	2001      	movs	r0, #1
}
 80026ee:	b005      	add	sp, #20
 80026f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				prvUnlockQueue( pxQueue );
 80026f4:	4620      	mov	r0, r4
 80026f6:	f7ff fd76 	bl	80021e6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80026fa:	f000 fae9 	bl	8002cd0 <xTaskResumeAll>
 80026fe:	e7d8      	b.n	80026b2 <xQueueReceive+0xce>
			prvUnlockQueue( pxQueue );
 8002700:	4620      	mov	r0, r4
 8002702:	f7ff fd70 	bl	80021e6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002706:	f000 fae3 	bl	8002cd0 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800270a:	4620      	mov	r0, r4
 800270c:	f7ff fd18 	bl	8002140 <prvIsQueueEmpty>
 8002710:	2800      	cmp	r0, #0
 8002712:	d0ce      	beq.n	80026b2 <xQueueReceive+0xce>
 8002714:	e796      	b.n	8002644 <xQueueReceive+0x60>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002716:	f000 fc75 	bl	8003004 <xTaskGetSchedulerState>
 800271a:	2800      	cmp	r0, #0
 800271c:	d082      	beq.n	8002624 <xQueueReceive+0x40>
 800271e:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8002720:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 8002722:	f8df 9004 	ldr.w	r9, [pc, #4]	; 8002728 <xQueueReceive+0x144>
 8002726:	e7c5      	b.n	80026b4 <xQueueReceive+0xd0>
 8002728:	e000ed04 	.word	0xe000ed04

0800272c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800272c:	b530      	push	{r4, r5, lr}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800272e:	4a07      	ldr	r2, [pc, #28]	; (800274c <vQueueAddToRegistry+0x20>)
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002730:	2300      	movs	r3, #0
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002732:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 8002736:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 800273a:	b91d      	cbnz	r5, 8002744 <vQueueAddToRegistry+0x18>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800273c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002740:	6060      	str	r0, [r4, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002742:	bd30      	pop	{r4, r5, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002744:	3301      	adds	r3, #1
 8002746:	2b08      	cmp	r3, #8
 8002748:	d1f3      	bne.n	8002732 <vQueueAddToRegistry+0x6>
 800274a:	bd30      	pop	{r4, r5, pc}
 800274c:	20005b68 	.word	0x20005b68

08002750 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002750:	b570      	push	{r4, r5, r6, lr}
 8002752:	4604      	mov	r4, r0
 8002754:	460d      	mov	r5, r1
 8002756:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002758:	f7ff fabc 	bl	8001cd4 <vPortEnterCritical>
 800275c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8002760:	2bff      	cmp	r3, #255	; 0xff
 8002762:	bf04      	itt	eq
 8002764:	2300      	moveq	r3, #0
 8002766:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 800276a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800276e:	2bff      	cmp	r3, #255	; 0xff
 8002770:	bf04      	itt	eq
 8002772:	2300      	moveq	r3, #0
 8002774:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8002778:	f7ff face 	bl	8001d18 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800277c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800277e:	b92b      	cbnz	r3, 800278c <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002780:	4632      	mov	r2, r6
 8002782:	4629      	mov	r1, r5
 8002784:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002788:	f000 fb90 	bl	8002eac <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800278c:	4620      	mov	r0, r4
	}
 800278e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8002792:	f7ff bd28 	b.w	80021e6 <prvUnlockQueue>
	...

08002798 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800279c:	4606      	mov	r6, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800279e:	f7ff fa99 	bl	8001cd4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80027a2:	4b2d      	ldr	r3, [pc, #180]	; (8002858 <prvAddNewTaskToReadyList+0xc0>)
		if( pxCurrentTCB == NULL )
 80027a4:	4c2d      	ldr	r4, [pc, #180]	; (800285c <prvAddNewTaskToReadyList+0xc4>)
		uxCurrentNumberOfTasks++;
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	4f2d      	ldr	r7, [pc, #180]	; (8002860 <prvAddNewTaskToReadyList+0xc8>)
 80027aa:	3201      	adds	r2, #1
 80027ac:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80027ae:	6825      	ldr	r5, [r4, #0]
 80027b0:	2d00      	cmp	r5, #0
 80027b2:	d146      	bne.n	8002842 <prvAddNewTaskToReadyList+0xaa>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80027b4:	6026      	str	r6, [r4, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d11d      	bne.n	80027f8 <prvAddNewTaskToReadyList+0x60>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80027bc:	1978      	adds	r0, r7, r5
 80027be:	3514      	adds	r5, #20
 80027c0:	f7ff f9da 	bl	8001b78 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80027c4:	f5b5 6f8c 	cmp.w	r5, #1120	; 0x460
 80027c8:	d1f8      	bne.n	80027bc <prvAddNewTaskToReadyList+0x24>
	}

	vListInitialise( &xDelayedTaskList1 );
 80027ca:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 800288c <prvAddNewTaskToReadyList+0xf4>
	vListInitialise( &xDelayedTaskList2 );
 80027ce:	4d25      	ldr	r5, [pc, #148]	; (8002864 <prvAddNewTaskToReadyList+0xcc>)
	vListInitialise( &xDelayedTaskList1 );
 80027d0:	4640      	mov	r0, r8
 80027d2:	f7ff f9d1 	bl	8001b78 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80027d6:	4628      	mov	r0, r5
 80027d8:	f7ff f9ce 	bl	8001b78 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80027dc:	4822      	ldr	r0, [pc, #136]	; (8002868 <prvAddNewTaskToReadyList+0xd0>)
 80027de:	f7ff f9cb 	bl	8001b78 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80027e2:	4822      	ldr	r0, [pc, #136]	; (800286c <prvAddNewTaskToReadyList+0xd4>)
 80027e4:	f7ff f9c8 	bl	8001b78 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80027e8:	4821      	ldr	r0, [pc, #132]	; (8002870 <prvAddNewTaskToReadyList+0xd8>)
 80027ea:	f7ff f9c5 	bl	8001b78 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80027ee:	4b21      	ldr	r3, [pc, #132]	; (8002874 <prvAddNewTaskToReadyList+0xdc>)
 80027f0:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80027f4:	4b20      	ldr	r3, [pc, #128]	; (8002878 <prvAddNewTaskToReadyList+0xe0>)
 80027f6:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 80027f8:	4a20      	ldr	r2, [pc, #128]	; (800287c <prvAddNewTaskToReadyList+0xe4>)
 80027fa:	6813      	ldr	r3, [r2, #0]
 80027fc:	3301      	adds	r3, #1
 80027fe:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8002800:	4a1f      	ldr	r2, [pc, #124]	; (8002880 <prvAddNewTaskToReadyList+0xe8>)
 8002802:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8002804:	6811      	ldr	r1, [r2, #0]
 8002806:	2014      	movs	r0, #20
 8002808:	428b      	cmp	r3, r1
 800280a:	fb00 7003 	mla	r0, r0, r3, r7
 800280e:	f106 0104 	add.w	r1, r6, #4
 8002812:	bf88      	it	hi
 8002814:	6013      	strhi	r3, [r2, #0]
 8002816:	f7ff f9bd 	bl	8001b94 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800281a:	f7ff fa7d 	bl	8001d18 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800281e:	4b19      	ldr	r3, [pc, #100]	; (8002884 <prvAddNewTaskToReadyList+0xec>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	b163      	cbz	r3, 800283e <prvAddNewTaskToReadyList+0xa6>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002824:	6823      	ldr	r3, [r4, #0]
 8002826:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002828:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 800282a:	429a      	cmp	r2, r3
 800282c:	d207      	bcs.n	800283e <prvAddNewTaskToReadyList+0xa6>
			taskYIELD_IF_USING_PREEMPTION();
 800282e:	4b16      	ldr	r3, [pc, #88]	; (8002888 <prvAddNewTaskToReadyList+0xf0>)
 8002830:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002834:	601a      	str	r2, [r3, #0]
 8002836:	f3bf 8f4f 	dsb	sy
 800283a:	f3bf 8f6f 	isb	sy
 800283e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 8002842:	4b10      	ldr	r3, [pc, #64]	; (8002884 <prvAddNewTaskToReadyList+0xec>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1d6      	bne.n	80027f8 <prvAddNewTaskToReadyList+0x60>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800284a:	6823      	ldr	r3, [r4, #0]
 800284c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800284e:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8002850:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8002852:	bf98      	it	ls
 8002854:	6026      	strls	r6, [r4, #0]
 8002856:	e7cf      	b.n	80027f8 <prvAddNewTaskToReadyList+0x60>
 8002858:	200059c8 	.word	0x200059c8
 800285c:	2000555c 	.word	0x2000555c
 8002860:	20005568 	.word	0x20005568
 8002864:	200059f4 	.word	0x200059f4
 8002868:	20005a10 	.word	0x20005a10
 800286c:	20005a3c 	.word	0x20005a3c
 8002870:	20005a28 	.word	0x20005a28
 8002874:	20005560 	.word	0x20005560
 8002878:	20005564 	.word	0x20005564
 800287c:	200059d8 	.word	0x200059d8
 8002880:	200059dc 	.word	0x200059dc
 8002884:	20005a24 	.word	0x20005a24
 8002888:	e000ed04 	.word	0xe000ed04
 800288c:	200059e0 	.word	0x200059e0

08002890 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002890:	4a06      	ldr	r2, [pc, #24]	; (80028ac <prvResetNextTaskUnblockTime+0x1c>)
 8002892:	6813      	ldr	r3, [r2, #0]
 8002894:	6819      	ldr	r1, [r3, #0]
 8002896:	4b06      	ldr	r3, [pc, #24]	; (80028b0 <prvResetNextTaskUnblockTime+0x20>)
 8002898:	b919      	cbnz	r1, 80028a2 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800289a:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800289e:	601a      	str	r2, [r3, #0]
 80028a0:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80028a2:	6812      	ldr	r2, [r2, #0]
 80028a4:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80028a6:	68d2      	ldr	r2, [r2, #12]
 80028a8:	6852      	ldr	r2, [r2, #4]
 80028aa:	e7f8      	b.n	800289e <prvResetNextTaskUnblockTime+0xe>
 80028ac:	20005560 	.word	0x20005560
 80028b0:	20005a08 	.word	0x20005a08

080028b4 <prvInitialiseNewTask.isra.2>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80028b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028b8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80028ba:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80028be:	6b26      	ldr	r6, [r4, #48]	; 0x30
 80028c0:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80028c4:	3a01      	subs	r2, #1
 80028c6:	eb06 0682 	add.w	r6, r6, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80028ca:	469a      	mov	sl, r3
 80028cc:	4681      	mov	r9, r0
 80028ce:	1e4b      	subs	r3, r1, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80028d0:	f026 0607 	bic.w	r6, r6, #7
 80028d4:	f104 0234 	add.w	r2, r4, #52	; 0x34
 80028d8:	310f      	adds	r1, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80028da:	7858      	ldrb	r0, [r3, #1]
 80028dc:	f802 0b01 	strb.w	r0, [r2], #1
		if( pcName[ x ] == 0x00 )
 80028e0:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 80028e4:	b108      	cbz	r0, 80028ea <prvInitialiseNewTask.isra.2+0x36>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80028e6:	428b      	cmp	r3, r1
 80028e8:	d1f7      	bne.n	80028da <prvInitialiseNewTask.isra.2+0x26>
 80028ea:	9d08      	ldr	r5, [sp, #32]
 80028ec:	2d37      	cmp	r5, #55	; 0x37
 80028ee:	bf28      	it	cs
 80028f0:	2537      	movcs	r5, #55	; 0x37
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80028f2:	2700      	movs	r7, #0
	pxNewTCB->uxPriority = uxPriority;
 80028f4:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80028f6:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80028f8:	1d20      	adds	r0, r4, #4
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80028fa:	f884 7043 	strb.w	r7, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 80028fe:	64a7      	str	r7, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002900:	f7ff f945 	bl	8001b8e <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002904:	f1c5 0538 	rsb	r5, r5, #56	; 0x38
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002908:	f104 0018 	add.w	r0, r4, #24
 800290c:	f7ff f93f 	bl	8001b8e <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8002910:	64e7      	str	r7, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002912:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002914:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002916:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002918:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800291c:	4652      	mov	r2, sl
 800291e:	4649      	mov	r1, r9
 8002920:	4630      	mov	r0, r6
 8002922:	f7ff f9a9 	bl	8001c78 <pxPortInitialiseStack>
 8002926:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8002928:	f1b8 0f00 	cmp.w	r8, #0
 800292c:	d001      	beq.n	8002932 <prvInitialiseNewTask.isra.2+0x7e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800292e:	f8c8 4000 	str.w	r4, [r8]
 8002932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08002936 <prvDeleteTCB>:
	{
 8002936:	b510      	push	{r4, lr}
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002938:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
	{
 800293c:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800293e:	b93b      	cbnz	r3, 8002950 <prvDeleteTCB+0x1a>
				vPortFree( pxTCB->pxStack );
 8002940:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8002942:	f7ff fbc5 	bl	80020d0 <vPortFree>
				vPortFree( pxTCB );
 8002946:	4620      	mov	r0, r4
	}
 8002948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 800294c:	f7ff bbc0 	b.w	80020d0 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002950:	2b01      	cmp	r3, #1
 8002952:	d0f9      	beq.n	8002948 <prvDeleteTCB+0x12>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002954:	2b02      	cmp	r3, #2
 8002956:	d008      	beq.n	800296a <prvDeleteTCB+0x34>
 8002958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800295c:	f383 8811 	msr	BASEPRI, r3
 8002960:	f3bf 8f6f 	isb	sy
 8002964:	f3bf 8f4f 	dsb	sy
 8002968:	e7fe      	b.n	8002968 <prvDeleteTCB+0x32>
 800296a:	bd10      	pop	{r4, pc}

0800296c <prvIdleTask>:
{
 800296c:	b580      	push	{r7, lr}
				taskYIELD();
 800296e:	f8df 805c 	ldr.w	r8, [pc, #92]	; 80029cc <prvIdleTask+0x60>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002972:	4f12      	ldr	r7, [pc, #72]	; (80029bc <prvIdleTask+0x50>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002974:	4c12      	ldr	r4, [pc, #72]	; (80029c0 <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 8002976:	4d13      	ldr	r5, [pc, #76]	; (80029c4 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002978:	6823      	ldr	r3, [r4, #0]
 800297a:	b963      	cbnz	r3, 8002996 <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800297c:	4b12      	ldr	r3, [pc, #72]	; (80029c8 <prvIdleTask+0x5c>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d9f8      	bls.n	8002976 <prvIdleTask+0xa>
				taskYIELD();
 8002984:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002988:	f8c8 3000 	str.w	r3, [r8]
 800298c:	f3bf 8f4f 	dsb	sy
 8002990:	f3bf 8f6f 	isb	sy
 8002994:	e7ee      	b.n	8002974 <prvIdleTask+0x8>
			taskENTER_CRITICAL();
 8002996:	f7ff f99d 	bl	8001cd4 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800299e:	1d30      	adds	r0, r6, #4
 80029a0:	f7ff f91b 	bl	8001bda <uxListRemove>
				--uxCurrentNumberOfTasks;
 80029a4:	682b      	ldr	r3, [r5, #0]
 80029a6:	3b01      	subs	r3, #1
 80029a8:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 80029aa:	6823      	ldr	r3, [r4, #0]
 80029ac:	3b01      	subs	r3, #1
 80029ae:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 80029b0:	f7ff f9b2 	bl	8001d18 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 80029b4:	4630      	mov	r0, r6
 80029b6:	f7ff ffbe 	bl	8002936 <prvDeleteTCB>
 80029ba:	e7dd      	b.n	8002978 <prvIdleTask+0xc>
 80029bc:	20005a3c 	.word	0x20005a3c
 80029c0:	200059cc 	.word	0x200059cc
 80029c4:	200059c8 	.word	0x200059c8
 80029c8:	20005568 	.word	0x20005568
 80029cc:	e000ed04 	.word	0xe000ed04

080029d0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80029d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80029d2:	4b16      	ldr	r3, [pc, #88]	; (8002a2c <prvAddCurrentTaskToDelayedList+0x5c>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80029d4:	4d16      	ldr	r5, [pc, #88]	; (8002a30 <prvAddCurrentTaskToDelayedList+0x60>)
const TickType_t xConstTickCount = xTickCount;
 80029d6:	681e      	ldr	r6, [r3, #0]
{
 80029d8:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80029da:	6828      	ldr	r0, [r5, #0]
 80029dc:	3004      	adds	r0, #4
{
 80029de:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80029e0:	f7ff f8fb 	bl	8001bda <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80029e4:	1c63      	adds	r3, r4, #1
 80029e6:	462b      	mov	r3, r5
 80029e8:	d107      	bne.n	80029fa <prvAddCurrentTaskToDelayedList+0x2a>
 80029ea:	b137      	cbz	r7, 80029fa <prvAddCurrentTaskToDelayedList+0x2a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80029ec:	6829      	ldr	r1, [r5, #0]
 80029ee:	4811      	ldr	r0, [pc, #68]	; (8002a34 <prvAddCurrentTaskToDelayedList+0x64>)
 80029f0:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80029f2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80029f6:	f7ff b8cd 	b.w	8001b94 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80029fa:	4434      	add	r4, r6
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80029fc:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 80029fe:	42a6      	cmp	r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002a00:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8002a02:	d907      	bls.n	8002a14 <prvAddCurrentTaskToDelayedList+0x44>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002a04:	4a0c      	ldr	r2, [pc, #48]	; (8002a38 <prvAddCurrentTaskToDelayedList+0x68>)
 8002a06:	6810      	ldr	r0, [r2, #0]
 8002a08:	6819      	ldr	r1, [r3, #0]
}
 8002a0a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002a0e:	3104      	adds	r1, #4
 8002a10:	f7ff b8cc 	b.w	8001bac <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002a14:	4a09      	ldr	r2, [pc, #36]	; (8002a3c <prvAddCurrentTaskToDelayedList+0x6c>)
 8002a16:	6810      	ldr	r0, [r2, #0]
 8002a18:	6819      	ldr	r1, [r3, #0]
 8002a1a:	3104      	adds	r1, #4
 8002a1c:	f7ff f8c6 	bl	8001bac <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002a20:	4b07      	ldr	r3, [pc, #28]	; (8002a40 <prvAddCurrentTaskToDelayedList+0x70>)
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8002a26:	bf38      	it	cc
 8002a28:	601c      	strcc	r4, [r3, #0]
 8002a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a2c:	20005a50 	.word	0x20005a50
 8002a30:	2000555c 	.word	0x2000555c
 8002a34:	20005a28 	.word	0x20005a28
 8002a38:	20005564 	.word	0x20005564
 8002a3c:	20005560 	.word	0x20005560
 8002a40:	20005a08 	.word	0x20005a08

08002a44 <xTaskCreateStatic>:
	{
 8002a44:	b570      	push	{r4, r5, r6, lr}
 8002a46:	b086      	sub	sp, #24
 8002a48:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8002a4a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 8002a4c:	b945      	cbnz	r5, 8002a60 <xTaskCreateStatic+0x1c>
 8002a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a52:	f383 8811 	msr	BASEPRI, r3
 8002a56:	f3bf 8f6f 	isb	sy
 8002a5a:	f3bf 8f4f 	dsb	sy
 8002a5e:	e7fe      	b.n	8002a5e <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 8002a60:	b944      	cbnz	r4, 8002a74 <xTaskCreateStatic+0x30>
 8002a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a66:	f383 8811 	msr	BASEPRI, r3
 8002a6a:	f3bf 8f6f 	isb	sy
 8002a6e:	f3bf 8f4f 	dsb	sy
 8002a72:	e7fe      	b.n	8002a72 <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8002a74:	2654      	movs	r6, #84	; 0x54
 8002a76:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002a78:	9e04      	ldr	r6, [sp, #16]
 8002a7a:	2e54      	cmp	r6, #84	; 0x54
 8002a7c:	d008      	beq.n	8002a90 <xTaskCreateStatic+0x4c>
 8002a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a82:	f383 8811 	msr	BASEPRI, r3
 8002a86:	f3bf 8f6f 	isb	sy
 8002a8a:	f3bf 8f4f 	dsb	sy
 8002a8e:	e7fe      	b.n	8002a8e <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002a90:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002a92:	2502      	movs	r5, #2
 8002a94:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002a98:	ad05      	add	r5, sp, #20
 8002a9a:	9501      	str	r5, [sp, #4]
 8002a9c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8002a9e:	9402      	str	r4, [sp, #8]
 8002aa0:	9500      	str	r5, [sp, #0]
 8002aa2:	f7ff ff07 	bl	80028b4 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002aa6:	4620      	mov	r0, r4
 8002aa8:	f7ff fe76 	bl	8002798 <prvAddNewTaskToReadyList>
	}
 8002aac:	9805      	ldr	r0, [sp, #20]
 8002aae:	b006      	add	sp, #24
 8002ab0:	bd70      	pop	{r4, r5, r6, pc}

08002ab2 <xTaskCreate>:
	{
 8002ab2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002ab6:	4607      	mov	r7, r0
 8002ab8:	b085      	sub	sp, #20
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002aba:	0090      	lsls	r0, r2, #2
	{
 8002abc:	4688      	mov	r8, r1
 8002abe:	4616      	mov	r6, r2
 8002ac0:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002ac2:	f7ff fa77 	bl	8001fb4 <pvPortMalloc>
			if( pxStack != NULL )
 8002ac6:	4605      	mov	r5, r0
 8002ac8:	b1e8      	cbz	r0, 8002b06 <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002aca:	2054      	movs	r0, #84	; 0x54
 8002acc:	f7ff fa72 	bl	8001fb4 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8002ad0:	4604      	mov	r4, r0
 8002ad2:	b1a8      	cbz	r0, 8002b00 <xTaskCreate+0x4e>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002ada:	9b0d      	ldr	r3, [sp, #52]	; 0x34
					pxNewTCB->pxStack = pxStack;
 8002adc:	6305      	str	r5, [r0, #48]	; 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002ade:	9301      	str	r3, [sp, #4]
 8002ae0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002ae2:	9002      	str	r0, [sp, #8]
 8002ae4:	9300      	str	r3, [sp, #0]
 8002ae6:	4632      	mov	r2, r6
 8002ae8:	464b      	mov	r3, r9
 8002aea:	4641      	mov	r1, r8
 8002aec:	4638      	mov	r0, r7
 8002aee:	f7ff fee1 	bl	80028b4 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002af2:	4620      	mov	r0, r4
 8002af4:	f7ff fe50 	bl	8002798 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002af8:	2001      	movs	r0, #1
	}
 8002afa:	b005      	add	sp, #20
 8002afc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8002b00:	4628      	mov	r0, r5
 8002b02:	f7ff fae5 	bl	80020d0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002b06:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 8002b0a:	e7f6      	b.n	8002afa <xTaskCreate+0x48>

08002b0c <vTaskStartScheduler>:
{
 8002b0c:	b510      	push	{r4, lr}
 8002b0e:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002b10:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002b12:	aa07      	add	r2, sp, #28
 8002b14:	a906      	add	r1, sp, #24
 8002b16:	a805      	add	r0, sp, #20
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002b18:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002b1a:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002b1c:	f7ff f814 	bl	8001b48 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002b20:	9b05      	ldr	r3, [sp, #20]
 8002b22:	9302      	str	r3, [sp, #8]
 8002b24:	9b06      	ldr	r3, [sp, #24]
 8002b26:	9301      	str	r3, [sp, #4]
 8002b28:	9400      	str	r4, [sp, #0]
 8002b2a:	4623      	mov	r3, r4
 8002b2c:	9a07      	ldr	r2, [sp, #28]
 8002b2e:	4914      	ldr	r1, [pc, #80]	; (8002b80 <vTaskStartScheduler+0x74>)
 8002b30:	4814      	ldr	r0, [pc, #80]	; (8002b84 <vTaskStartScheduler+0x78>)
 8002b32:	f7ff ff87 	bl	8002a44 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8002b36:	b9a0      	cbnz	r0, 8002b62 <vTaskStartScheduler+0x56>
}
 8002b38:	b008      	add	sp, #32
 8002b3a:	bd10      	pop	{r4, pc}
 8002b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b40:	f383 8811 	msr	BASEPRI, r3
 8002b44:	f3bf 8f6f 	isb	sy
 8002b48:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8002b4c:	4b0e      	ldr	r3, [pc, #56]	; (8002b88 <vTaskStartScheduler+0x7c>)
 8002b4e:	f04f 32ff 	mov.w	r2, #4294967295
 8002b52:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002b54:	4b0d      	ldr	r3, [pc, #52]	; (8002b8c <vTaskStartScheduler+0x80>)
 8002b56:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002b58:	4b0d      	ldr	r3, [pc, #52]	; (8002b90 <vTaskStartScheduler+0x84>)
 8002b5a:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8002b5c:	f7ff f952 	bl	8001e04 <xPortStartScheduler>
 8002b60:	e7ea      	b.n	8002b38 <vTaskStartScheduler+0x2c>
			xReturn = xTimerCreateTimerTask();
 8002b62:	f000 faf3 	bl	800314c <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8002b66:	2801      	cmp	r0, #1
 8002b68:	d0e8      	beq.n	8002b3c <vTaskStartScheduler+0x30>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002b6a:	3001      	adds	r0, #1
 8002b6c:	d1e4      	bne.n	8002b38 <vTaskStartScheduler+0x2c>
 8002b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b72:	f383 8811 	msr	BASEPRI, r3
 8002b76:	f3bf 8f6f 	isb	sy
 8002b7a:	f3bf 8f4f 	dsb	sy
 8002b7e:	e7fe      	b.n	8002b7e <vTaskStartScheduler+0x72>
 8002b80:	08004ef5 	.word	0x08004ef5
 8002b84:	0800296d 	.word	0x0800296d
 8002b88:	20005a08 	.word	0x20005a08
 8002b8c:	20005a24 	.word	0x20005a24
 8002b90:	20005a50 	.word	0x20005a50

08002b94 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8002b94:	4a02      	ldr	r2, [pc, #8]	; (8002ba0 <vTaskSuspendAll+0xc>)
 8002b96:	6813      	ldr	r3, [r2, #0]
 8002b98:	3301      	adds	r3, #1
 8002b9a:	6013      	str	r3, [r2, #0]
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	200059d4 	.word	0x200059d4

08002ba4 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8002ba4:	4b01      	ldr	r3, [pc, #4]	; (8002bac <xTaskGetTickCount+0x8>)
 8002ba6:	6818      	ldr	r0, [r3, #0]
}
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	20005a50 	.word	0x20005a50

08002bb0 <xTaskIncrementTick>:
{
 8002bb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002bb4:	4b3b      	ldr	r3, [pc, #236]	; (8002ca4 <xTaskIncrementTick+0xf4>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d151      	bne.n	8002c60 <xTaskIncrementTick+0xb0>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002bbc:	4b3a      	ldr	r3, [pc, #232]	; (8002ca8 <xTaskIncrementTick+0xf8>)
 8002bbe:	681c      	ldr	r4, [r3, #0]
 8002bc0:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8002bc2:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002bc4:	b9bc      	cbnz	r4, 8002bf6 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8002bc6:	4b39      	ldr	r3, [pc, #228]	; (8002cac <xTaskIncrementTick+0xfc>)
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	6812      	ldr	r2, [r2, #0]
 8002bcc:	b142      	cbz	r2, 8002be0 <xTaskIncrementTick+0x30>
 8002bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bd2:	f383 8811 	msr	BASEPRI, r3
 8002bd6:	f3bf 8f6f 	isb	sy
 8002bda:	f3bf 8f4f 	dsb	sy
 8002bde:	e7fe      	b.n	8002bde <xTaskIncrementTick+0x2e>
 8002be0:	4a33      	ldr	r2, [pc, #204]	; (8002cb0 <xTaskIncrementTick+0x100>)
 8002be2:	6819      	ldr	r1, [r3, #0]
 8002be4:	6810      	ldr	r0, [r2, #0]
 8002be6:	6018      	str	r0, [r3, #0]
 8002be8:	6011      	str	r1, [r2, #0]
 8002bea:	4a32      	ldr	r2, [pc, #200]	; (8002cb4 <xTaskIncrementTick+0x104>)
 8002bec:	6813      	ldr	r3, [r2, #0]
 8002bee:	3301      	adds	r3, #1
 8002bf0:	6013      	str	r3, [r2, #0]
 8002bf2:	f7ff fe4d 	bl	8002890 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002bf6:	4d30      	ldr	r5, [pc, #192]	; (8002cb8 <xTaskIncrementTick+0x108>)
 8002bf8:	4f30      	ldr	r7, [pc, #192]	; (8002cbc <xTaskIncrementTick+0x10c>)
 8002bfa:	682b      	ldr	r3, [r5, #0]
 8002bfc:	429c      	cmp	r4, r3
 8002bfe:	f04f 0b00 	mov.w	fp, #0
 8002c02:	d33c      	bcc.n	8002c7e <xTaskIncrementTick+0xce>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c04:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8002cac <xTaskIncrementTick+0xfc>
					prvAddTaskToReadyList( pxTCB );
 8002c08:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 8002ccc <xTaskIncrementTick+0x11c>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c0c:	f8d8 2000 	ldr.w	r2, [r8]
 8002c10:	6812      	ldr	r2, [r2, #0]
 8002c12:	bb62      	cbnz	r2, 8002c6e <xTaskIncrementTick+0xbe>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c14:	f04f 32ff 	mov.w	r2, #4294967295
 8002c18:	602a      	str	r2, [r5, #0]
					break;
 8002c1a:	e030      	b.n	8002c7e <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002c1c:	f106 0a04 	add.w	sl, r6, #4
 8002c20:	4650      	mov	r0, sl
 8002c22:	f7fe ffda 	bl	8001bda <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002c26:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8002c28:	b119      	cbz	r1, 8002c32 <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002c2a:	f106 0018 	add.w	r0, r6, #24
 8002c2e:	f7fe ffd4 	bl	8001bda <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002c32:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8002c34:	f8d9 1000 	ldr.w	r1, [r9]
 8002c38:	4b21      	ldr	r3, [pc, #132]	; (8002cc0 <xTaskIncrementTick+0x110>)
 8002c3a:	4288      	cmp	r0, r1
 8002c3c:	f04f 0214 	mov.w	r2, #20
 8002c40:	bf88      	it	hi
 8002c42:	f8c9 0000 	strhi.w	r0, [r9]
 8002c46:	4651      	mov	r1, sl
 8002c48:	fb02 3000 	mla	r0, r2, r0, r3
 8002c4c:	f7fe ffa2 	bl	8001b94 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002c50:	6838      	ldr	r0, [r7, #0]
 8002c52:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8002c54:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8002c56:	4291      	cmp	r1, r2
 8002c58:	bf28      	it	cs
 8002c5a:	f04f 0b01 	movcs.w	fp, #1
 8002c5e:	e7d5      	b.n	8002c0c <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8002c60:	4a18      	ldr	r2, [pc, #96]	; (8002cc4 <xTaskIncrementTick+0x114>)
 8002c62:	6813      	ldr	r3, [r2, #0]
 8002c64:	3301      	adds	r3, #1
 8002c66:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8002c68:	f04f 0b00 	mov.w	fp, #0
 8002c6c:	e011      	b.n	8002c92 <xTaskIncrementTick+0xe2>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002c6e:	f8d8 2000 	ldr.w	r2, [r8]
 8002c72:	68d2      	ldr	r2, [r2, #12]
 8002c74:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002c76:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8002c78:	428c      	cmp	r4, r1
 8002c7a:	d2cf      	bcs.n	8002c1c <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 8002c7c:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002c7e:	683a      	ldr	r2, [r7, #0]
 8002c80:	4b0f      	ldr	r3, [pc, #60]	; (8002cc0 <xTaskIncrementTick+0x110>)
 8002c82:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002c84:	2214      	movs	r2, #20
 8002c86:	434a      	muls	r2, r1
 8002c88:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8002c8a:	2a02      	cmp	r2, #2
 8002c8c:	bf28      	it	cs
 8002c8e:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8002c92:	4a0d      	ldr	r2, [pc, #52]	; (8002cc8 <xTaskIncrementTick+0x118>)
 8002c94:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8002c96:	2a00      	cmp	r2, #0
 8002c98:	bf18      	it	ne
 8002c9a:	f04f 0b01 	movne.w	fp, #1
}
 8002c9e:	4658      	mov	r0, fp
 8002ca0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ca4:	200059d4 	.word	0x200059d4
 8002ca8:	20005a50 	.word	0x20005a50
 8002cac:	20005560 	.word	0x20005560
 8002cb0:	20005564 	.word	0x20005564
 8002cb4:	20005a0c 	.word	0x20005a0c
 8002cb8:	20005a08 	.word	0x20005a08
 8002cbc:	2000555c 	.word	0x2000555c
 8002cc0:	20005568 	.word	0x20005568
 8002cc4:	200059d0 	.word	0x200059d0
 8002cc8:	20005a54 	.word	0x20005a54
 8002ccc:	200059dc 	.word	0x200059dc

08002cd0 <xTaskResumeAll>:
{
 8002cd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	configASSERT( uxSchedulerSuspended );
 8002cd4:	4c2f      	ldr	r4, [pc, #188]	; (8002d94 <xTaskResumeAll+0xc4>)
 8002cd6:	6823      	ldr	r3, [r4, #0]
 8002cd8:	b943      	cbnz	r3, 8002cec <xTaskResumeAll+0x1c>
 8002cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cde:	f383 8811 	msr	BASEPRI, r3
 8002ce2:	f3bf 8f6f 	isb	sy
 8002ce6:	f3bf 8f4f 	dsb	sy
 8002cea:	e7fe      	b.n	8002cea <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8002cec:	f7fe fff2 	bl	8001cd4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8002cf0:	6823      	ldr	r3, [r4, #0]
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002cf6:	6824      	ldr	r4, [r4, #0]
 8002cf8:	b12c      	cbz	r4, 8002d06 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8002cfa:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8002cfc:	f7ff f80c 	bl	8001d18 <vPortExitCritical>
}
 8002d00:	4620      	mov	r0, r4
 8002d02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002d06:	4b24      	ldr	r3, [pc, #144]	; (8002d98 <xTaskResumeAll+0xc8>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d0f5      	beq.n	8002cfa <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002d0e:	4e23      	ldr	r6, [pc, #140]	; (8002d9c <xTaskResumeAll+0xcc>)
					prvAddTaskToReadyList( pxTCB );
 8002d10:	4f23      	ldr	r7, [pc, #140]	; (8002da0 <xTaskResumeAll+0xd0>)
 8002d12:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8002db4 <xTaskResumeAll+0xe4>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002d16:	6833      	ldr	r3, [r6, #0]
 8002d18:	b9e3      	cbnz	r3, 8002d54 <xTaskResumeAll+0x84>
				if( pxTCB != NULL )
 8002d1a:	b10c      	cbz	r4, 8002d20 <xTaskResumeAll+0x50>
					prvResetNextTaskUnblockTime();
 8002d1c:	f7ff fdb8 	bl	8002890 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002d20:	4d20      	ldr	r5, [pc, #128]	; (8002da4 <xTaskResumeAll+0xd4>)
 8002d22:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002d24:	b144      	cbz	r4, 8002d38 <xTaskResumeAll+0x68>
								xYieldPending = pdTRUE;
 8002d26:	4e20      	ldr	r6, [pc, #128]	; (8002da8 <xTaskResumeAll+0xd8>)
 8002d28:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8002d2a:	f7ff ff41 	bl	8002bb0 <xTaskIncrementTick>
 8002d2e:	b100      	cbz	r0, 8002d32 <xTaskResumeAll+0x62>
								xYieldPending = pdTRUE;
 8002d30:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002d32:	3c01      	subs	r4, #1
 8002d34:	d1f9      	bne.n	8002d2a <xTaskResumeAll+0x5a>
						uxPendedTicks = 0;
 8002d36:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8002d38:	4b1b      	ldr	r3, [pc, #108]	; (8002da8 <xTaskResumeAll+0xd8>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d0dc      	beq.n	8002cfa <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8002d40:	4b1a      	ldr	r3, [pc, #104]	; (8002dac <xTaskResumeAll+0xdc>)
 8002d42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d46:	601a      	str	r2, [r3, #0]
 8002d48:	f3bf 8f4f 	dsb	sy
 8002d4c:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8002d50:	2401      	movs	r4, #1
 8002d52:	e7d3      	b.n	8002cfc <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002d54:	68f3      	ldr	r3, [r6, #12]
 8002d56:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002d58:	1d25      	adds	r5, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002d5a:	f104 0018 	add.w	r0, r4, #24
 8002d5e:	f7fe ff3c 	bl	8001bda <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002d62:	4628      	mov	r0, r5
 8002d64:	f7fe ff39 	bl	8001bda <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002d68:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002d6a:	683a      	ldr	r2, [r7, #0]
 8002d6c:	2014      	movs	r0, #20
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	fb00 8003 	mla	r0, r0, r3, r8
 8002d74:	4629      	mov	r1, r5
 8002d76:	bf88      	it	hi
 8002d78:	603b      	strhi	r3, [r7, #0]
 8002d7a:	f7fe ff0b 	bl	8001b94 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002d7e:	4b0c      	ldr	r3, [pc, #48]	; (8002db0 <xTaskResumeAll+0xe0>)
 8002d80:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d86:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 8002d88:	bf22      	ittt	cs
 8002d8a:	4b07      	ldrcs	r3, [pc, #28]	; (8002da8 <xTaskResumeAll+0xd8>)
 8002d8c:	2201      	movcs	r2, #1
 8002d8e:	601a      	strcs	r2, [r3, #0]
 8002d90:	e7c1      	b.n	8002d16 <xTaskResumeAll+0x46>
 8002d92:	bf00      	nop
 8002d94:	200059d4 	.word	0x200059d4
 8002d98:	200059c8 	.word	0x200059c8
 8002d9c:	20005a10 	.word	0x20005a10
 8002da0:	200059dc 	.word	0x200059dc
 8002da4:	200059d0 	.word	0x200059d0
 8002da8:	20005a54 	.word	0x20005a54
 8002dac:	e000ed04 	.word	0xe000ed04
 8002db0:	2000555c 	.word	0x2000555c
 8002db4:	20005568 	.word	0x20005568

08002db8 <vTaskDelay>:
	{
 8002db8:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002dba:	b940      	cbnz	r0, 8002dce <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8002dbc:	4b0e      	ldr	r3, [pc, #56]	; (8002df8 <vTaskDelay+0x40>)
 8002dbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002dc2:	601a      	str	r2, [r3, #0]
 8002dc4:	f3bf 8f4f 	dsb	sy
 8002dc8:	f3bf 8f6f 	isb	sy
 8002dcc:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8002dce:	4b0b      	ldr	r3, [pc, #44]	; (8002dfc <vTaskDelay+0x44>)
 8002dd0:	6819      	ldr	r1, [r3, #0]
 8002dd2:	b141      	cbz	r1, 8002de6 <vTaskDelay+0x2e>
 8002dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dd8:	f383 8811 	msr	BASEPRI, r3
 8002ddc:	f3bf 8f6f 	isb	sy
 8002de0:	f3bf 8f4f 	dsb	sy
 8002de4:	e7fe      	b.n	8002de4 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8002de6:	f7ff fed5 	bl	8002b94 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002dea:	f7ff fdf1 	bl	80029d0 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8002dee:	f7ff ff6f 	bl	8002cd0 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8002df2:	2800      	cmp	r0, #0
 8002df4:	d0e2      	beq.n	8002dbc <vTaskDelay+0x4>
 8002df6:	bd08      	pop	{r3, pc}
 8002df8:	e000ed04 	.word	0xe000ed04
 8002dfc:	200059d4 	.word	0x200059d4

08002e00 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002e00:	4b18      	ldr	r3, [pc, #96]	; (8002e64 <vTaskSwitchContext+0x64>)
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	4b18      	ldr	r3, [pc, #96]	; (8002e68 <vTaskSwitchContext+0x68>)
{
 8002e06:	b5f0      	push	{r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002e08:	b112      	cbz	r2, 8002e10 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	601a      	str	r2, [r3, #0]
 8002e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002e10:	4d16      	ldr	r5, [pc, #88]	; (8002e6c <vTaskSwitchContext+0x6c>)
		xYieldPending = pdFALSE;
 8002e12:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002e14:	4a16      	ldr	r2, [pc, #88]	; (8002e70 <vTaskSwitchContext+0x70>)
 8002e16:	682b      	ldr	r3, [r5, #0]
 8002e18:	2714      	movs	r7, #20
 8002e1a:	4616      	mov	r6, r2
 8002e1c:	fb07 f103 	mul.w	r1, r7, r3
 8002e20:	1850      	adds	r0, r2, r1
 8002e22:	5854      	ldr	r4, [r2, r1]
 8002e24:	b18c      	cbz	r4, 8002e4a <vTaskSwitchContext+0x4a>
 8002e26:	6844      	ldr	r4, [r0, #4]
 8002e28:	3108      	adds	r1, #8
 8002e2a:	6864      	ldr	r4, [r4, #4]
 8002e2c:	6044      	str	r4, [r0, #4]
 8002e2e:	440a      	add	r2, r1
 8002e30:	4294      	cmp	r4, r2
 8002e32:	bf04      	itt	eq
 8002e34:	6862      	ldreq	r2, [r4, #4]
 8002e36:	6042      	streq	r2, [r0, #4]
 8002e38:	2214      	movs	r2, #20
 8002e3a:	fb02 6203 	mla	r2, r2, r3, r6
 8002e3e:	6852      	ldr	r2, [r2, #4]
 8002e40:	68d1      	ldr	r1, [r2, #12]
 8002e42:	4a0c      	ldr	r2, [pc, #48]	; (8002e74 <vTaskSwitchContext+0x74>)
 8002e44:	6011      	str	r1, [r2, #0]
 8002e46:	602b      	str	r3, [r5, #0]
 8002e48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e4a:	b943      	cbnz	r3, 8002e5e <vTaskSwitchContext+0x5e>
 8002e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e50:	f383 8811 	msr	BASEPRI, r3
 8002e54:	f3bf 8f6f 	isb	sy
 8002e58:	f3bf 8f4f 	dsb	sy
 8002e5c:	e7fe      	b.n	8002e5c <vTaskSwitchContext+0x5c>
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	e7dc      	b.n	8002e1c <vTaskSwitchContext+0x1c>
 8002e62:	bf00      	nop
 8002e64:	200059d4 	.word	0x200059d4
 8002e68:	20005a54 	.word	0x20005a54
 8002e6c:	200059dc 	.word	0x200059dc
 8002e70:	20005568 	.word	0x20005568
 8002e74:	2000555c 	.word	0x2000555c

08002e78 <vTaskPlaceOnEventList>:
{
 8002e78:	b510      	push	{r4, lr}
 8002e7a:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 8002e7c:	b940      	cbnz	r0, 8002e90 <vTaskPlaceOnEventList+0x18>
 8002e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e82:	f383 8811 	msr	BASEPRI, r3
 8002e86:	f3bf 8f6f 	isb	sy
 8002e8a:	f3bf 8f4f 	dsb	sy
 8002e8e:	e7fe      	b.n	8002e8e <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002e90:	4b05      	ldr	r3, [pc, #20]	; (8002ea8 <vTaskPlaceOnEventList+0x30>)
 8002e92:	6819      	ldr	r1, [r3, #0]
 8002e94:	3118      	adds	r1, #24
 8002e96:	f7fe fe89 	bl	8001bac <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002e9a:	4620      	mov	r0, r4
 8002e9c:	2101      	movs	r1, #1
}
 8002e9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002ea2:	f7ff bd95 	b.w	80029d0 <prvAddCurrentTaskToDelayedList>
 8002ea6:	bf00      	nop
 8002ea8:	2000555c 	.word	0x2000555c

08002eac <vTaskPlaceOnEventListRestricted>:
	{
 8002eac:	b538      	push	{r3, r4, r5, lr}
 8002eae:	460d      	mov	r5, r1
 8002eb0:	4614      	mov	r4, r2
		configASSERT( pxEventList );
 8002eb2:	b940      	cbnz	r0, 8002ec6 <vTaskPlaceOnEventListRestricted+0x1a>
 8002eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eb8:	f383 8811 	msr	BASEPRI, r3
 8002ebc:	f3bf 8f6f 	isb	sy
 8002ec0:	f3bf 8f4f 	dsb	sy
 8002ec4:	e7fe      	b.n	8002ec4 <vTaskPlaceOnEventListRestricted+0x18>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002ec6:	4b07      	ldr	r3, [pc, #28]	; (8002ee4 <vTaskPlaceOnEventListRestricted+0x38>)
 8002ec8:	6819      	ldr	r1, [r3, #0]
 8002eca:	3118      	adds	r1, #24
 8002ecc:	f7fe fe62 	bl	8001b94 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8002ed0:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002ed2:	4621      	mov	r1, r4
 8002ed4:	bf0c      	ite	eq
 8002ed6:	4628      	moveq	r0, r5
 8002ed8:	f04f 30ff 	movne.w	r0, #4294967295
	}
 8002edc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002ee0:	f7ff bd76 	b.w	80029d0 <prvAddCurrentTaskToDelayedList>
 8002ee4:	2000555c 	.word	0x2000555c

08002ee8 <xTaskRemoveFromEventList>:
{
 8002ee8:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002eea:	68c3      	ldr	r3, [r0, #12]
 8002eec:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8002eee:	b944      	cbnz	r4, 8002f02 <xTaskRemoveFromEventList+0x1a>
 8002ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ef4:	f383 8811 	msr	BASEPRI, r3
 8002ef8:	f3bf 8f6f 	isb	sy
 8002efc:	f3bf 8f4f 	dsb	sy
 8002f00:	e7fe      	b.n	8002f00 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002f02:	f104 0518 	add.w	r5, r4, #24
 8002f06:	4628      	mov	r0, r5
 8002f08:	f7fe fe67 	bl	8001bda <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002f0c:	4b10      	ldr	r3, [pc, #64]	; (8002f50 <xTaskRemoveFromEventList+0x68>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	b9db      	cbnz	r3, 8002f4a <xTaskRemoveFromEventList+0x62>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002f12:	1d25      	adds	r5, r4, #4
 8002f14:	4628      	mov	r0, r5
 8002f16:	f7fe fe60 	bl	8001bda <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002f1a:	4a0e      	ldr	r2, [pc, #56]	; (8002f54 <xTaskRemoveFromEventList+0x6c>)
 8002f1c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002f1e:	6811      	ldr	r1, [r2, #0]
 8002f20:	428b      	cmp	r3, r1
 8002f22:	bf88      	it	hi
 8002f24:	6013      	strhi	r3, [r2, #0]
 8002f26:	4a0c      	ldr	r2, [pc, #48]	; (8002f58 <xTaskRemoveFromEventList+0x70>)
 8002f28:	2014      	movs	r0, #20
 8002f2a:	4629      	mov	r1, r5
 8002f2c:	fb00 2003 	mla	r0, r0, r3, r2
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002f30:	f7fe fe30 	bl	8001b94 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002f34:	4b09      	ldr	r3, [pc, #36]	; (8002f5c <xTaskRemoveFromEventList+0x74>)
 8002f36:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f3c:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8002f3e:	bf83      	ittte	hi
 8002f40:	4b07      	ldrhi	r3, [pc, #28]	; (8002f60 <xTaskRemoveFromEventList+0x78>)
 8002f42:	2001      	movhi	r0, #1
 8002f44:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 8002f46:	2000      	movls	r0, #0
}
 8002f48:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002f4a:	4629      	mov	r1, r5
 8002f4c:	4805      	ldr	r0, [pc, #20]	; (8002f64 <xTaskRemoveFromEventList+0x7c>)
 8002f4e:	e7ef      	b.n	8002f30 <xTaskRemoveFromEventList+0x48>
 8002f50:	200059d4 	.word	0x200059d4
 8002f54:	200059dc 	.word	0x200059dc
 8002f58:	20005568 	.word	0x20005568
 8002f5c:	2000555c 	.word	0x2000555c
 8002f60:	20005a54 	.word	0x20005a54
 8002f64:	20005a10 	.word	0x20005a10

08002f68 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002f68:	4b03      	ldr	r3, [pc, #12]	; (8002f78 <vTaskInternalSetTimeOutState+0x10>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002f6e:	4b03      	ldr	r3, [pc, #12]	; (8002f7c <vTaskInternalSetTimeOutState+0x14>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	6043      	str	r3, [r0, #4]
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	20005a0c 	.word	0x20005a0c
 8002f7c:	20005a50 	.word	0x20005a50

08002f80 <xTaskCheckForTimeOut>:
{
 8002f80:	b570      	push	{r4, r5, r6, lr}
 8002f82:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 8002f84:	4605      	mov	r5, r0
 8002f86:	b940      	cbnz	r0, 8002f9a <xTaskCheckForTimeOut+0x1a>
 8002f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f8c:	f383 8811 	msr	BASEPRI, r3
 8002f90:	f3bf 8f6f 	isb	sy
 8002f94:	f3bf 8f4f 	dsb	sy
 8002f98:	e7fe      	b.n	8002f98 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 8002f9a:	b941      	cbnz	r1, 8002fae <xTaskCheckForTimeOut+0x2e>
 8002f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fa0:	f383 8811 	msr	BASEPRI, r3
 8002fa4:	f3bf 8f6f 	isb	sy
 8002fa8:	f3bf 8f4f 	dsb	sy
 8002fac:	e7fe      	b.n	8002fac <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 8002fae:	f7fe fe91 	bl	8001cd4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8002fb2:	4b0f      	ldr	r3, [pc, #60]	; (8002ff0 <xTaskCheckForTimeOut+0x70>)
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002fb4:	6869      	ldr	r1, [r5, #4]
		const TickType_t xConstTickCount = xTickCount;
 8002fb6:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8002fb8:	6823      	ldr	r3, [r4, #0]
 8002fba:	1c58      	adds	r0, r3, #1
 8002fbc:	d00e      	beq.n	8002fdc <xTaskCheckForTimeOut+0x5c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002fbe:	480d      	ldr	r0, [pc, #52]	; (8002ff4 <xTaskCheckForTimeOut+0x74>)
 8002fc0:	682e      	ldr	r6, [r5, #0]
 8002fc2:	6800      	ldr	r0, [r0, #0]
 8002fc4:	4286      	cmp	r6, r0
 8002fc6:	d001      	beq.n	8002fcc <xTaskCheckForTimeOut+0x4c>
 8002fc8:	428a      	cmp	r2, r1
 8002fca:	d20e      	bcs.n	8002fea <xTaskCheckForTimeOut+0x6a>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002fcc:	1a52      	subs	r2, r2, r1
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d209      	bcs.n	8002fe6 <xTaskCheckForTimeOut+0x66>
			*pxTicksToWait -= xElapsedTime;
 8002fd2:	1a9b      	subs	r3, r3, r2
 8002fd4:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002fd6:	4628      	mov	r0, r5
 8002fd8:	f7ff ffc6 	bl	8002f68 <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 8002fdc:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8002fde:	f7fe fe9b 	bl	8001d18 <vPortExitCritical>
}
 8002fe2:	4620      	mov	r0, r4
 8002fe4:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8002fea:	2401      	movs	r4, #1
 8002fec:	e7f7      	b.n	8002fde <xTaskCheckForTimeOut+0x5e>
 8002fee:	bf00      	nop
 8002ff0:	20005a50 	.word	0x20005a50
 8002ff4:	20005a0c 	.word	0x20005a0c

08002ff8 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8002ff8:	4b01      	ldr	r3, [pc, #4]	; (8003000 <vTaskMissedYield+0x8>)
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	601a      	str	r2, [r3, #0]
 8002ffe:	4770      	bx	lr
 8003000:	20005a54 	.word	0x20005a54

08003004 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8003004:	4b05      	ldr	r3, [pc, #20]	; (800301c <xTaskGetSchedulerState+0x18>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	b133      	cbz	r3, 8003018 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800300a:	4b05      	ldr	r3, [pc, #20]	; (8003020 <xTaskGetSchedulerState+0x1c>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8003010:	bf0c      	ite	eq
 8003012:	2002      	moveq	r0, #2
 8003014:	2000      	movne	r0, #0
 8003016:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003018:	2001      	movs	r0, #1
	}
 800301a:	4770      	bx	lr
 800301c:	20005a24 	.word	0x20005a24
 8003020:	200059d4 	.word	0x200059d4

08003024 <xTaskPriorityDisinherit>:
	{
 8003024:	b538      	push	{r3, r4, r5, lr}
		if( pxMutexHolder != NULL )
 8003026:	4604      	mov	r4, r0
 8003028:	b908      	cbnz	r0, 800302e <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 800302a:	2000      	movs	r0, #0
 800302c:	bd38      	pop	{r3, r4, r5, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 800302e:	4b1b      	ldr	r3, [pc, #108]	; (800309c <xTaskPriorityDisinherit+0x78>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4298      	cmp	r0, r3
 8003034:	d008      	beq.n	8003048 <xTaskPriorityDisinherit+0x24>
 8003036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800303a:	f383 8811 	msr	BASEPRI, r3
 800303e:	f3bf 8f6f 	isb	sy
 8003042:	f3bf 8f4f 	dsb	sy
 8003046:	e7fe      	b.n	8003046 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8003048:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800304a:	b943      	cbnz	r3, 800305e <xTaskPriorityDisinherit+0x3a>
 800304c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003050:	f383 8811 	msr	BASEPRI, r3
 8003054:	f3bf 8f6f 	isb	sy
 8003058:	f3bf 8f4f 	dsb	sy
 800305c:	e7fe      	b.n	800305c <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800305e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8003060:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8003062:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003064:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8003066:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003068:	d0df      	beq.n	800302a <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800306a:	2b00      	cmp	r3, #0
 800306c:	d1dd      	bne.n	800302a <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800306e:	1d05      	adds	r5, r0, #4
 8003070:	4628      	mov	r0, r5
 8003072:	f7fe fdb2 	bl	8001bda <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003076:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003078:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800307a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800307e:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8003080:	4a07      	ldr	r2, [pc, #28]	; (80030a0 <xTaskPriorityDisinherit+0x7c>)
 8003082:	6811      	ldr	r1, [r2, #0]
 8003084:	428b      	cmp	r3, r1
 8003086:	bf88      	it	hi
 8003088:	6013      	strhi	r3, [r2, #0]
 800308a:	4a06      	ldr	r2, [pc, #24]	; (80030a4 <xTaskPriorityDisinherit+0x80>)
 800308c:	2014      	movs	r0, #20
 800308e:	fb00 2003 	mla	r0, r0, r3, r2
 8003092:	4629      	mov	r1, r5
 8003094:	f7fe fd7e 	bl	8001b94 <vListInsertEnd>
					xReturn = pdTRUE;
 8003098:	2001      	movs	r0, #1
	}
 800309a:	bd38      	pop	{r3, r4, r5, pc}
 800309c:	2000555c 	.word	0x2000555c
 80030a0:	200059dc 	.word	0x200059dc
 80030a4:	20005568 	.word	0x20005568

080030a8 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80030a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 80030aa:	4c11      	ldr	r4, [pc, #68]	; (80030f0 <prvCheckForValidListAndQueue+0x48>)
	taskENTER_CRITICAL();
 80030ac:	f7fe fe12 	bl	8001cd4 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 80030b0:	6825      	ldr	r5, [r4, #0]
 80030b2:	b9bd      	cbnz	r5, 80030e4 <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
 80030b4:	4f0f      	ldr	r7, [pc, #60]	; (80030f4 <prvCheckForValidListAndQueue+0x4c>)
			vListInitialise( &xActiveTimerList2 );
 80030b6:	4e10      	ldr	r6, [pc, #64]	; (80030f8 <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList1 );
 80030b8:	4638      	mov	r0, r7
 80030ba:	f7fe fd5d 	bl	8001b78 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80030be:	4630      	mov	r0, r6
 80030c0:	f7fe fd5a 	bl	8001b78 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80030c4:	4b0d      	ldr	r3, [pc, #52]	; (80030fc <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80030c6:	4a0e      	ldr	r2, [pc, #56]	; (8003100 <prvCheckForValidListAndQueue+0x58>)
			pxCurrentTimerList = &xActiveTimerList1;
 80030c8:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80030ca:	4b0e      	ldr	r3, [pc, #56]	; (8003104 <prvCheckForValidListAndQueue+0x5c>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80030cc:	210c      	movs	r1, #12
			pxOverflowTimerList = &xActiveTimerList2;
 80030ce:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80030d0:	200a      	movs	r0, #10
 80030d2:	9500      	str	r5, [sp, #0]
 80030d4:	4b0c      	ldr	r3, [pc, #48]	; (8003108 <prvCheckForValidListAndQueue+0x60>)
 80030d6:	f7ff f8ff 	bl	80022d8 <xQueueGenericCreateStatic>
 80030da:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80030dc:	b110      	cbz	r0, 80030e4 <prvCheckForValidListAndQueue+0x3c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80030de:	490b      	ldr	r1, [pc, #44]	; (800310c <prvCheckForValidListAndQueue+0x64>)
 80030e0:	f7ff fb24 	bl	800272c <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 80030e4:	b003      	add	sp, #12
 80030e6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 80030ea:	f7fe be15 	b.w	8001d18 <vPortExitCritical>
 80030ee:	bf00      	nop
 80030f0:	20005b4c 	.word	0x20005b4c
 80030f4:	20005ad8 	.word	0x20005ad8
 80030f8:	20005aec 	.word	0x20005aec
 80030fc:	20005a58 	.word	0x20005a58
 8003100:	20005a60 	.word	0x20005a60
 8003104:	20005a5c 	.word	0x20005a5c
 8003108:	20005b04 	.word	0x20005b04
 800310c:	08004efa 	.word	0x08004efa

08003110 <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 8003110:	4291      	cmp	r1, r2
{
 8003112:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003114:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003116:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 8003118:	d80a      	bhi.n	8003130 <prvInsertTimerInActiveList+0x20>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800311a:	1ad2      	subs	r2, r2, r3
 800311c:	6983      	ldr	r3, [r0, #24]
 800311e:	429a      	cmp	r2, r3
 8003120:	d20d      	bcs.n	800313e <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003122:	4b08      	ldr	r3, [pc, #32]	; (8003144 <prvInsertTimerInActiveList+0x34>)
 8003124:	1d01      	adds	r1, r0, #4
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003126:	6818      	ldr	r0, [r3, #0]
 8003128:	f7fe fd40 	bl	8001bac <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 800312c:	2000      	movs	r0, #0
 800312e:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003130:	429a      	cmp	r2, r3
 8003132:	d201      	bcs.n	8003138 <prvInsertTimerInActiveList+0x28>
 8003134:	4299      	cmp	r1, r3
 8003136:	d202      	bcs.n	800313e <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003138:	1d01      	adds	r1, r0, #4
 800313a:	4b03      	ldr	r3, [pc, #12]	; (8003148 <prvInsertTimerInActiveList+0x38>)
 800313c:	e7f3      	b.n	8003126 <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 800313e:	2001      	movs	r0, #1
}
 8003140:	bd08      	pop	{r3, pc}
 8003142:	bf00      	nop
 8003144:	20005a5c 	.word	0x20005a5c
 8003148:	20005a58 	.word	0x20005a58

0800314c <xTimerCreateTimerTask>:
{
 800314c:	b510      	push	{r4, lr}
 800314e:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8003150:	f7ff ffaa 	bl	80030a8 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8003154:	4b13      	ldr	r3, [pc, #76]	; (80031a4 <xTimerCreateTimerTask+0x58>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	b943      	cbnz	r3, 800316c <xTimerCreateTimerTask+0x20>
 800315a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800315e:	f383 8811 	msr	BASEPRI, r3
 8003162:	f3bf 8f6f 	isb	sy
 8003166:	f3bf 8f4f 	dsb	sy
 800316a:	e7fe      	b.n	800316a <xTimerCreateTimerTask+0x1e>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800316c:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800316e:	aa07      	add	r2, sp, #28
 8003170:	a906      	add	r1, sp, #24
 8003172:	a805      	add	r0, sp, #20
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003174:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003176:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003178:	f7fe fcf2 	bl	8001b60 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800317c:	9b05      	ldr	r3, [sp, #20]
 800317e:	9302      	str	r3, [sp, #8]
 8003180:	9b06      	ldr	r3, [sp, #24]
 8003182:	9301      	str	r3, [sp, #4]
 8003184:	2302      	movs	r3, #2
 8003186:	9300      	str	r3, [sp, #0]
 8003188:	9a07      	ldr	r2, [sp, #28]
 800318a:	4907      	ldr	r1, [pc, #28]	; (80031a8 <xTimerCreateTimerTask+0x5c>)
 800318c:	4807      	ldr	r0, [pc, #28]	; (80031ac <xTimerCreateTimerTask+0x60>)
 800318e:	4623      	mov	r3, r4
 8003190:	f7ff fc58 	bl	8002a44 <xTaskCreateStatic>
 8003194:	4b06      	ldr	r3, [pc, #24]	; (80031b0 <xTimerCreateTimerTask+0x64>)
 8003196:	6018      	str	r0, [r3, #0]
	configASSERT( xReturn );
 8003198:	2800      	cmp	r0, #0
 800319a:	d0de      	beq.n	800315a <xTimerCreateTimerTask+0xe>
}
 800319c:	2001      	movs	r0, #1
 800319e:	b008      	add	sp, #32
 80031a0:	bd10      	pop	{r4, pc}
 80031a2:	bf00      	nop
 80031a4:	20005b4c 	.word	0x20005b4c
 80031a8:	08004eff 	.word	0x08004eff
 80031ac:	08003289 	.word	0x08003289
 80031b0:	20005b50 	.word	0x20005b50

080031b4 <xTimerGenericCommand>:
{
 80031b4:	b530      	push	{r4, r5, lr}
 80031b6:	4615      	mov	r5, r2
 80031b8:	b085      	sub	sp, #20
 80031ba:	461a      	mov	r2, r3
	configASSERT( xTimer );
 80031bc:	4603      	mov	r3, r0
 80031be:	b940      	cbnz	r0, 80031d2 <xTimerGenericCommand+0x1e>
 80031c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031c4:	f383 8811 	msr	BASEPRI, r3
 80031c8:	f3bf 8f6f 	isb	sy
 80031cc:	f3bf 8f4f 	dsb	sy
 80031d0:	e7fe      	b.n	80031d0 <xTimerGenericCommand+0x1c>
	if( xTimerQueue != NULL )
 80031d2:	4c0d      	ldr	r4, [pc, #52]	; (8003208 <xTimerGenericCommand+0x54>)
 80031d4:	6820      	ldr	r0, [r4, #0]
 80031d6:	b180      	cbz	r0, 80031fa <xTimerGenericCommand+0x46>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80031d8:	2905      	cmp	r1, #5
		xMessage.xMessageID = xCommandID;
 80031da:	9101      	str	r1, [sp, #4]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80031dc:	9502      	str	r5, [sp, #8]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80031de:	9303      	str	r3, [sp, #12]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80031e0:	dc0d      	bgt.n	80031fe <xTimerGenericCommand+0x4a>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80031e2:	f7ff ff0f 	bl	8003004 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80031e6:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80031e8:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80031ea:	bf08      	it	eq
 80031ec:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80031ee:	6820      	ldr	r0, [r4, #0]
 80031f0:	bf18      	it	ne
 80031f2:	461a      	movne	r2, r3
 80031f4:	a901      	add	r1, sp, #4
 80031f6:	f7ff f8dd 	bl	80023b4 <xQueueGenericSend>
}
 80031fa:	b005      	add	sp, #20
 80031fc:	bd30      	pop	{r4, r5, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80031fe:	2300      	movs	r3, #0
 8003200:	a901      	add	r1, sp, #4
 8003202:	f7ff f98d 	bl	8002520 <xQueueGenericSendFromISR>
 8003206:	e7f8      	b.n	80031fa <xTimerGenericCommand+0x46>
 8003208:	20005b4c 	.word	0x20005b4c

0800320c <prvSwitchTimerLists>:
{
 800320c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003210:	4d1b      	ldr	r5, [pc, #108]	; (8003280 <prvSwitchTimerLists+0x74>)
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003212:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003216:	682b      	ldr	r3, [r5, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	b932      	cbnz	r2, 800322a <prvSwitchTimerLists+0x1e>
	pxCurrentTimerList = pxOverflowTimerList;
 800321c:	4a19      	ldr	r2, [pc, #100]	; (8003284 <prvSwitchTimerLists+0x78>)
 800321e:	6811      	ldr	r1, [r2, #0]
 8003220:	6029      	str	r1, [r5, #0]
	pxOverflowTimerList = pxTemp;
 8003222:	6013      	str	r3, [r2, #0]
}
 8003224:	b002      	add	sp, #8
 8003226:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800322a:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800322c:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800322e:	681e      	ldr	r6, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003230:	1d27      	adds	r7, r4, #4
 8003232:	4638      	mov	r0, r7
 8003234:	f7fe fcd1 	bl	8001bda <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003238:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800323a:	4620      	mov	r0, r4
 800323c:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800323e:	69e3      	ldr	r3, [r4, #28]
 8003240:	2b01      	cmp	r3, #1
 8003242:	d1e8      	bne.n	8003216 <prvSwitchTimerLists+0xa>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003244:	69a3      	ldr	r3, [r4, #24]
 8003246:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 8003248:	429e      	cmp	r6, r3
 800324a:	d206      	bcs.n	800325a <prvSwitchTimerLists+0x4e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800324c:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800324e:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003250:	4639      	mov	r1, r7
 8003252:	6828      	ldr	r0, [r5, #0]
 8003254:	f7fe fcaa 	bl	8001bac <vListInsert>
 8003258:	e7dd      	b.n	8003216 <prvSwitchTimerLists+0xa>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800325a:	2300      	movs	r3, #0
 800325c:	f8cd 8000 	str.w	r8, [sp]
 8003260:	4632      	mov	r2, r6
 8003262:	4619      	mov	r1, r3
 8003264:	4620      	mov	r0, r4
 8003266:	f7ff ffa5 	bl	80031b4 <xTimerGenericCommand>
				configASSERT( xResult );
 800326a:	2800      	cmp	r0, #0
 800326c:	d1d3      	bne.n	8003216 <prvSwitchTimerLists+0xa>
 800326e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003272:	f383 8811 	msr	BASEPRI, r3
 8003276:	f3bf 8f6f 	isb	sy
 800327a:	f3bf 8f4f 	dsb	sy
 800327e:	e7fe      	b.n	800327e <prvSwitchTimerLists+0x72>
 8003280:	20005a58 	.word	0x20005a58
 8003284:	20005a5c 	.word	0x20005a5c

08003288 <prvTimerTask>:
{
 8003288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800328c:	4d6e      	ldr	r5, [pc, #440]	; (8003448 <prvTimerTask+0x1c0>)
					portYIELD_WITHIN_API();
 800328e:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 8003458 <prvTimerTask+0x1d0>
{
 8003292:	b089      	sub	sp, #36	; 0x24
 8003294:	462f      	mov	r7, r5
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003296:	682b      	ldr	r3, [r5, #0]
 8003298:	f8d3 b000 	ldr.w	fp, [r3]
	if( *pxListWasEmpty == pdFALSE )
 800329c:	f1bb 0f00 	cmp.w	fp, #0
 80032a0:	d043      	beq.n	800332a <prvTimerTask+0xa2>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	f8d3 9000 	ldr.w	r9, [r3]
	vTaskSuspendAll();
 80032a8:	f7ff fc74 	bl	8002b94 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 80032ac:	f7ff fc7a 	bl	8002ba4 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 80032b0:	4b66      	ldr	r3, [pc, #408]	; (800344c <prvTimerTask+0x1c4>)
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	4290      	cmp	r0, r2
	xTimeNow = xTaskGetTickCount();
 80032b6:	4682      	mov	sl, r0
 80032b8:	461e      	mov	r6, r3
	if( xTimeNow < xLastTime )
 80032ba:	d238      	bcs.n	800332e <prvTimerTask+0xa6>
 80032bc:	9303      	str	r3, [sp, #12]
		prvSwitchTimerLists();
 80032be:	f7ff ffa5 	bl	800320c <prvSwitchTimerLists>
 80032c2:	9b03      	ldr	r3, [sp, #12]
		*pxTimerListsWereSwitched = pdTRUE;
 80032c4:	2401      	movs	r4, #1
	xLastTime = xTimeNow;
 80032c6:	f8c3 a000 	str.w	sl, [r3]
		if( xTimerListsWereSwitched == pdFALSE )
 80032ca:	2c00      	cmp	r4, #0
 80032cc:	f040 8082 	bne.w	80033d4 <prvTimerTask+0x14c>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80032d0:	f1bb 0f00 	cmp.w	fp, #0
 80032d4:	d063      	beq.n	800339e <prvTimerTask+0x116>
 80032d6:	45d1      	cmp	r9, sl
 80032d8:	d87a      	bhi.n	80033d0 <prvTimerTask+0x148>
				( void ) xTaskResumeAll();
 80032da:	f7ff fcf9 	bl	8002cd0 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	f8d3 b00c 	ldr.w	fp, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80032e6:	f10b 0004 	add.w	r0, fp, #4
 80032ea:	f7fe fc76 	bl	8001bda <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80032ee:	f8db 301c 	ldr.w	r3, [fp, #28]
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d11d      	bne.n	8003332 <prvTimerTask+0xaa>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80032f6:	f8db 1018 	ldr.w	r1, [fp, #24]
 80032fa:	464b      	mov	r3, r9
 80032fc:	4652      	mov	r2, sl
 80032fe:	4449      	add	r1, r9
 8003300:	4658      	mov	r0, fp
 8003302:	f7ff ff05 	bl	8003110 <prvInsertTimerInActiveList>
 8003306:	b1a0      	cbz	r0, 8003332 <prvTimerTask+0xaa>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003308:	9400      	str	r4, [sp, #0]
 800330a:	4623      	mov	r3, r4
 800330c:	464a      	mov	r2, r9
 800330e:	4621      	mov	r1, r4
 8003310:	4658      	mov	r0, fp
 8003312:	f7ff ff4f 	bl	80031b4 <xTimerGenericCommand>
			configASSERT( xResult );
 8003316:	b960      	cbnz	r0, 8003332 <prvTimerTask+0xaa>
 8003318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800331c:	f383 8811 	msr	BASEPRI, r3
 8003320:	f3bf 8f6f 	isb	sy
 8003324:	f3bf 8f4f 	dsb	sy
 8003328:	e7fe      	b.n	8003328 <prvTimerTask+0xa0>
		xNextExpireTime = ( TickType_t ) 0U;
 800332a:	46d9      	mov	r9, fp
 800332c:	e7bc      	b.n	80032a8 <prvTimerTask+0x20>
		*pxTimerListsWereSwitched = pdFALSE;
 800332e:	2400      	movs	r4, #0
 8003330:	e7c9      	b.n	80032c6 <prvTimerTask+0x3e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003332:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
 8003336:	4658      	mov	r0, fp
 8003338:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800333a:	f8df 9118 	ldr.w	r9, [pc, #280]	; 8003454 <prvTimerTask+0x1cc>
 800333e:	f8d9 0000 	ldr.w	r0, [r9]
 8003342:	2200      	movs	r2, #0
 8003344:	a905      	add	r1, sp, #20
 8003346:	f7ff f94d 	bl	80025e4 <xQueueReceive>
 800334a:	2800      	cmp	r0, #0
 800334c:	d0a3      	beq.n	8003296 <prvTimerTask+0xe>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800334e:	9b05      	ldr	r3, [sp, #20]
 8003350:	2b00      	cmp	r3, #0
 8003352:	dbf4      	blt.n	800333e <prvTimerTask+0xb6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003354:	9c07      	ldr	r4, [sp, #28]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003356:	6963      	ldr	r3, [r4, #20]
 8003358:	b113      	cbz	r3, 8003360 <prvTimerTask+0xd8>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800335a:	1d20      	adds	r0, r4, #4
 800335c:	f7fe fc3d 	bl	8001bda <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8003360:	f7ff fc20 	bl	8002ba4 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8003364:	6833      	ldr	r3, [r6, #0]
 8003366:	4298      	cmp	r0, r3
	xTimeNow = xTaskGetTickCount();
 8003368:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 800336a:	d201      	bcs.n	8003370 <prvTimerTask+0xe8>
		prvSwitchTimerLists();
 800336c:	f7ff ff4e 	bl	800320c <prvSwitchTimerLists>
 8003370:	9a05      	ldr	r2, [sp, #20]
	xLastTime = xTimeNow;
 8003372:	f8c6 b000 	str.w	fp, [r6]
 8003376:	2a09      	cmp	r2, #9
 8003378:	d8e1      	bhi.n	800333e <prvTimerTask+0xb6>
 800337a:	2301      	movs	r3, #1
 800337c:	4093      	lsls	r3, r2
 800337e:	f413 7a04 	ands.w	sl, r3, #528	; 0x210
 8003382:	d14e      	bne.n	8003422 <prvTimerTask+0x19a>
 8003384:	f013 0fc7 	tst.w	r3, #199	; 0xc7
 8003388:	d127      	bne.n	80033da <prvTimerTask+0x152>
 800338a:	069b      	lsls	r3, r3, #26
 800338c:	d5d7      	bpl.n	800333e <prvTimerTask+0xb6>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800338e:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1d3      	bne.n	800333e <prvTimerTask+0xb6>
							vPortFree( pxTimer );
 8003396:	4620      	mov	r0, r4
 8003398:	f7fe fe9a 	bl	80020d0 <vPortFree>
 800339c:	e7cf      	b.n	800333e <prvTimerTask+0xb6>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800339e:	4b2c      	ldr	r3, [pc, #176]	; (8003450 <prvTimerTask+0x1c8>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	fab2 f282 	clz	r2, r2
 80033a8:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80033aa:	4b2a      	ldr	r3, [pc, #168]	; (8003454 <prvTimerTask+0x1cc>)
 80033ac:	eba9 010a 	sub.w	r1, r9, sl
 80033b0:	6818      	ldr	r0, [r3, #0]
 80033b2:	f7ff f9cd 	bl	8002750 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80033b6:	f7ff fc8b 	bl	8002cd0 <xTaskResumeAll>
 80033ba:	2800      	cmp	r0, #0
 80033bc:	d1bd      	bne.n	800333a <prvTimerTask+0xb2>
					portYIELD_WITHIN_API();
 80033be:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80033c2:	f8c8 3000 	str.w	r3, [r8]
 80033c6:	f3bf 8f4f 	dsb	sy
 80033ca:	f3bf 8f6f 	isb	sy
 80033ce:	e7b4      	b.n	800333a <prvTimerTask+0xb2>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80033d0:	4622      	mov	r2, r4
 80033d2:	e7ea      	b.n	80033aa <prvTimerTask+0x122>
			( void ) xTaskResumeAll();
 80033d4:	f7ff fc7c 	bl	8002cd0 <xTaskResumeAll>
 80033d8:	e7af      	b.n	800333a <prvTimerTask+0xb2>
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80033da:	69a1      	ldr	r1, [r4, #24]
 80033dc:	9b06      	ldr	r3, [sp, #24]
 80033de:	465a      	mov	r2, fp
 80033e0:	4419      	add	r1, r3
 80033e2:	4620      	mov	r0, r4
 80033e4:	f7ff fe94 	bl	8003110 <prvInsertTimerInActiveList>
 80033e8:	2800      	cmp	r0, #0
 80033ea:	d0a8      	beq.n	800333e <prvTimerTask+0xb6>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80033ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80033ee:	4620      	mov	r0, r4
 80033f0:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80033f2:	69e3      	ldr	r3, [r4, #28]
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d1a2      	bne.n	800333e <prvTimerTask+0xb6>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80033f8:	69a2      	ldr	r2, [r4, #24]
 80033fa:	9906      	ldr	r1, [sp, #24]
 80033fc:	f8cd a000 	str.w	sl, [sp]
 8003400:	440a      	add	r2, r1
 8003402:	4653      	mov	r3, sl
 8003404:	4651      	mov	r1, sl
 8003406:	4620      	mov	r0, r4
 8003408:	f7ff fed4 	bl	80031b4 <xTimerGenericCommand>
							configASSERT( xResult );
 800340c:	2800      	cmp	r0, #0
 800340e:	d196      	bne.n	800333e <prvTimerTask+0xb6>
 8003410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003414:	f383 8811 	msr	BASEPRI, r3
 8003418:	f3bf 8f6f 	isb	sy
 800341c:	f3bf 8f4f 	dsb	sy
 8003420:	e7fe      	b.n	8003420 <prvTimerTask+0x198>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003422:	9906      	ldr	r1, [sp, #24]
 8003424:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003426:	b941      	cbnz	r1, 800343a <prvTimerTask+0x1b2>
 8003428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800342c:	f383 8811 	msr	BASEPRI, r3
 8003430:	f3bf 8f6f 	isb	sy
 8003434:	f3bf 8f4f 	dsb	sy
 8003438:	e7fe      	b.n	8003438 <prvTimerTask+0x1b0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800343a:	465b      	mov	r3, fp
 800343c:	465a      	mov	r2, fp
 800343e:	4459      	add	r1, fp
 8003440:	4620      	mov	r0, r4
 8003442:	f7ff fe65 	bl	8003110 <prvInsertTimerInActiveList>
 8003446:	e77a      	b.n	800333e <prvTimerTask+0xb6>
 8003448:	20005a58 	.word	0x20005a58
 800344c:	20005b00 	.word	0x20005b00
 8003450:	20005a5c 	.word	0x20005a5c
 8003454:	20005b4c 	.word	0x20005b4c
 8003458:	e000ed04 	.word	0xe000ed04

0800345c <MasterGetFromQueue>:
		uint8_t *tx,
		uint16_t toTransfer,
		uint8_t *rx,
		TickType_t xMaxExpectedBlockTime,
		uint8_t checkEcho)
{
 800345c:	b510      	push	{r4, lr}
	uint8_t transferRes=1;
	uint8_t rxCount=0;

	//printf("<- ");

	if( pdRes=xQueueReceive(rxQueue , rx , xMaxExpectedBlockTime ) == pdTRUE) //portMAX_DELAY
 800345e:	4619      	mov	r1, r3
{
 8003460:	4614      	mov	r4, r2
	if( pdRes=xQueueReceive(rxQueue , rx , xMaxExpectedBlockTime ) == pdTRUE) //portMAX_DELAY
 8003462:	9a02      	ldr	r2, [sp, #8]
 8003464:	f7ff f8be 	bl	80025e4 <xQueueReceive>
 8003468:	2801      	cmp	r0, #1
 800346a:	d104      	bne.n	8003476 <MasterGetFromQueue+0x1a>
		//printf("uxQueueMessagesWaiting=%d\n",uxQueueMessagesWaiting(rxUart));
		//rx[rxCount++] = rr;

		rxCount++;

		if(toTransfer == 0) //    
 800346c:	2c01      	cmp	r4, #1
 800346e:	d903      	bls.n	8003478 <MasterGetFromQueue+0x1c>

	}

	if(pdRes != errQUEUE_EMPTY)
	{
		printf(" !=  errQUEUE_EMPTY\n");
 8003470:	4802      	ldr	r0, [pc, #8]	; (800347c <MasterGetFromQueue+0x20>)
 8003472:	f000 fd87 	bl	8003f84 <puts>

	//printf("rx1 rxCount=%d\n",rxCount);

	//printf("\n");

	return 0;
 8003476:	2000      	movs	r0, #0

}
 8003478:	bd10      	pop	{r4, pc}
 800347a:	bf00      	nop
 800347c:	08004f07 	.word	0x08004f07

08003480 <MastertoUart>:

HAL_StatusTypeDef MastertoUart(
		UART_HandleTypeDef *phuart,
		uint8_t *tx,
		uint16_t toTransfer)
{
 8003480:	b508      	push	{r3, lr}
	HAL_StatusTypeDef res;

	if (res=HAL_UART_Transmit_IT(phuart, (uint8_t *)tx, toTransfer) == HAL_OK)
 8003482:	f7fe f997 	bl	80017b4 <HAL_UART_Transmit_IT>
 8003486:	b110      	cbz	r0, 800348e <MastertoUart+0xe>
		;//printf("Master > HAL_OK\n");
	else if(res = HAL_ERROR)
	{
		printf("Master > HAL_ERROR\n");
 8003488:	4802      	ldr	r0, [pc, #8]	; (8003494 <MastertoUart+0x14>)
 800348a:	f000 fd7b 	bl	8003f84 <puts>
	{
		printf("Master > HAL_BUSY\n");
		return res;
	}
	return res;
}
 800348e:	2001      	movs	r0, #1
 8003490:	bd08      	pop	{r3, pc}
 8003492:	bf00      	nop
 8003494:	08004f2b 	.word	0x08004f2b

08003498 <MasterSendATCommand>:
{
 8003498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800349c:	4607      	mov	r7, r0
	printf("Master ->");
 800349e:	480e      	ldr	r0, [pc, #56]	; (80034d8 <MasterSendATCommand+0x40>)
		printf("%.2X ",tx[ii]);
 80034a0:	f8df 8038 	ldr.w	r8, [pc, #56]	; 80034dc <MasterSendATCommand+0x44>
{
 80034a4:	460c      	mov	r4, r1
 80034a6:	4616      	mov	r6, r2
	printf("Master ->");
 80034a8:	f000 fce4 	bl	8003e74 <iprintf>
	for(int ii=0; ii< toTransfer
 80034ac:	4625      	mov	r5, r4
 80034ae:	1b2b      	subs	r3, r5, r4
 80034b0:	429e      	cmp	r6, r3
 80034b2:	dc0a      	bgt.n	80034ca <MasterSendATCommand+0x32>
	printf("\n");
 80034b4:	200a      	movs	r0, #10
 80034b6:	f000 fcf5 	bl	8003ea4 <putchar>
	if (MastertoUart(huart, (uint8_t *)tx, toTransfer)!= HAL_OK)
 80034ba:	4632      	mov	r2, r6
 80034bc:	4621      	mov	r1, r4
 80034be:	4638      	mov	r0, r7
 80034c0:	f7ff ffde 	bl	8003480 <MastertoUart>
}
 80034c4:	2000      	movs	r0, #0
 80034c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		printf("%.2X ",tx[ii]);
 80034ca:	f815 1b01 	ldrb.w	r1, [r5], #1
 80034ce:	4640      	mov	r0, r8
 80034d0:	f000 fcd0 	bl	8003e74 <iprintf>
 80034d4:	e7eb      	b.n	80034ae <MasterSendATCommand+0x16>
 80034d6:	bf00      	nop
 80034d8:	08004f1b 	.word	0x08004f1b
 80034dc:	08004f25 	.word	0x08004f25

080034e0 <SlaveGetFromQueue>:

uint8_t SlaveGetFromQueue(
		xQueueHandle *rxQueue,
		uint8_t *rx,
		TickType_t xMaxExpectedBlockTime)
{
 80034e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	BaseType_t pdRes;
	uint8_t rr=0;
 80034e4:	ad02      	add	r5, sp, #8
 80034e6:	2400      	movs	r4, #0
 80034e8:	f805 4d01 	strb.w	r4, [r5, #-1]!
{
 80034ec:	4607      	mov	r7, r0
 80034ee:	4689      	mov	r9, r1
 80034f0:	4690      	mov	r8, r2
	uint8_t transferRes=1;
	uint8_t rxCount=0;
	//printf("Slave xQueueReceive\n");
	while( pdRes=xQueueReceive(rxQueue , &rr , xMaxExpectedBlockTime ) == pdTRUE) //portMAX_DELAY
 80034f2:	4642      	mov	r2, r8
 80034f4:	4629      	mov	r1, r5
 80034f6:	4638      	mov	r0, r7
 80034f8:	f7ff f874 	bl	80025e4 <xQueueReceive>
 80034fc:	2801      	cmp	r0, #1
 80034fe:	b2e6      	uxtb	r6, r4
 8003500:	f104 0401 	add.w	r4, r4, #1
 8003504:	d003      	beq.n	800350e <SlaveGetFromQueue+0x2e>
	}

	//printf("Slave rxCount %d\n",rxCount);
	return rxCount;

}
 8003506:	4630      	mov	r0, r6
 8003508:	b003      	add	sp, #12
 800350a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		rx[rxCount++] = rr;
 800350e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003512:	f809 3006 	strb.w	r3, [r9, r6]
 8003516:	e7ec      	b.n	80034f2 <SlaveGetFromQueue+0x12>

08003518 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	HAL_StatusTypeDef res;
	uint8_t jj=0;

	rxQueueMaster = xQueueCreate( 50, sizeof( uint8_t ) );
 800351c:	2200      	movs	r2, #0
{
 800351e:	b087      	sub	sp, #28
	rxQueueMaster = xQueueCreate( 50, sizeof( uint8_t ) );
 8003520:	2101      	movs	r1, #1
 8003522:	2032      	movs	r0, #50	; 0x32
 8003524:	f7fe ff21 	bl	800236a <xQueueGenericCreate>
 8003528:	4f3e      	ldr	r7, [pc, #248]	; (8003624 <StartDefaultTask+0x10c>)
 800352a:	6038      	str	r0, [r7, #0]
	if( rxQueueMaster == NULL )
 800352c:	b910      	cbnz	r0, 8003534 <StartDefaultTask+0x1c>
		printf("Queue was not created and must not be used.\n");
 800352e:	483e      	ldr	r0, [pc, #248]	; (8003628 <StartDefaultTask+0x110>)
 8003530:	f000 fd28 	bl	8003f84 <puts>

	printf("StartDefaultTask\n");
 8003534:	483d      	ldr	r0, [pc, #244]	; (800362c <StartDefaultTask+0x114>)
 8003536:	f000 fd25 	bl	8003f84 <puts>

	for(int ii=0; ii< sizeof(txMaster); ii++)
		txMaster[ii]=ii;
 800353a:	4a3d      	ldr	r2, [pc, #244]	; (8003630 <StartDefaultTask+0x118>)
	for(int ii=0; ii< sizeof(txMaster); ii++)
 800353c:	2300      	movs	r3, #0
 800353e:	4692      	mov	sl, r2
		txMaster[ii]=ii;
 8003540:	b2d9      	uxtb	r1, r3
 8003542:	54d1      	strb	r1, [r2, r3]
	for(int ii=0; ii< sizeof(txMaster); ii++)
 8003544:	3301      	adds	r3, #1
 8003546:	2bc8      	cmp	r3, #200	; 0xc8
 8003548:	d1fa      	bne.n	8003540 <StartDefaultTask+0x28>

	MasterToTransfer=0;

	//    !
	if(res=HAL_UART_Receive_IT(phuartMaster, (uint8_t *)rxMasterISR, 1) == HAL_OK)
 800354a:	4d3a      	ldr	r5, [pc, #232]	; (8003634 <StartDefaultTask+0x11c>)
	MasterToTransfer=0;
 800354c:	4c3a      	ldr	r4, [pc, #232]	; (8003638 <StartDefaultTask+0x120>)
	if(res=HAL_UART_Receive_IT(phuartMaster, (uint8_t *)rxMasterISR, 1) == HAL_OK)
 800354e:	493b      	ldr	r1, [pc, #236]	; (800363c <StartDefaultTask+0x124>)
 8003550:	6828      	ldr	r0, [r5, #0]
	MasterToTransfer=0;
 8003552:	2300      	movs	r3, #0
	if(res=HAL_UART_Receive_IT(phuartMaster, (uint8_t *)rxMasterISR, 1) == HAL_OK)
 8003554:	2201      	movs	r2, #1
	MasterToTransfer=0;
 8003556:	7023      	strb	r3, [r4, #0]
	if(res=HAL_UART_Receive_IT(phuartMaster, (uint8_t *)rxMasterISR, 1) == HAL_OK)
 8003558:	f7fe f94b 	bl	80017f2 <HAL_UART_Receive_IT>
 800355c:	46a8      	mov	r8, r5
 800355e:	b110      	cbz	r0, 8003566 <StartDefaultTask+0x4e>
		; //printf("HAL_OK\n");
	else if(res = HAL_ERROR)
		printf("Master < HAL_ERROR\n");
 8003560:	4837      	ldr	r0, [pc, #220]	; (8003640 <StartDefaultTask+0x128>)
 8003562:	f000 fd0f 	bl	8003f84 <puts>
				vTaskDelay(250);

			printf("\n ---- %d -----\n",jj);
			printf("Master send bytes\n");

			wasReaddenMaster=0;
 8003566:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8003660 <StartDefaultTask+0x148>
	for(int ii=0; ii< sizeof(txMaster); ii++)
 800356a:	2500      	movs	r5, #0
		if(HAL_GPIO_ReadPin(KEY2_GPIO_Port, KEY2_Pin) == GPIO_PIN_SET)
 800356c:	2102      	movs	r1, #2
 800356e:	4835      	ldr	r0, [pc, #212]	; (8003644 <StartDefaultTask+0x12c>)
 8003570:	f7fd f9fe 	bl	8000970 <HAL_GPIO_ReadPin>
 8003574:	2801      	cmp	r0, #1
 8003576:	d131      	bne.n	80035dc <StartDefaultTask+0xc4>
				vTaskDelay(250);
 8003578:	20fa      	movs	r0, #250	; 0xfa
 800357a:	f7ff fc1d 	bl	8002db8 <vTaskDelay>
			printf("\n ---- %d -----\n",jj);
 800357e:	4629      	mov	r1, r5
 8003580:	4831      	ldr	r0, [pc, #196]	; (8003648 <StartDefaultTask+0x130>)
 8003582:	f000 fc77 	bl	8003e74 <iprintf>
			printf("Master send bytes\n");
 8003586:	4831      	ldr	r0, [pc, #196]	; (800364c <StartDefaultTask+0x134>)
 8003588:	f000 fcfc 	bl	8003f84 <puts>
			wasReaddenMaster=0;
 800358c:	2300      	movs	r3, #0
 800358e:	f8a9 3000 	strh.w	r3, [r9]
			MasterToTransfer=11;
 8003592:	230b      	movs	r3, #11
 8003594:	7023      	strb	r3, [r4, #0]

			if(jj*(MasterToTransfer+1) >= sizeof(txMaster) )
 8003596:	7823      	ldrb	r3, [r4, #0]
 8003598:	fb03 5305 	mla	r3, r3, r5, r5
 800359c:	2bc7      	cmp	r3, #199	; 0xc7
 800359e:	dd05      	ble.n	80035ac <StartDefaultTask+0x94>
			{
				MasterToTransfer=jj*(MasterToTransfer+1) -  sizeof(txMaster); ///  
 80035a0:	7823      	ldrb	r3, [r4, #0]
 80035a2:	fb03 5305 	mla	r3, r3, r5, r5
 80035a6:	3338      	adds	r3, #56	; 0x38
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	7023      	strb	r3, [r4, #0]
			}

			if( MasterSendATCommand (phuartMaster, (uint8_t *)(txMaster+jj*MasterToTransfer), MasterToTransfer,(uint8_t *)rx1Master, &wasReaddenMaster,rxQueueMaster, xMaxExpectedBlockTime, echoON) != 1)
 80035ac:	4b28      	ldr	r3, [pc, #160]	; (8003650 <StartDefaultTask+0x138>)
 80035ae:	7821      	ldrb	r1, [r4, #0]
 80035b0:	7822      	ldrb	r2, [r4, #0]
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	9303      	str	r3, [sp, #12]
 80035b6:	2332      	movs	r3, #50	; 0x32
 80035b8:	9302      	str	r3, [sp, #8]
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	9301      	str	r3, [sp, #4]
 80035be:	f8cd 9000 	str.w	r9, [sp]
 80035c2:	fb05 a101 	mla	r1, r5, r1, sl
 80035c6:	4b23      	ldr	r3, [pc, #140]	; (8003654 <StartDefaultTask+0x13c>)
 80035c8:	f8d8 0000 	ldr.w	r0, [r8]
 80035cc:	f7ff ff64 	bl	8003498 <MasterSendATCommand>
				;//printf("result error\n");

			jj++;
 80035d0:	3501      	adds	r5, #1
 80035d2:	b2ed      	uxtb	r5, r5

				printf("\n");
			}
		}

		vTaskDelay(10);
 80035d4:	200a      	movs	r0, #10
 80035d6:	f7ff fbef 	bl	8002db8 <vTaskDelay>
		if(HAL_GPIO_ReadPin(KEY2_GPIO_Port, KEY2_Pin) == GPIO_PIN_SET)
 80035da:	e7c7      	b.n	800356c <StartDefaultTask+0x54>
			MasterToTransfer=0;
 80035dc:	2600      	movs	r6, #0
			received = MasterGetFromQueue(rxQueueMaster, (uint8_t*)txMaster, MasterToTransfer,
 80035de:	2332      	movs	r3, #50	; 0x32
 80035e0:	9300      	str	r3, [sp, #0]
			MasterToTransfer=0;
 80035e2:	7026      	strb	r6, [r4, #0]
			received = MasterGetFromQueue(rxQueueMaster, (uint8_t*)txMaster, MasterToTransfer,
 80035e4:	9601      	str	r6, [sp, #4]
 80035e6:	7822      	ldrb	r2, [r4, #0]
 80035e8:	4b1a      	ldr	r3, [pc, #104]	; (8003654 <StartDefaultTask+0x13c>)
 80035ea:	4911      	ldr	r1, [pc, #68]	; (8003630 <StartDefaultTask+0x118>)
 80035ec:	6838      	ldr	r0, [r7, #0]
 80035ee:	f7ff ff35 	bl	800345c <MasterGetFromQueue>
			if(received > 0)
 80035f2:	4683      	mov	fp, r0
 80035f4:	2800      	cmp	r0, #0
 80035f6:	d0ed      	beq.n	80035d4 <StartDefaultTask+0xbc>
				printf("Master (%d) <- ",received);
 80035f8:	4601      	mov	r1, r0
 80035fa:	4817      	ldr	r0, [pc, #92]	; (8003658 <StartDefaultTask+0x140>)
 80035fc:	f000 fc3a 	bl	8003e74 <iprintf>
					printf("%0.2X ",rx1Master[ii]);
 8003600:	4a14      	ldr	r2, [pc, #80]	; (8003654 <StartDefaultTask+0x13c>)
 8003602:	4b16      	ldr	r3, [pc, #88]	; (800365c <StartDefaultTask+0x144>)
 8003604:	5d91      	ldrb	r1, [r2, r6]
 8003606:	9205      	str	r2, [sp, #20]
 8003608:	4618      	mov	r0, r3
				for(int ii=0; ii< received ; ii++)
 800360a:	3601      	adds	r6, #1
					printf("%0.2X ",rx1Master[ii]);
 800360c:	9304      	str	r3, [sp, #16]
 800360e:	f000 fc31 	bl	8003e74 <iprintf>
				for(int ii=0; ii< received ; ii++)
 8003612:	45b3      	cmp	fp, r6
 8003614:	9b04      	ldr	r3, [sp, #16]
 8003616:	9a05      	ldr	r2, [sp, #20]
 8003618:	dcf4      	bgt.n	8003604 <StartDefaultTask+0xec>
				printf("\n");
 800361a:	200a      	movs	r0, #10
 800361c:	f000 fc42 	bl	8003ea4 <putchar>
 8003620:	e7d8      	b.n	80035d4 <StartDefaultTask+0xbc>
 8003622:	bf00      	nop
 8003624:	20005ba8 	.word	0x20005ba8
 8003628:	0800506e 	.word	0x0800506e
 800362c:	08005003 	.word	0x08005003
 8003630:	20005f20 	.word	0x20005f20
 8003634:	20005f18 	.word	0x20005f18
 8003638:	20005b54 	.word	0x20005b54
 800363c:	20005bb4 	.word	0x20005bb4
 8003640:	08005014 	.word	0x08005014
 8003644:	40020800 	.word	0x40020800
 8003648:	08005027 	.word	0x08005027
 800364c:	08005038 	.word	0x08005038
 8003650:	20000008 	.word	0x20000008
 8003654:	20005cbc 	.word	0x20005cbc
 8003658:	0800504a 	.word	0x0800504a
 800365c:	0800505a 	.word	0x0800505a
 8003660:	20005b56 	.word	0x20005b56

08003664 <StartTask02>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8003664:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	/* USER CODE BEGIN StartTask02 */
	/* Infinite loop */

	HAL_StatusTypeDef res;

	rxQueueSlave = xQueueCreate( 50, sizeof( uint8_t ) );
 8003668:	2200      	movs	r2, #0
 800366a:	2101      	movs	r1, #1
 800366c:	2032      	movs	r0, #50	; 0x32
 800366e:	f7fe fe7c 	bl	800236a <xQueueGenericCreate>
 8003672:	4d20      	ldr	r5, [pc, #128]	; (80036f4 <StartTask02+0x90>)
 8003674:	6028      	str	r0, [r5, #0]
	if( rxQueueSlave == NULL )
 8003676:	b910      	cbnz	r0, 800367e <StartTask02+0x1a>
		printf("rxQueueSlave Queue was not created and must not be used.\n");
 8003678:	481f      	ldr	r0, [pc, #124]	; (80036f8 <StartTask02+0x94>)
 800367a:	f000 fc83 	bl	8003f84 <puts>

	printf("StartTask02 Slave\n");

	//    
	if(res=HAL_UART_Receive_IT(phuartSlave, (uint8_t *)rxSlaveISR, 1) == HAL_OK)
 800367e:	4e1f      	ldr	r6, [pc, #124]	; (80036fc <StartTask02+0x98>)
	printf("StartTask02 Slave\n");
 8003680:	481f      	ldr	r0, [pc, #124]	; (8003700 <StartTask02+0x9c>)
 8003682:	f000 fc7f 	bl	8003f84 <puts>
	if(res=HAL_UART_Receive_IT(phuartSlave, (uint8_t *)rxSlaveISR, 1) == HAL_OK)
 8003686:	2201      	movs	r2, #1
 8003688:	491e      	ldr	r1, [pc, #120]	; (8003704 <StartTask02+0xa0>)
 800368a:	6830      	ldr	r0, [r6, #0]
 800368c:	f7fe f8b1 	bl	80017f2 <HAL_UART_Receive_IT>
 8003690:	b110      	cbz	r0, 8003698 <StartTask02+0x34>
		; //printf("HAL_OK\n");
	else if(res = HAL_ERROR)
		printf("Slave HAL_ERROR\n");
 8003692:	481d      	ldr	r0, [pc, #116]	; (8003708 <StartTask02+0xa4>)
 8003694:	f000 fc76 	bl	8003f84 <puts>
	const TickType_t xMaxExpectedBlockTime = pdMS_TO_TICKS( 250 );

	for(;;)
	{
		uint8_t received=0;
		received = SlaveGetFromQueue(rxQueueSlave, (uint8_t*)rx1Slave,  xMaxExpectedBlockTime);
 8003698:	f8df 8074 	ldr.w	r8, [pc, #116]	; 8003710 <StartTask02+0xac>
		if(received > 0)
		{
			printf("Slave %d -> ",received);
 800369c:	f8df 9074 	ldr.w	r9, [pc, #116]	; 8003714 <StartTask02+0xb0>

			for(int ii=0; ii< received ; ii++)
			{
				printf("%0.2X ",rx1Slave[ii]);
 80036a0:	f8df a074 	ldr.w	sl, [pc, #116]	; 8003718 <StartTask02+0xb4>
		received = SlaveGetFromQueue(rxQueueSlave, (uint8_t*)rx1Slave,  xMaxExpectedBlockTime);
 80036a4:	6828      	ldr	r0, [r5, #0]
 80036a6:	22fa      	movs	r2, #250	; 0xfa
 80036a8:	4641      	mov	r1, r8
 80036aa:	f7ff ff19 	bl	80034e0 <SlaveGetFromQueue>
		if(received > 0)
 80036ae:	4607      	mov	r7, r0
 80036b0:	b1d8      	cbz	r0, 80036ea <StartTask02+0x86>
			printf("Slave %d -> ",received);
 80036b2:	4601      	mov	r1, r0
 80036b4:	4648      	mov	r0, r9
 80036b6:	f000 fbdd 	bl	8003e74 <iprintf>
				txSlave[ii]=rx1Slave[ii];
 80036ba:	f8df b050 	ldr.w	fp, [pc, #80]	; 800370c <StartTask02+0xa8>
			for(int ii=0; ii< received ; ii++)
 80036be:	2400      	movs	r4, #0
				printf("%0.2X ",rx1Slave[ii]);
 80036c0:	f818 1004 	ldrb.w	r1, [r8, r4]
 80036c4:	4650      	mov	r0, sl
 80036c6:	f000 fbd5 	bl	8003e74 <iprintf>
				txSlave[ii]=rx1Slave[ii];
 80036ca:	f818 3004 	ldrb.w	r3, [r8, r4]
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	f80b 3004 	strb.w	r3, [fp, r4]
			for(int ii=0; ii< received ; ii++)
 80036d4:	3401      	adds	r4, #1
 80036d6:	42a7      	cmp	r7, r4
 80036d8:	dcf2      	bgt.n	80036c0 <StartTask02+0x5c>
			}

			printf("\n");
 80036da:	200a      	movs	r0, #10
 80036dc:	f000 fbe2 	bl	8003ea4 <putchar>

			if (MastertoUart(phuartSlave, (uint8_t *)txSlave,received ) != HAL_OK)
 80036e0:	b2ba      	uxth	r2, r7
 80036e2:	490a      	ldr	r1, [pc, #40]	; (800370c <StartTask02+0xa8>)
 80036e4:	6830      	ldr	r0, [r6, #0]
 80036e6:	f7ff fecb 	bl	8003480 <MastertoUart>
				;

		}

		vTaskDelay(1);
 80036ea:	2001      	movs	r0, #1
 80036ec:	f7ff fb64 	bl	8002db8 <vTaskDelay>
	{
 80036f0:	e7d8      	b.n	80036a4 <StartTask02+0x40>
 80036f2:	bf00      	nop
 80036f4:	20005f1c 	.word	0x20005f1c
 80036f8:	08005061 	.word	0x08005061
 80036fc:	20005bb0 	.word	0x20005bb0
 8003700:	0800509a 	.word	0x0800509a
 8003704:	20005e50 	.word	0x20005e50
 8003708:	080050ac 	.word	0x080050ac
 800370c:	20005fe8 	.word	0x20005fe8
 8003710:	20005d84 	.word	0x20005d84
 8003714:	080050bc 	.word	0x080050bc
 8003718:	0800505a 	.word	0x0800505a

0800371c <SystemClock_Config>:
{
 800371c:	b530      	push	{r4, r5, lr}
 800371e:	b095      	sub	sp, #84	; 0x54
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003720:	2230      	movs	r2, #48	; 0x30
 8003722:	2100      	movs	r1, #0
 8003724:	a808      	add	r0, sp, #32
 8003726:	f000 fb9c 	bl	8003e62 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800372a:	2100      	movs	r1, #0
 800372c:	2214      	movs	r2, #20
 800372e:	a803      	add	r0, sp, #12
 8003730:	f000 fb97 	bl	8003e62 <memset>
	__HAL_RCC_PWR_CLK_ENABLE();
 8003734:	2400      	movs	r4, #0
 8003736:	4b1c      	ldr	r3, [pc, #112]	; (80037a8 <SystemClock_Config+0x8c>)
 8003738:	9401      	str	r4, [sp, #4]
 800373a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800373c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003740:	641a      	str	r2, [r3, #64]	; 0x40
 8003742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003744:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003748:	9301      	str	r3, [sp, #4]
 800374a:	9b01      	ldr	r3, [sp, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800374c:	4b17      	ldr	r3, [pc, #92]	; (80037ac <SystemClock_Config+0x90>)
 800374e:	9402      	str	r4, [sp, #8]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003756:	601a      	str	r2, [r3, #0]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800375e:	9302      	str	r3, [sp, #8]
 8003760:	9b02      	ldr	r3, [sp, #8]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003762:	2301      	movs	r3, #1
 8003764:	9308      	str	r3, [sp, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003766:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800376a:	9309      	str	r3, [sp, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800376c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003770:	2502      	movs	r5, #2
	RCC_OscInitStruct.PLL.PLLN = 168;
 8003772:	22a8      	movs	r2, #168	; 0xa8
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003774:	930f      	str	r3, [sp, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003776:	a808      	add	r0, sp, #32
	RCC_OscInitStruct.PLL.PLLM = 4;
 8003778:	2304      	movs	r3, #4
 800377a:	9310      	str	r3, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 800377c:	9211      	str	r2, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 4;
 800377e:	9313      	str	r3, [sp, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003780:	950e      	str	r5, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003782:	9512      	str	r5, [sp, #72]	; 0x48
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003784:	f7fd f906 	bl	8000994 <HAL_RCC_OscConfig>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003788:	230f      	movs	r3, #15
 800378a:	9303      	str	r3, [sp, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800378c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003790:	9306      	str	r3, [sp, #24]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003792:	2105      	movs	r1, #5
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003794:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003798:	a803      	add	r0, sp, #12
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800379a:	9504      	str	r5, [sp, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800379c:	9405      	str	r4, [sp, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800379e:	9307      	str	r3, [sp, #28]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80037a0:	f7fd fb1e 	bl	8000de0 <HAL_RCC_ClockConfig>
}
 80037a4:	b015      	add	sp, #84	; 0x54
 80037a6:	bd30      	pop	{r4, r5, pc}
 80037a8:	40023800 	.word	0x40023800
 80037ac:	40007000 	.word	0x40007000

080037b0 <main>:
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b096      	sub	sp, #88	; 0x58
	HAL_Init();
 80037b4:	f7fc fee4 	bl	8000580 <HAL_Init>
	SystemClock_Config();
 80037b8:	f7ff ffb0 	bl	800371c <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037bc:	2214      	movs	r2, #20
 80037be:	2100      	movs	r1, #0
 80037c0:	a80d      	add	r0, sp, #52	; 0x34
 80037c2:	f000 fb4e 	bl	8003e62 <memset>
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80037c6:	2400      	movs	r4, #0
 80037c8:	4b3f      	ldr	r3, [pc, #252]	; (80038c8 <main+0x118>)
 80037ca:	9400      	str	r4, [sp, #0]
 80037cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	huart2.Instance = USART2;
 80037ce:	4e3f      	ldr	r6, [pc, #252]	; (80038cc <main+0x11c>)
	HAL_GPIO_Init(KEY2_GPIO_Port, &GPIO_InitStruct);
 80037d0:	483f      	ldr	r0, [pc, #252]	; (80038d0 <main+0x120>)
	huart3.Instance = USART3;
 80037d2:	4d40      	ldr	r5, [pc, #256]	; (80038d4 <main+0x124>)
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80037d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80037d8:	631a      	str	r2, [r3, #48]	; 0x30
 80037da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037dc:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80037e0:	9200      	str	r2, [sp, #0]
 80037e2:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80037e4:	9401      	str	r4, [sp, #4]
 80037e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037e8:	f042 0204 	orr.w	r2, r2, #4
 80037ec:	631a      	str	r2, [r3, #48]	; 0x30
 80037ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037f0:	f002 0204 	and.w	r2, r2, #4
 80037f4:	9201      	str	r2, [sp, #4]
 80037f6:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80037f8:	9402      	str	r4, [sp, #8]
 80037fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037fc:	f042 0201 	orr.w	r2, r2, #1
 8003800:	631a      	str	r2, [r3, #48]	; 0x30
 8003802:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003804:	f002 0201 	and.w	r2, r2, #1
 8003808:	9202      	str	r2, [sp, #8]
 800380a:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800380c:	9403      	str	r4, [sp, #12]
 800380e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003810:	f042 0202 	orr.w	r2, r2, #2
 8003814:	631a      	str	r2, [r3, #48]	; 0x30
 8003816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	9303      	str	r3, [sp, #12]
	HAL_GPIO_Init(KEY2_GPIO_Port, &GPIO_InitStruct);
 800381e:	a90d      	add	r1, sp, #52	; 0x34
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003820:	9b03      	ldr	r3, [sp, #12]
	GPIO_InitStruct.Pin = KEY2_Pin;
 8003822:	2302      	movs	r3, #2
 8003824:	930d      	str	r3, [sp, #52]	; 0x34
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003826:	930f      	str	r3, [sp, #60]	; 0x3c
	HAL_GPIO_Init(KEY2_GPIO_Port, &GPIO_InitStruct);
 8003828:	f7fc ff5c 	bl	80006e4 <HAL_GPIO_Init>
	huart2.Init.BaudRate = 115200;
 800382c:	4b2a      	ldr	r3, [pc, #168]	; (80038d8 <main+0x128>)
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800382e:	60b4      	str	r4, [r6, #8]
	huart2.Init.BaudRate = 115200;
 8003830:	f44f 38e1 	mov.w	r8, #115200	; 0x1c200
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003834:	270c      	movs	r7, #12
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8003836:	4630      	mov	r0, r6
	huart2.Init.BaudRate = 115200;
 8003838:	e886 0108 	stmia.w	r6, {r3, r8}
	huart2.Init.StopBits = UART_STOPBITS_1;
 800383c:	60f4      	str	r4, [r6, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800383e:	6134      	str	r4, [r6, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003840:	6177      	str	r7, [r6, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003842:	61b4      	str	r4, [r6, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003844:	61f4      	str	r4, [r6, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8003846:	f7fd ff33 	bl	80016b0 <HAL_UART_Init>
	huart3.Instance = USART3;
 800384a:	4b24      	ldr	r3, [pc, #144]	; (80038dc <main+0x12c>)
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800384c:	60ac      	str	r4, [r5, #8]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 800384e:	4628      	mov	r0, r5
	huart3.Init.BaudRate = 115200;
 8003850:	e885 0108 	stmia.w	r5, {r3, r8}
	huart3.Init.StopBits = UART_STOPBITS_1;
 8003854:	60ec      	str	r4, [r5, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8003856:	612c      	str	r4, [r5, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8003858:	616f      	str	r7, [r5, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800385a:	61ac      	str	r4, [r5, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800385c:	61ec      	str	r4, [r5, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 800385e:	f7fd ff27 	bl	80016b0 <HAL_UART_Init>
	phuartMaster=(UART_HandleTypeDef *)&huart2;
 8003862:	4b1f      	ldr	r3, [pc, #124]	; (80038e0 <main+0x130>)
	printf(" start\n");
 8003864:	481f      	ldr	r0, [pc, #124]	; (80038e4 <main+0x134>)
	phuartMaster=(UART_HandleTypeDef *)&huart2;
 8003866:	601e      	str	r6, [r3, #0]
	phuartSlave=(UART_HandleTypeDef *)&huart3;
 8003868:	4b1f      	ldr	r3, [pc, #124]	; (80038e8 <main+0x138>)
 800386a:	601d      	str	r5, [r3, #0]
	printf(" start\n");
 800386c:	f000 fb8a 	bl	8003f84 <puts>
	osKernelInitialize(); // Initialize CMSIS-RTOS
 8003870:	f7fe f8cc 	bl	8001a0c <osKernelInitialize>
	printf("xSemaphoreCreateBinary \n");
 8003874:	481d      	ldr	r0, [pc, #116]	; (80038ec <main+0x13c>)
 8003876:	f000 fb85 	bl	8003f84 <puts>
	const osThreadAttr_t defaultTask_attributes = {
 800387a:	2224      	movs	r2, #36	; 0x24
 800387c:	4621      	mov	r1, r4
 800387e:	a804      	add	r0, sp, #16
 8003880:	f000 faef 	bl	8003e62 <memset>
 8003884:	4b1a      	ldr	r3, [pc, #104]	; (80038f0 <main+0x140>)
 8003886:	9304      	str	r3, [sp, #16]
 8003888:	f44f 7500 	mov.w	r5, #512	; 0x200
 800388c:	2318      	movs	r3, #24
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800388e:	aa04      	add	r2, sp, #16
 8003890:	4621      	mov	r1, r4
 8003892:	4818      	ldr	r0, [pc, #96]	; (80038f4 <main+0x144>)
	const osThreadAttr_t defaultTask_attributes = {
 8003894:	930a      	str	r3, [sp, #40]	; 0x28
 8003896:	9509      	str	r5, [sp, #36]	; 0x24
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8003898:	f7fe f8f4 	bl	8001a84 <osThreadNew>
 800389c:	4b16      	ldr	r3, [pc, #88]	; (80038f8 <main+0x148>)
	const osThreadAttr_t myTask02_attributes = {
 800389e:	2224      	movs	r2, #36	; 0x24
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80038a0:	6018      	str	r0, [r3, #0]
	const osThreadAttr_t myTask02_attributes = {
 80038a2:	4621      	mov	r1, r4
 80038a4:	a80d      	add	r0, sp, #52	; 0x34
 80038a6:	f000 fadc 	bl	8003e62 <memset>
 80038aa:	4b14      	ldr	r3, [pc, #80]	; (80038fc <main+0x14c>)
 80038ac:	930d      	str	r3, [sp, #52]	; 0x34
	myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 80038ae:	aa0d      	add	r2, sp, #52	; 0x34
	const osThreadAttr_t myTask02_attributes = {
 80038b0:	2319      	movs	r3, #25
	myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 80038b2:	4621      	mov	r1, r4
 80038b4:	4812      	ldr	r0, [pc, #72]	; (8003900 <main+0x150>)
	const osThreadAttr_t myTask02_attributes = {
 80038b6:	9313      	str	r3, [sp, #76]	; 0x4c
 80038b8:	9512      	str	r5, [sp, #72]	; 0x48
	myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 80038ba:	f7fe f8e3 	bl	8001a84 <osThreadNew>
 80038be:	4b11      	ldr	r3, [pc, #68]	; (8003904 <main+0x154>)
 80038c0:	6018      	str	r0, [r3, #0]
	osKernelStart();
 80038c2:	f7fe f8bf 	bl	8001a44 <osKernelStart>
 80038c6:	e7fe      	b.n	80038c6 <main+0x116>
 80038c8:	40023800 	.word	0x40023800
 80038cc:	200060b0 	.word	0x200060b0
 80038d0:	40020800 	.word	0x40020800
 80038d4:	20005c7c 	.word	0x20005c7c
 80038d8:	40004400 	.word	0x40004400
 80038dc:	40004800 	.word	0x40004800
 80038e0:	20005f18 	.word	0x20005f18
 80038e4:	080050c9 	.word	0x080050c9
 80038e8:	20005bb0 	.word	0x20005bb0
 80038ec:	080050d0 	.word	0x080050d0
 80038f0:	080050e8 	.word	0x080050e8
 80038f4:	08003519 	.word	0x08003519
 80038f8:	20005bac 	.word	0x20005bac
 80038fc:	080050f4 	.word	0x080050f4
 8003900:	08003665 	.word	0x08003665
 8003904:	20005e4c 	.word	0x20005e4c

08003908 <HAL_UART_TxCpltCallback>:
{
 8003908:	b410      	push	{r4}
	if (huart-> Instance == USART2)
 800390a:	6803      	ldr	r3, [r0, #0]
 800390c:	4c12      	ldr	r4, [pc, #72]	; (8003958 <HAL_UART_TxCpltCallback+0x50>)
	uint16_t TxXferCount=huart->TxXferCount;
 800390e:	8cc2      	ldrh	r2, [r0, #38]	; 0x26
	uint16_t TxXferSize=huart->TxXferSize;
 8003910:	8c81      	ldrh	r1, [r0, #36]	; 0x24
	if (huart-> Instance == USART2)
 8003912:	42a3      	cmp	r3, r4
	uint16_t TxXferCount=huart->TxXferCount;
 8003914:	b292      	uxth	r2, r2
	if (huart-> Instance == USART2)
 8003916:	d10e      	bne.n	8003936 <HAL_UART_TxCpltCallback+0x2e>
		if(TxXferSize == 0 ) // - 
 8003918:	b931      	cbnz	r1, 8003928 <HAL_UART_TxCpltCallback+0x20>
			HAL_UART_Transmit_IT(huart, (uint8_t *)(txMaster),MasterToTransfer);
 800391a:	4b10      	ldr	r3, [pc, #64]	; (800395c <HAL_UART_TxCpltCallback+0x54>)
 800391c:	4910      	ldr	r1, [pc, #64]	; (8003960 <HAL_UART_TxCpltCallback+0x58>)
 800391e:	781a      	ldrb	r2, [r3, #0]
}
 8003920:	f85d 4b04 	ldr.w	r4, [sp], #4
				HAL_UART_Transmit_IT(huart, (uint8_t *)(txSlave+TxXferSize-TxXferCount),TxXferCount);
 8003924:	f7fd bf46 	b.w	80017b4 <HAL_UART_Transmit_IT>
		else if (TxXferSize > 0 & TxXferCount < TxXferSize)
 8003928:	428a      	cmp	r2, r1
 800392a:	d212      	bcs.n	8003952 <HAL_UART_TxCpltCallback+0x4a>
			if(TxXferCount>0)
 800392c:	b18a      	cbz	r2, 8003952 <HAL_UART_TxCpltCallback+0x4a>
				HAL_UART_Transmit_IT(huart, (uint8_t *)(txMaster+TxXferSize-TxXferCount),TxXferCount);
 800392e:	4b0c      	ldr	r3, [pc, #48]	; (8003960 <HAL_UART_TxCpltCallback+0x58>)
 8003930:	1a89      	subs	r1, r1, r2
				HAL_UART_Transmit_IT(huart, (uint8_t *)(txSlave+TxXferSize-TxXferCount),TxXferCount);
 8003932:	4419      	add	r1, r3
 8003934:	e7f4      	b.n	8003920 <HAL_UART_TxCpltCallback+0x18>
	else if (huart-> Instance == USART3) // SLAVE
 8003936:	4c0b      	ldr	r4, [pc, #44]	; (8003964 <HAL_UART_TxCpltCallback+0x5c>)
 8003938:	42a3      	cmp	r3, r4
 800393a:	d10a      	bne.n	8003952 <HAL_UART_TxCpltCallback+0x4a>
		if(TxXferSize == 0 ) // - 
 800393c:	b919      	cbnz	r1, 8003946 <HAL_UART_TxCpltCallback+0x3e>
			HAL_UART_Transmit_IT(huart, (uint8_t *)(txSlave),SlaveToTransfer);
 800393e:	4b0a      	ldr	r3, [pc, #40]	; (8003968 <HAL_UART_TxCpltCallback+0x60>)
 8003940:	490a      	ldr	r1, [pc, #40]	; (800396c <HAL_UART_TxCpltCallback+0x64>)
 8003942:	781a      	ldrb	r2, [r3, #0]
 8003944:	e7ec      	b.n	8003920 <HAL_UART_TxCpltCallback+0x18>
		else if (TxXferSize > 0 & TxXferCount < TxXferSize)
 8003946:	428a      	cmp	r2, r1
 8003948:	d203      	bcs.n	8003952 <HAL_UART_TxCpltCallback+0x4a>
			if(TxXferCount>0)
 800394a:	b112      	cbz	r2, 8003952 <HAL_UART_TxCpltCallback+0x4a>
				HAL_UART_Transmit_IT(huart, (uint8_t *)(txSlave+TxXferSize-TxXferCount),TxXferCount);
 800394c:	1a89      	subs	r1, r1, r2
 800394e:	4b07      	ldr	r3, [pc, #28]	; (800396c <HAL_UART_TxCpltCallback+0x64>)
 8003950:	e7ef      	b.n	8003932 <HAL_UART_TxCpltCallback+0x2a>
}
 8003952:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003956:	4770      	bx	lr
 8003958:	40004400 	.word	0x40004400
 800395c:	20005b54 	.word	0x20005b54
 8003960:	20005f20 	.word	0x20005f20
 8003964:	40004800 	.word	0x40004800
 8003968:	20005b55 	.word	0x20005b55
 800396c:	20005fe8 	.word	0x20005fe8

08003970 <HAL_UART_RxCpltCallback>:
	if (huart-> Instance == USART2)
 8003970:	6803      	ldr	r3, [r0, #0]
 8003972:	4a30      	ldr	r2, [pc, #192]	; (8003a34 <HAL_UART_RxCpltCallback+0xc4>)
 8003974:	4293      	cmp	r3, r2
{
 8003976:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800397a:	4604      	mov	r4, r0
	if (huart-> Instance == USART2)
 800397c:	d12d      	bne.n	80039da <HAL_UART_RxCpltCallback+0x6a>
		uint16_t RxXferCount=huart->RxXferCount;
 800397e:	8dc6      	ldrh	r6, [r0, #46]	; 0x2e
		uint16_t RxXferSize=huart->RxXferSize;
 8003980:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
		uint16_t RxXferCount=huart->RxXferCount;
 8003982:	b2b6      	uxth	r6, r6
		if(RxXferSize == 0) //   
 8003984:	b953      	cbnz	r3, 800399c <HAL_UART_RxCpltCallback+0x2c>
			printf("HAL_UART_RxCpltCallback Master????");
 8003986:	482c      	ldr	r0, [pc, #176]	; (8003a38 <HAL_UART_RxCpltCallback+0xc8>)
 8003988:	f000 fa74 	bl	8003e74 <iprintf>
		HAL_UART_Receive_IT(huart, (uint8_t *)(rxMasterISR),1);
 800398c:	492b      	ldr	r1, [pc, #172]	; (8003a3c <HAL_UART_RxCpltCallback+0xcc>)
 800398e:	2201      	movs	r2, #1
		HAL_UART_Receive_IT(huart, (uint8_t *)(rxSlaveISR),1);
 8003990:	4620      	mov	r0, r4
 8003992:	f7fd ff2e 	bl	80017f2 <HAL_UART_Receive_IT>
}
 8003996:	b002      	add	sp, #8
 8003998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		else if(RxXferSize > 0 && RxXferCount < RxXferSize)
 800399c:	429e      	cmp	r6, r3
 800399e:	d2f5      	bcs.n	800398c <HAL_UART_RxCpltCallback+0x1c>
			xHigherPriorityTaskWoken = pdFALSE; // We have not woken a task at the start of the ISR.
 80039a0:	2500      	movs	r5, #0
				xQueueSendToBackFromISR(rxQueueMaster, &rxMasterISR[ii], &xHigherPriorityTaskWoken );
 80039a2:	4f26      	ldr	r7, [pc, #152]	; (8003a3c <HAL_UART_RxCpltCallback+0xcc>)
 80039a4:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8003a50 <HAL_UART_RxCpltCallback+0xe0>
			xHigherPriorityTaskWoken = pdFALSE; // We have not woken a task at the start of the ISR.
 80039a8:	9501      	str	r5, [sp, #4]
			for(int ii=0; ii<  (RxXferSize-RxXferCount); ii++)
 80039aa:	1b9e      	subs	r6, r3, r6
 80039ac:	42b5      	cmp	r5, r6
 80039ae:	db0b      	blt.n	80039c8 <HAL_UART_RxCpltCallback+0x58>
			if( xHigherPriorityTaskWoken )
 80039b0:	9b01      	ldr	r3, [sp, #4]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d0ea      	beq.n	800398c <HAL_UART_RxCpltCallback+0x1c>
				portYIELD_FROM_ISR(xHigherPriorityTaskWoken); // ARM7
 80039b6:	4b22      	ldr	r3, [pc, #136]	; (8003a40 <HAL_UART_RxCpltCallback+0xd0>)
 80039b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039bc:	601a      	str	r2, [r3, #0]
 80039be:	f3bf 8f4f 	dsb	sy
 80039c2:	f3bf 8f6f 	isb	sy
 80039c6:	e7e1      	b.n	800398c <HAL_UART_RxCpltCallback+0x1c>
				xQueueSendToBackFromISR(rxQueueMaster, &rxMasterISR[ii], &xHigherPriorityTaskWoken );
 80039c8:	1979      	adds	r1, r7, r5
 80039ca:	2300      	movs	r3, #0
 80039cc:	aa01      	add	r2, sp, #4
 80039ce:	f8d8 0000 	ldr.w	r0, [r8]
 80039d2:	f7fe fda5 	bl	8002520 <xQueueGenericSendFromISR>
			for(int ii=0; ii<  (RxXferSize-RxXferCount); ii++)
 80039d6:	3501      	adds	r5, #1
 80039d8:	e7e8      	b.n	80039ac <HAL_UART_RxCpltCallback+0x3c>
	else if (huart-> Instance == USART3)
 80039da:	4a1a      	ldr	r2, [pc, #104]	; (8003a44 <HAL_UART_RxCpltCallback+0xd4>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d1da      	bne.n	8003996 <HAL_UART_RxCpltCallback+0x26>
		uint16_t RxXferCount=huart->RxXferCount;
 80039e0:	8dc6      	ldrh	r6, [r0, #46]	; 0x2e
		uint16_t RxXferSize=huart->RxXferSize;
 80039e2:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
		uint16_t RxXferCount=huart->RxXferCount;
 80039e4:	b2b6      	uxth	r6, r6
		if(RxXferSize == 0) //   
 80039e6:	b92b      	cbnz	r3, 80039f4 <HAL_UART_RxCpltCallback+0x84>
			printf("HAL_UART_RxCpltCallback Slave????");
 80039e8:	4817      	ldr	r0, [pc, #92]	; (8003a48 <HAL_UART_RxCpltCallback+0xd8>)
 80039ea:	f000 fa43 	bl	8003e74 <iprintf>
		HAL_UART_Receive_IT(huart, (uint8_t *)(rxSlaveISR),1);
 80039ee:	2201      	movs	r2, #1
 80039f0:	4916      	ldr	r1, [pc, #88]	; (8003a4c <HAL_UART_RxCpltCallback+0xdc>)
 80039f2:	e7cd      	b.n	8003990 <HAL_UART_RxCpltCallback+0x20>
		else if(RxXferSize > 0 && RxXferCount < RxXferSize)
 80039f4:	429e      	cmp	r6, r3
 80039f6:	d2fa      	bcs.n	80039ee <HAL_UART_RxCpltCallback+0x7e>
			xHigherPriorityTaskWoken = pdFALSE; // We have not woken a task at the start of the ISR.
 80039f8:	2500      	movs	r5, #0
				xQueueSendToBackFromISR(rxQueueSlave, &rxSlaveISR[ii], &xHigherPriorityTaskWoken );
 80039fa:	4f14      	ldr	r7, [pc, #80]	; (8003a4c <HAL_UART_RxCpltCallback+0xdc>)
 80039fc:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8003a54 <HAL_UART_RxCpltCallback+0xe4>
			xHigherPriorityTaskWoken = pdFALSE; // We have not woken a task at the start of the ISR.
 8003a00:	9501      	str	r5, [sp, #4]
			for(int ii=0; ii<  (RxXferSize-RxXferCount); ii++)
 8003a02:	1b9e      	subs	r6, r3, r6
 8003a04:	42b5      	cmp	r5, r6
 8003a06:	db0b      	blt.n	8003a20 <HAL_UART_RxCpltCallback+0xb0>
			if( xHigherPriorityTaskWoken )
 8003a08:	9b01      	ldr	r3, [sp, #4]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d0ef      	beq.n	80039ee <HAL_UART_RxCpltCallback+0x7e>
				portYIELD_FROM_ISR(xHigherPriorityTaskWoken); // ARM7
 8003a0e:	4b0c      	ldr	r3, [pc, #48]	; (8003a40 <HAL_UART_RxCpltCallback+0xd0>)
 8003a10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a14:	601a      	str	r2, [r3, #0]
 8003a16:	f3bf 8f4f 	dsb	sy
 8003a1a:	f3bf 8f6f 	isb	sy
 8003a1e:	e7e6      	b.n	80039ee <HAL_UART_RxCpltCallback+0x7e>
				xQueueSendToBackFromISR(rxQueueSlave, &rxSlaveISR[ii], &xHigherPriorityTaskWoken );
 8003a20:	1979      	adds	r1, r7, r5
 8003a22:	2300      	movs	r3, #0
 8003a24:	aa01      	add	r2, sp, #4
 8003a26:	f8d8 0000 	ldr.w	r0, [r8]
 8003a2a:	f7fe fd79 	bl	8002520 <xQueueGenericSendFromISR>
			for(int ii=0; ii<  (RxXferSize-RxXferCount); ii++)
 8003a2e:	3501      	adds	r5, #1
 8003a30:	e7e8      	b.n	8003a04 <HAL_UART_RxCpltCallback+0x94>
 8003a32:	bf00      	nop
 8003a34:	40004400 	.word	0x40004400
 8003a38:	08004fbe 	.word	0x08004fbe
 8003a3c:	20005bb4 	.word	0x20005bb4
 8003a40:	e000ed04 	.word	0xe000ed04
 8003a44:	40004800 	.word	0x40004800
 8003a48:	08004fe1 	.word	0x08004fe1
 8003a4c:	20005e50 	.word	0x20005e50
 8003a50:	20005ba8 	.word	0x20005ba8
 8003a54:	20005f1c 	.word	0x20005f1c

08003a58 <HAL_UART_ErrorCallback>:
{
 8003a58:	b538      	push	{r3, r4, r5, lr}
	if (huart-> Instance == USART2)
 8003a5a:	4a14      	ldr	r2, [pc, #80]	; (8003aac <HAL_UART_ErrorCallback+0x54>)
 8003a5c:	6803      	ldr	r3, [r0, #0]
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d10c      	bne.n	8003a7c <HAL_UART_ErrorCallback+0x24>
		uint16_t TxXferCount=huart->TxXferCount;
 8003a62:	8cc4      	ldrh	r4, [r0, #38]	; 0x26
		uint16_t TxXferSize=huart->TxXferSize;
 8003a64:	8c85      	ldrh	r5, [r0, #36]	; 0x24
		printf("> HAL_UART_ErrorCallback USART2\n");
 8003a66:	4812      	ldr	r0, [pc, #72]	; (8003ab0 <HAL_UART_ErrorCallback+0x58>)
		uint16_t TxXferCount=huart->TxXferCount;
 8003a68:	b2a4      	uxth	r4, r4
		printf("> HAL_UART_ErrorCallback USART2\n");
 8003a6a:	f000 fa8b 	bl	8003f84 <puts>
		printf("> TxXferCount=%d TxXferSize=%d\n",TxXferCount,TxXferSize);
 8003a6e:	462a      	mov	r2, r5
 8003a70:	4621      	mov	r1, r4
 8003a72:	4810      	ldr	r0, [pc, #64]	; (8003ab4 <HAL_UART_ErrorCallback+0x5c>)
}
 8003a74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		printf("> TxXferCount=%d TxXferSize=%d\n",TxXferCount,TxXferSize);
 8003a78:	f000 b9fc 	b.w	8003e74 <iprintf>
	else if (huart-> Instance == USART3)
 8003a7c:	4a0e      	ldr	r2, [pc, #56]	; (8003ab8 <HAL_UART_ErrorCallback+0x60>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d112      	bne.n	8003aa8 <HAL_UART_ErrorCallback+0x50>
		uint16_t RxXferCount=huart->RxXferCount;
 8003a82:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
		uint16_t RxXferSize=huart->RxXferSize;
 8003a84:	8d85      	ldrh	r5, [r0, #44]	; 0x2c
		printf("< HAL_UART_ErrorCallback USART3\n");
 8003a86:	480d      	ldr	r0, [pc, #52]	; (8003abc <HAL_UART_ErrorCallback+0x64>)
		uint16_t RxXferCount=huart->RxXferCount;
 8003a88:	b2a4      	uxth	r4, r4
		printf("< HAL_UART_ErrorCallback USART3\n");
 8003a8a:	f000 fa7b 	bl	8003f84 <puts>
		printf("< RxXferCount=%d RxXferSize=%d\n",RxXferCount,RxXferSize);
 8003a8e:	462a      	mov	r2, r5
 8003a90:	4621      	mov	r1, r4
 8003a92:	480b      	ldr	r0, [pc, #44]	; (8003ac0 <HAL_UART_ErrorCallback+0x68>)
 8003a94:	f000 f9ee 	bl	8003e74 <iprintf>
		HAL_UART_Receive_IT(phuartSlave, (uint8_t *)(rxSlaveISR),1);
 8003a98:	4b0a      	ldr	r3, [pc, #40]	; (8003ac4 <HAL_UART_ErrorCallback+0x6c>)
 8003a9a:	490b      	ldr	r1, [pc, #44]	; (8003ac8 <HAL_UART_ErrorCallback+0x70>)
 8003a9c:	6818      	ldr	r0, [r3, #0]
 8003a9e:	2201      	movs	r2, #1
}
 8003aa0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_UART_Receive_IT(phuartSlave, (uint8_t *)(rxSlaveISR),1);
 8003aa4:	f7fd bea5 	b.w	80017f2 <HAL_UART_Receive_IT>
 8003aa8:	bd38      	pop	{r3, r4, r5, pc}
 8003aaa:	bf00      	nop
 8003aac:	40004400 	.word	0x40004400
 8003ab0:	08004f3e 	.word	0x08004f3e
 8003ab4:	08004f5e 	.word	0x08004f5e
 8003ab8:	40004800 	.word	0x40004800
 8003abc:	08004f7e 	.word	0x08004f7e
 8003ac0:	08004f9e 	.word	0x08004f9e
 8003ac4:	20005bb0 	.word	0x20005bb0
 8003ac8:	20005e50 	.word	0x20005e50

08003acc <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM14) {
 8003acc:	6802      	ldr	r2, [r0, #0]
 8003ace:	4b03      	ldr	r3, [pc, #12]	; (8003adc <HAL_TIM_PeriodElapsedCallback+0x10>)
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d101      	bne.n	8003ad8 <HAL_TIM_PeriodElapsedCallback+0xc>
		HAL_IncTick();
 8003ad4:	f7fc bd6e 	b.w	80005b4 <HAL_IncTick>
 8003ad8:	4770      	bx	lr
 8003ada:	bf00      	nop
 8003adc:	40002000 	.word	0x40002000

08003ae0 <assert_failed>:
 * @param  file: pointer to the source file name
 * @param  line: assert_param error line source number
 * @retval None
 */
void assert_failed(uint8_t *file, uint32_t line)
{
 8003ae0:	4770      	bx	lr
	...

08003ae4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ae4:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ae6:	4b0f      	ldr	r3, [pc, #60]	; (8003b24 <HAL_MspInit+0x40>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	9200      	str	r2, [sp, #0]
 8003aec:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003aee:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8003af2:	6459      	str	r1, [r3, #68]	; 0x44
 8003af4:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003af6:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8003afa:	9100      	str	r1, [sp, #0]
 8003afc:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003afe:	9201      	str	r2, [sp, #4]
 8003b00:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003b02:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003b06:	6419      	str	r1, [r3, #64]	; 0x40
 8003b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b0e:	9301      	str	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003b10:	210f      	movs	r1, #15
 8003b12:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b16:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003b18:	f7fc fd7c 	bl	8000614 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b1c:	b003      	add	sp, #12
 8003b1e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003b22:	bf00      	nop
 8003b24:	40023800 	.word	0x40023800

08003b28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b28:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b2a:	2214      	movs	r2, #20
{
 8003b2c:	b08a      	sub	sp, #40	; 0x28
 8003b2e:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b30:	2100      	movs	r1, #0
 8003b32:	eb0d 0002 	add.w	r0, sp, r2
 8003b36:	f000 f994 	bl	8003e62 <memset>
  if(huart->Instance==USART2)
 8003b3a:	6823      	ldr	r3, [r4, #0]
 8003b3c:	4a2f      	ldr	r2, [pc, #188]	; (8003bfc <HAL_UART_MspInit+0xd4>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d12d      	bne.n	8003b9e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b42:	4b2f      	ldr	r3, [pc, #188]	; (8003c00 <HAL_UART_MspInit+0xd8>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b44:	482f      	ldr	r0, [pc, #188]	; (8003c04 <HAL_UART_MspInit+0xdc>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b46:	2400      	movs	r4, #0
 8003b48:	9401      	str	r4, [sp, #4]
 8003b4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b4c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003b50:	641a      	str	r2, [r3, #64]	; 0x40
 8003b52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b54:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003b58:	9201      	str	r2, [sp, #4]
 8003b5a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b5c:	9402      	str	r4, [sp, #8]
 8003b5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b60:	f042 0201 	orr.w	r2, r2, #1
 8003b64:	631a      	str	r2, [r3, #48]	; 0x30
 8003b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b68:	f003 0301 	and.w	r3, r3, #1
 8003b6c:	9302      	str	r3, [sp, #8]
 8003b6e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003b70:	230c      	movs	r3, #12
 8003b72:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b74:	2302      	movs	r3, #2
 8003b76:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b80:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003b82:	2307      	movs	r3, #7
 8003b84:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b86:	f7fc fdad 	bl	80006e4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003b8a:	2026      	movs	r0, #38	; 0x26
 8003b8c:	4622      	mov	r2, r4
 8003b8e:	2105      	movs	r1, #5
 8003b90:	f7fc fd40 	bl	8000614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003b94:	2026      	movs	r0, #38	; 0x26
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003b96:	f7fc fd7f 	bl	8000698 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003b9a:	b00a      	add	sp, #40	; 0x28
 8003b9c:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART3)
 8003b9e:	4a1a      	ldr	r2, [pc, #104]	; (8003c08 <HAL_UART_MspInit+0xe0>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d1fa      	bne.n	8003b9a <HAL_UART_MspInit+0x72>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003ba4:	4b16      	ldr	r3, [pc, #88]	; (8003c00 <HAL_UART_MspInit+0xd8>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ba6:	4819      	ldr	r0, [pc, #100]	; (8003c0c <HAL_UART_MspInit+0xe4>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8003ba8:	2400      	movs	r4, #0
 8003baa:	9403      	str	r4, [sp, #12]
 8003bac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bae:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003bb2:	641a      	str	r2, [r3, #64]	; 0x40
 8003bb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bb6:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8003bba:	9203      	str	r2, [sp, #12]
 8003bbc:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bbe:	9404      	str	r4, [sp, #16]
 8003bc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bc2:	f042 0202 	orr.w	r2, r2, #2
 8003bc6:	631a      	str	r2, [r3, #48]	; 0x30
 8003bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	9304      	str	r3, [sp, #16]
 8003bd0:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003bd2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003bd6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bd8:	2302      	movs	r3, #2
 8003bda:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003be0:	2303      	movs	r3, #3
 8003be2:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003be4:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003be6:	2307      	movs	r3, #7
 8003be8:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bea:	f7fc fd7b 	bl	80006e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003bee:	2027      	movs	r0, #39	; 0x27
 8003bf0:	4622      	mov	r2, r4
 8003bf2:	2105      	movs	r1, #5
 8003bf4:	f7fc fd0e 	bl	8000614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003bf8:	2027      	movs	r0, #39	; 0x27
 8003bfa:	e7cc      	b.n	8003b96 <HAL_UART_MspInit+0x6e>
 8003bfc:	40004400 	.word	0x40004400
 8003c00:	40023800 	.word	0x40023800
 8003c04:	40020000 	.word	0x40020000
 8003c08:	40004800 	.word	0x40004800
 8003c0c:	40020400 	.word	0x40020400

08003c10 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c10:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0); 
 8003c12:	4601      	mov	r1, r0
{
 8003c14:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0); 
 8003c16:	2200      	movs	r2, #0
 8003c18:	202d      	movs	r0, #45	; 0x2d
 8003c1a:	f7fc fcfb 	bl	8000614 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn); 
 8003c1e:	202d      	movs	r0, #45	; 0x2d
 8003c20:	f7fc fd3a 	bl	8000698 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8003c24:	2500      	movs	r5, #0
 8003c26:	4b15      	ldr	r3, [pc, #84]	; (8003c7c <HAL_InitTick+0x6c>)
 8003c28:	9502      	str	r5, [sp, #8]
 8003c2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8003c2c:	4c14      	ldr	r4, [pc, #80]	; (8003c80 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM14_CLK_ENABLE();
 8003c2e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c32:	641a      	str	r2, [r3, #64]	; 0x40
 8003c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c3a:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003c3c:	a901      	add	r1, sp, #4
 8003c3e:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM14_CLK_ENABLE();
 8003c40:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003c42:	f7fd f9e1 	bl	8001008 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003c46:	f7fd f9bf 	bl	8000fc8 <HAL_RCC_GetPCLK1Freq>
  htim14.Instance = TIM14;
 8003c4a:	4b0e      	ldr	r3, [pc, #56]	; (8003c84 <HAL_InitTick+0x74>)
 8003c4c:	6023      	str	r3, [r4, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000 / 1000) - 1;
 8003c4e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003c52:	60e3      	str	r3, [r4, #12]
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003c54:	0040      	lsls	r0, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003c56:	4b0c      	ldr	r3, [pc, #48]	; (8003c88 <HAL_InitTick+0x78>)
 8003c58:	fbb0 f0f3 	udiv	r0, r0, r3
 8003c5c:	3801      	subs	r0, #1
  htim14.Init.Prescaler = uwPrescalerValue;
 8003c5e:	6060      	str	r0, [r4, #4]
  htim14.Init.ClockDivision = 0;
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 8003c60:	4620      	mov	r0, r4
  htim14.Init.ClockDivision = 0;
 8003c62:	6125      	str	r5, [r4, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c64:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 8003c66:	f7fd fb4d 	bl	8001304 <HAL_TIM_Base_Init>
 8003c6a:	b920      	cbnz	r0, 8003c76 <HAL_InitTick+0x66>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 8003c6c:	4620      	mov	r0, r4
 8003c6e:	f7fd f9eb 	bl	8001048 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 8003c72:	b009      	add	sp, #36	; 0x24
 8003c74:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 8003c76:	2001      	movs	r0, #1
 8003c78:	e7fb      	b.n	8003c72 <HAL_InitTick+0x62>
 8003c7a:	bf00      	nop
 8003c7c:	40023800 	.word	0x40023800
 8003c80:	200060f0 	.word	0x200060f0
 8003c84:	40002000 	.word	0x40002000
 8003c88:	000f4240 	.word	0x000f4240

08003c8c <NMI_Handler>:
 8003c8c:	4770      	bx	lr

08003c8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c8e:	e7fe      	b.n	8003c8e <HardFault_Handler>

08003c90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c90:	e7fe      	b.n	8003c90 <MemManage_Handler>

08003c92 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c92:	e7fe      	b.n	8003c92 <BusFault_Handler>

08003c94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c94:	e7fe      	b.n	8003c94 <UsageFault_Handler>

08003c96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003c96:	4770      	bx	lr

08003c98 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003c98:	4801      	ldr	r0, [pc, #4]	; (8003ca0 <USART2_IRQHandler+0x8>)
 8003c9a:	f7fd be0f 	b.w	80018bc <HAL_UART_IRQHandler>
 8003c9e:	bf00      	nop
 8003ca0:	200060b0 	.word	0x200060b0

08003ca4 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003ca4:	4801      	ldr	r0, [pc, #4]	; (8003cac <USART3_IRQHandler+0x8>)
 8003ca6:	f7fd be09 	b.w	80018bc <HAL_UART_IRQHandler>
 8003caa:	bf00      	nop
 8003cac:	20005c7c 	.word	0x20005c7c

08003cb0 <TIM8_TRG_COM_TIM14_IRQHandler>:
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8003cb0:	4801      	ldr	r0, [pc, #4]	; (8003cb8 <TIM8_TRG_COM_TIM14_IRQHandler+0x8>)
 8003cb2:	f7fd ba1f 	b.w	80010f4 <HAL_TIM_IRQHandler>
 8003cb6:	bf00      	nop
 8003cb8:	200060f0 	.word	0x200060f0

08003cbc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003cbc:	b570      	push	{r4, r5, r6, lr}
 8003cbe:	460e      	mov	r6, r1
 8003cc0:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cc2:	460c      	mov	r4, r1
 8003cc4:	1ba3      	subs	r3, r4, r6
 8003cc6:	429d      	cmp	r5, r3
 8003cc8:	dc01      	bgt.n	8003cce <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8003cca:	4628      	mov	r0, r5
 8003ccc:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8003cce:	f3af 8000 	nop.w
 8003cd2:	f804 0b01 	strb.w	r0, [r4], #1
 8003cd6:	e7f5      	b.n	8003cc4 <_read+0x8>

08003cd8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003cd8:	b510      	push	{r4, lr}

	//  > configMAX_SYSCALL_INTERRUPT_PRIORITY

	/*taskENTER_CRITICAL();
	{*/
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cda:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003cdc:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	db01      	blt.n	8003ce8 <_write+0x10>
	/*}
	taskEXIT_CRITICAL();*/

	/* USER CODE END Init */
	return len;
}
 8003ce4:	4610      	mov	r0, r2
 8003ce6:	bd10      	pop	{r4, pc}
 8003ce8:	f8d4 0e80 	ldr.w	r0, [r4, #3712]	; 0xe80
 8003cec:	07c0      	lsls	r0, r0, #31
 8003cee:	d503      	bpl.n	8003cf8 <_write+0x20>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003cf0:	f8d4 0e00 	ldr.w	r0, [r4, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003cf4:	07c0      	lsls	r0, r0, #31
 8003cf6:	d402      	bmi.n	8003cfe <_write+0x26>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	e7f1      	b.n	8003ce0 <_write+0x8>
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 8003cfc:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8003cfe:	6820      	ldr	r0, [r4, #0]
 8003d00:	2800      	cmp	r0, #0
 8003d02:	d0fb      	beq.n	8003cfc <_write+0x24>
				ITM_SendChar(*ptr++);
 8003d04:	5cc8      	ldrb	r0, [r1, r3]
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8003d06:	7020      	strb	r0, [r4, #0]
 8003d08:	e7f6      	b.n	8003cf8 <_write+0x20>
	...

08003d0c <_sbrk>:

caddr_t _sbrk(int incr)
{
 8003d0c:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003d0e:	4b0a      	ldr	r3, [pc, #40]	; (8003d38 <_sbrk+0x2c>)
 8003d10:	6819      	ldr	r1, [r3, #0]
{
 8003d12:	4602      	mov	r2, r0
	if (heap_end == 0)
 8003d14:	b909      	cbnz	r1, 8003d1a <_sbrk+0xe>
		heap_end = &end;
 8003d16:	4909      	ldr	r1, [pc, #36]	; (8003d3c <_sbrk+0x30>)
 8003d18:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8003d1a:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8003d1c:	4669      	mov	r1, sp
 8003d1e:	4402      	add	r2, r0
 8003d20:	428a      	cmp	r2, r1
 8003d22:	d906      	bls.n	8003d32 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003d24:	f000 f868 	bl	8003df8 <__errno>
 8003d28:	230c      	movs	r3, #12
 8003d2a:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d30:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8003d32:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8003d34:	bd08      	pop	{r3, pc}
 8003d36:	bf00      	nop
 8003d38:	20005b58 	.word	0x20005b58
 8003d3c:	20006134 	.word	0x20006134

08003d40 <_close>:

int _close(int file)
{
	return -1;
}
 8003d40:	f04f 30ff 	mov.w	r0, #4294967295
 8003d44:	4770      	bx	lr

08003d46 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003d46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d4a:	604b      	str	r3, [r1, #4]
	return 0;
}
 8003d4c:	2000      	movs	r0, #0
 8003d4e:	4770      	bx	lr

08003d50 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003d50:	2001      	movs	r0, #1
 8003d52:	4770      	bx	lr

08003d54 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003d54:	2000      	movs	r0, #0
 8003d56:	4770      	bx	lr

08003d58 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003d58:	490f      	ldr	r1, [pc, #60]	; (8003d98 <SystemInit+0x40>)
 8003d5a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003d5e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003d62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003d66:	4b0d      	ldr	r3, [pc, #52]	; (8003d9c <SystemInit+0x44>)
 8003d68:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003d6a:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8003d6c:	f042 0201 	orr.w	r2, r2, #1
 8003d70:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8003d72:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003d7a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003d7e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003d80:	4a07      	ldr	r2, [pc, #28]	; (8003da0 <SystemInit+0x48>)
 8003d82:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d8a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003d8c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003d8e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003d92:	608b      	str	r3, [r1, #8]
 8003d94:	4770      	bx	lr
 8003d96:	bf00      	nop
 8003d98:	e000ed00 	.word	0xe000ed00
 8003d9c:	40023800 	.word	0x40023800
 8003da0:	24003010 	.word	0x24003010

08003da4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003da4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003ddc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003da8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003daa:	e003      	b.n	8003db4 <LoopCopyDataInit>

08003dac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003dac:	4b0c      	ldr	r3, [pc, #48]	; (8003de0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003dae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003db0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003db2:	3104      	adds	r1, #4

08003db4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003db4:	480b      	ldr	r0, [pc, #44]	; (8003de4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003db6:	4b0c      	ldr	r3, [pc, #48]	; (8003de8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003db8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003dba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003dbc:	d3f6      	bcc.n	8003dac <CopyDataInit>
  ldr  r2, =_sbss
 8003dbe:	4a0b      	ldr	r2, [pc, #44]	; (8003dec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003dc0:	e002      	b.n	8003dc8 <LoopFillZerobss>

08003dc2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003dc2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003dc4:	f842 3b04 	str.w	r3, [r2], #4

08003dc8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003dc8:	4b09      	ldr	r3, [pc, #36]	; (8003df0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003dca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003dcc:	d3f9      	bcc.n	8003dc2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003dce:	f7ff ffc3 	bl	8003d58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003dd2:	f000 f817 	bl	8003e04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003dd6:	f7ff fceb 	bl	80037b0 <main>
  bx  lr    
 8003dda:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003ddc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003de0:	080051c0 	.word	0x080051c0
  ldr  r0, =_sdata
 8003de4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003de8:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8003dec:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8003df0:	20006134 	.word	0x20006134

08003df4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003df4:	e7fe      	b.n	8003df4 <ADC_IRQHandler>
	...

08003df8 <__errno>:
 8003df8:	4b01      	ldr	r3, [pc, #4]	; (8003e00 <__errno+0x8>)
 8003dfa:	6818      	ldr	r0, [r3, #0]
 8003dfc:	4770      	bx	lr
 8003dfe:	bf00      	nop
 8003e00:	20000010 	.word	0x20000010

08003e04 <__libc_init_array>:
 8003e04:	b570      	push	{r4, r5, r6, lr}
 8003e06:	4e0d      	ldr	r6, [pc, #52]	; (8003e3c <__libc_init_array+0x38>)
 8003e08:	4c0d      	ldr	r4, [pc, #52]	; (8003e40 <__libc_init_array+0x3c>)
 8003e0a:	1ba4      	subs	r4, r4, r6
 8003e0c:	10a4      	asrs	r4, r4, #2
 8003e0e:	2500      	movs	r5, #0
 8003e10:	42a5      	cmp	r5, r4
 8003e12:	d109      	bne.n	8003e28 <__libc_init_array+0x24>
 8003e14:	4e0b      	ldr	r6, [pc, #44]	; (8003e44 <__libc_init_array+0x40>)
 8003e16:	4c0c      	ldr	r4, [pc, #48]	; (8003e48 <__libc_init_array+0x44>)
 8003e18:	f000 ffd2 	bl	8004dc0 <_init>
 8003e1c:	1ba4      	subs	r4, r4, r6
 8003e1e:	10a4      	asrs	r4, r4, #2
 8003e20:	2500      	movs	r5, #0
 8003e22:	42a5      	cmp	r5, r4
 8003e24:	d105      	bne.n	8003e32 <__libc_init_array+0x2e>
 8003e26:	bd70      	pop	{r4, r5, r6, pc}
 8003e28:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003e2c:	4798      	blx	r3
 8003e2e:	3501      	adds	r5, #1
 8003e30:	e7ee      	b.n	8003e10 <__libc_init_array+0xc>
 8003e32:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003e36:	4798      	blx	r3
 8003e38:	3501      	adds	r5, #1
 8003e3a:	e7f2      	b.n	8003e22 <__libc_init_array+0x1e>
 8003e3c:	080051b8 	.word	0x080051b8
 8003e40:	080051b8 	.word	0x080051b8
 8003e44:	080051b8 	.word	0x080051b8
 8003e48:	080051bc 	.word	0x080051bc

08003e4c <memcpy>:
 8003e4c:	b510      	push	{r4, lr}
 8003e4e:	1e43      	subs	r3, r0, #1
 8003e50:	440a      	add	r2, r1
 8003e52:	4291      	cmp	r1, r2
 8003e54:	d100      	bne.n	8003e58 <memcpy+0xc>
 8003e56:	bd10      	pop	{r4, pc}
 8003e58:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003e60:	e7f7      	b.n	8003e52 <memcpy+0x6>

08003e62 <memset>:
 8003e62:	4402      	add	r2, r0
 8003e64:	4603      	mov	r3, r0
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d100      	bne.n	8003e6c <memset+0xa>
 8003e6a:	4770      	bx	lr
 8003e6c:	f803 1b01 	strb.w	r1, [r3], #1
 8003e70:	e7f9      	b.n	8003e66 <memset+0x4>
	...

08003e74 <iprintf>:
 8003e74:	b40f      	push	{r0, r1, r2, r3}
 8003e76:	4b0a      	ldr	r3, [pc, #40]	; (8003ea0 <iprintf+0x2c>)
 8003e78:	b513      	push	{r0, r1, r4, lr}
 8003e7a:	681c      	ldr	r4, [r3, #0]
 8003e7c:	b124      	cbz	r4, 8003e88 <iprintf+0x14>
 8003e7e:	69a3      	ldr	r3, [r4, #24]
 8003e80:	b913      	cbnz	r3, 8003e88 <iprintf+0x14>
 8003e82:	4620      	mov	r0, r4
 8003e84:	f000 fa38 	bl	80042f8 <__sinit>
 8003e88:	ab05      	add	r3, sp, #20
 8003e8a:	9a04      	ldr	r2, [sp, #16]
 8003e8c:	68a1      	ldr	r1, [r4, #8]
 8003e8e:	9301      	str	r3, [sp, #4]
 8003e90:	4620      	mov	r0, r4
 8003e92:	f000 fbf5 	bl	8004680 <_vfiprintf_r>
 8003e96:	b002      	add	sp, #8
 8003e98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e9c:	b004      	add	sp, #16
 8003e9e:	4770      	bx	lr
 8003ea0:	20000010 	.word	0x20000010

08003ea4 <putchar>:
 8003ea4:	b538      	push	{r3, r4, r5, lr}
 8003ea6:	4b08      	ldr	r3, [pc, #32]	; (8003ec8 <putchar+0x24>)
 8003ea8:	681c      	ldr	r4, [r3, #0]
 8003eaa:	4605      	mov	r5, r0
 8003eac:	b124      	cbz	r4, 8003eb8 <putchar+0x14>
 8003eae:	69a3      	ldr	r3, [r4, #24]
 8003eb0:	b913      	cbnz	r3, 8003eb8 <putchar+0x14>
 8003eb2:	4620      	mov	r0, r4
 8003eb4:	f000 fa20 	bl	80042f8 <__sinit>
 8003eb8:	68a2      	ldr	r2, [r4, #8]
 8003eba:	4629      	mov	r1, r5
 8003ebc:	4620      	mov	r0, r4
 8003ebe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ec2:	f000 be89 	b.w	8004bd8 <_putc_r>
 8003ec6:	bf00      	nop
 8003ec8:	20000010 	.word	0x20000010

08003ecc <_puts_r>:
 8003ecc:	b570      	push	{r4, r5, r6, lr}
 8003ece:	460e      	mov	r6, r1
 8003ed0:	4605      	mov	r5, r0
 8003ed2:	b118      	cbz	r0, 8003edc <_puts_r+0x10>
 8003ed4:	6983      	ldr	r3, [r0, #24]
 8003ed6:	b90b      	cbnz	r3, 8003edc <_puts_r+0x10>
 8003ed8:	f000 fa0e 	bl	80042f8 <__sinit>
 8003edc:	69ab      	ldr	r3, [r5, #24]
 8003ede:	68ac      	ldr	r4, [r5, #8]
 8003ee0:	b913      	cbnz	r3, 8003ee8 <_puts_r+0x1c>
 8003ee2:	4628      	mov	r0, r5
 8003ee4:	f000 fa08 	bl	80042f8 <__sinit>
 8003ee8:	4b23      	ldr	r3, [pc, #140]	; (8003f78 <_puts_r+0xac>)
 8003eea:	429c      	cmp	r4, r3
 8003eec:	d117      	bne.n	8003f1e <_puts_r+0x52>
 8003eee:	686c      	ldr	r4, [r5, #4]
 8003ef0:	89a3      	ldrh	r3, [r4, #12]
 8003ef2:	071b      	lsls	r3, r3, #28
 8003ef4:	d51d      	bpl.n	8003f32 <_puts_r+0x66>
 8003ef6:	6923      	ldr	r3, [r4, #16]
 8003ef8:	b1db      	cbz	r3, 8003f32 <_puts_r+0x66>
 8003efa:	3e01      	subs	r6, #1
 8003efc:	68a3      	ldr	r3, [r4, #8]
 8003efe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003f02:	3b01      	subs	r3, #1
 8003f04:	60a3      	str	r3, [r4, #8]
 8003f06:	b9e9      	cbnz	r1, 8003f44 <_puts_r+0x78>
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	da2e      	bge.n	8003f6a <_puts_r+0x9e>
 8003f0c:	4622      	mov	r2, r4
 8003f0e:	210a      	movs	r1, #10
 8003f10:	4628      	mov	r0, r5
 8003f12:	f000 f83f 	bl	8003f94 <__swbuf_r>
 8003f16:	3001      	adds	r0, #1
 8003f18:	d011      	beq.n	8003f3e <_puts_r+0x72>
 8003f1a:	200a      	movs	r0, #10
 8003f1c:	bd70      	pop	{r4, r5, r6, pc}
 8003f1e:	4b17      	ldr	r3, [pc, #92]	; (8003f7c <_puts_r+0xb0>)
 8003f20:	429c      	cmp	r4, r3
 8003f22:	d101      	bne.n	8003f28 <_puts_r+0x5c>
 8003f24:	68ac      	ldr	r4, [r5, #8]
 8003f26:	e7e3      	b.n	8003ef0 <_puts_r+0x24>
 8003f28:	4b15      	ldr	r3, [pc, #84]	; (8003f80 <_puts_r+0xb4>)
 8003f2a:	429c      	cmp	r4, r3
 8003f2c:	bf08      	it	eq
 8003f2e:	68ec      	ldreq	r4, [r5, #12]
 8003f30:	e7de      	b.n	8003ef0 <_puts_r+0x24>
 8003f32:	4621      	mov	r1, r4
 8003f34:	4628      	mov	r0, r5
 8003f36:	f000 f87f 	bl	8004038 <__swsetup_r>
 8003f3a:	2800      	cmp	r0, #0
 8003f3c:	d0dd      	beq.n	8003efa <_puts_r+0x2e>
 8003f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8003f42:	bd70      	pop	{r4, r5, r6, pc}
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	da04      	bge.n	8003f52 <_puts_r+0x86>
 8003f48:	69a2      	ldr	r2, [r4, #24]
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	db06      	blt.n	8003f5c <_puts_r+0x90>
 8003f4e:	290a      	cmp	r1, #10
 8003f50:	d004      	beq.n	8003f5c <_puts_r+0x90>
 8003f52:	6823      	ldr	r3, [r4, #0]
 8003f54:	1c5a      	adds	r2, r3, #1
 8003f56:	6022      	str	r2, [r4, #0]
 8003f58:	7019      	strb	r1, [r3, #0]
 8003f5a:	e7cf      	b.n	8003efc <_puts_r+0x30>
 8003f5c:	4622      	mov	r2, r4
 8003f5e:	4628      	mov	r0, r5
 8003f60:	f000 f818 	bl	8003f94 <__swbuf_r>
 8003f64:	3001      	adds	r0, #1
 8003f66:	d1c9      	bne.n	8003efc <_puts_r+0x30>
 8003f68:	e7e9      	b.n	8003f3e <_puts_r+0x72>
 8003f6a:	6823      	ldr	r3, [r4, #0]
 8003f6c:	200a      	movs	r0, #10
 8003f6e:	1c5a      	adds	r2, r3, #1
 8003f70:	6022      	str	r2, [r4, #0]
 8003f72:	7018      	strb	r0, [r3, #0]
 8003f74:	bd70      	pop	{r4, r5, r6, pc}
 8003f76:	bf00      	nop
 8003f78:	0800513c 	.word	0x0800513c
 8003f7c:	0800515c 	.word	0x0800515c
 8003f80:	0800511c 	.word	0x0800511c

08003f84 <puts>:
 8003f84:	4b02      	ldr	r3, [pc, #8]	; (8003f90 <puts+0xc>)
 8003f86:	4601      	mov	r1, r0
 8003f88:	6818      	ldr	r0, [r3, #0]
 8003f8a:	f7ff bf9f 	b.w	8003ecc <_puts_r>
 8003f8e:	bf00      	nop
 8003f90:	20000010 	.word	0x20000010

08003f94 <__swbuf_r>:
 8003f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f96:	460e      	mov	r6, r1
 8003f98:	4614      	mov	r4, r2
 8003f9a:	4605      	mov	r5, r0
 8003f9c:	b118      	cbz	r0, 8003fa6 <__swbuf_r+0x12>
 8003f9e:	6983      	ldr	r3, [r0, #24]
 8003fa0:	b90b      	cbnz	r3, 8003fa6 <__swbuf_r+0x12>
 8003fa2:	f000 f9a9 	bl	80042f8 <__sinit>
 8003fa6:	4b21      	ldr	r3, [pc, #132]	; (800402c <__swbuf_r+0x98>)
 8003fa8:	429c      	cmp	r4, r3
 8003faa:	d12a      	bne.n	8004002 <__swbuf_r+0x6e>
 8003fac:	686c      	ldr	r4, [r5, #4]
 8003fae:	69a3      	ldr	r3, [r4, #24]
 8003fb0:	60a3      	str	r3, [r4, #8]
 8003fb2:	89a3      	ldrh	r3, [r4, #12]
 8003fb4:	071a      	lsls	r2, r3, #28
 8003fb6:	d52e      	bpl.n	8004016 <__swbuf_r+0x82>
 8003fb8:	6923      	ldr	r3, [r4, #16]
 8003fba:	b363      	cbz	r3, 8004016 <__swbuf_r+0x82>
 8003fbc:	6923      	ldr	r3, [r4, #16]
 8003fbe:	6820      	ldr	r0, [r4, #0]
 8003fc0:	1ac0      	subs	r0, r0, r3
 8003fc2:	6963      	ldr	r3, [r4, #20]
 8003fc4:	b2f6      	uxtb	r6, r6
 8003fc6:	4298      	cmp	r0, r3
 8003fc8:	4637      	mov	r7, r6
 8003fca:	db04      	blt.n	8003fd6 <__swbuf_r+0x42>
 8003fcc:	4621      	mov	r1, r4
 8003fce:	4628      	mov	r0, r5
 8003fd0:	f000 f928 	bl	8004224 <_fflush_r>
 8003fd4:	bb28      	cbnz	r0, 8004022 <__swbuf_r+0x8e>
 8003fd6:	68a3      	ldr	r3, [r4, #8]
 8003fd8:	3b01      	subs	r3, #1
 8003fda:	60a3      	str	r3, [r4, #8]
 8003fdc:	6823      	ldr	r3, [r4, #0]
 8003fde:	1c5a      	adds	r2, r3, #1
 8003fe0:	6022      	str	r2, [r4, #0]
 8003fe2:	701e      	strb	r6, [r3, #0]
 8003fe4:	6963      	ldr	r3, [r4, #20]
 8003fe6:	3001      	adds	r0, #1
 8003fe8:	4298      	cmp	r0, r3
 8003fea:	d004      	beq.n	8003ff6 <__swbuf_r+0x62>
 8003fec:	89a3      	ldrh	r3, [r4, #12]
 8003fee:	07db      	lsls	r3, r3, #31
 8003ff0:	d519      	bpl.n	8004026 <__swbuf_r+0x92>
 8003ff2:	2e0a      	cmp	r6, #10
 8003ff4:	d117      	bne.n	8004026 <__swbuf_r+0x92>
 8003ff6:	4621      	mov	r1, r4
 8003ff8:	4628      	mov	r0, r5
 8003ffa:	f000 f913 	bl	8004224 <_fflush_r>
 8003ffe:	b190      	cbz	r0, 8004026 <__swbuf_r+0x92>
 8004000:	e00f      	b.n	8004022 <__swbuf_r+0x8e>
 8004002:	4b0b      	ldr	r3, [pc, #44]	; (8004030 <__swbuf_r+0x9c>)
 8004004:	429c      	cmp	r4, r3
 8004006:	d101      	bne.n	800400c <__swbuf_r+0x78>
 8004008:	68ac      	ldr	r4, [r5, #8]
 800400a:	e7d0      	b.n	8003fae <__swbuf_r+0x1a>
 800400c:	4b09      	ldr	r3, [pc, #36]	; (8004034 <__swbuf_r+0xa0>)
 800400e:	429c      	cmp	r4, r3
 8004010:	bf08      	it	eq
 8004012:	68ec      	ldreq	r4, [r5, #12]
 8004014:	e7cb      	b.n	8003fae <__swbuf_r+0x1a>
 8004016:	4621      	mov	r1, r4
 8004018:	4628      	mov	r0, r5
 800401a:	f000 f80d 	bl	8004038 <__swsetup_r>
 800401e:	2800      	cmp	r0, #0
 8004020:	d0cc      	beq.n	8003fbc <__swbuf_r+0x28>
 8004022:	f04f 37ff 	mov.w	r7, #4294967295
 8004026:	4638      	mov	r0, r7
 8004028:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800402a:	bf00      	nop
 800402c:	0800513c 	.word	0x0800513c
 8004030:	0800515c 	.word	0x0800515c
 8004034:	0800511c 	.word	0x0800511c

08004038 <__swsetup_r>:
 8004038:	4b32      	ldr	r3, [pc, #200]	; (8004104 <__swsetup_r+0xcc>)
 800403a:	b570      	push	{r4, r5, r6, lr}
 800403c:	681d      	ldr	r5, [r3, #0]
 800403e:	4606      	mov	r6, r0
 8004040:	460c      	mov	r4, r1
 8004042:	b125      	cbz	r5, 800404e <__swsetup_r+0x16>
 8004044:	69ab      	ldr	r3, [r5, #24]
 8004046:	b913      	cbnz	r3, 800404e <__swsetup_r+0x16>
 8004048:	4628      	mov	r0, r5
 800404a:	f000 f955 	bl	80042f8 <__sinit>
 800404e:	4b2e      	ldr	r3, [pc, #184]	; (8004108 <__swsetup_r+0xd0>)
 8004050:	429c      	cmp	r4, r3
 8004052:	d10f      	bne.n	8004074 <__swsetup_r+0x3c>
 8004054:	686c      	ldr	r4, [r5, #4]
 8004056:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800405a:	b29a      	uxth	r2, r3
 800405c:	0715      	lsls	r5, r2, #28
 800405e:	d42c      	bmi.n	80040ba <__swsetup_r+0x82>
 8004060:	06d0      	lsls	r0, r2, #27
 8004062:	d411      	bmi.n	8004088 <__swsetup_r+0x50>
 8004064:	2209      	movs	r2, #9
 8004066:	6032      	str	r2, [r6, #0]
 8004068:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800406c:	81a3      	strh	r3, [r4, #12]
 800406e:	f04f 30ff 	mov.w	r0, #4294967295
 8004072:	bd70      	pop	{r4, r5, r6, pc}
 8004074:	4b25      	ldr	r3, [pc, #148]	; (800410c <__swsetup_r+0xd4>)
 8004076:	429c      	cmp	r4, r3
 8004078:	d101      	bne.n	800407e <__swsetup_r+0x46>
 800407a:	68ac      	ldr	r4, [r5, #8]
 800407c:	e7eb      	b.n	8004056 <__swsetup_r+0x1e>
 800407e:	4b24      	ldr	r3, [pc, #144]	; (8004110 <__swsetup_r+0xd8>)
 8004080:	429c      	cmp	r4, r3
 8004082:	bf08      	it	eq
 8004084:	68ec      	ldreq	r4, [r5, #12]
 8004086:	e7e6      	b.n	8004056 <__swsetup_r+0x1e>
 8004088:	0751      	lsls	r1, r2, #29
 800408a:	d512      	bpl.n	80040b2 <__swsetup_r+0x7a>
 800408c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800408e:	b141      	cbz	r1, 80040a2 <__swsetup_r+0x6a>
 8004090:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004094:	4299      	cmp	r1, r3
 8004096:	d002      	beq.n	800409e <__swsetup_r+0x66>
 8004098:	4630      	mov	r0, r6
 800409a:	f000 fa1b 	bl	80044d4 <_free_r>
 800409e:	2300      	movs	r3, #0
 80040a0:	6363      	str	r3, [r4, #52]	; 0x34
 80040a2:	89a3      	ldrh	r3, [r4, #12]
 80040a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80040a8:	81a3      	strh	r3, [r4, #12]
 80040aa:	2300      	movs	r3, #0
 80040ac:	6063      	str	r3, [r4, #4]
 80040ae:	6923      	ldr	r3, [r4, #16]
 80040b0:	6023      	str	r3, [r4, #0]
 80040b2:	89a3      	ldrh	r3, [r4, #12]
 80040b4:	f043 0308 	orr.w	r3, r3, #8
 80040b8:	81a3      	strh	r3, [r4, #12]
 80040ba:	6923      	ldr	r3, [r4, #16]
 80040bc:	b94b      	cbnz	r3, 80040d2 <__swsetup_r+0x9a>
 80040be:	89a3      	ldrh	r3, [r4, #12]
 80040c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80040c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040c8:	d003      	beq.n	80040d2 <__swsetup_r+0x9a>
 80040ca:	4621      	mov	r1, r4
 80040cc:	4630      	mov	r0, r6
 80040ce:	f000 f9c1 	bl	8004454 <__smakebuf_r>
 80040d2:	89a2      	ldrh	r2, [r4, #12]
 80040d4:	f012 0301 	ands.w	r3, r2, #1
 80040d8:	d00c      	beq.n	80040f4 <__swsetup_r+0xbc>
 80040da:	2300      	movs	r3, #0
 80040dc:	60a3      	str	r3, [r4, #8]
 80040de:	6963      	ldr	r3, [r4, #20]
 80040e0:	425b      	negs	r3, r3
 80040e2:	61a3      	str	r3, [r4, #24]
 80040e4:	6923      	ldr	r3, [r4, #16]
 80040e6:	b953      	cbnz	r3, 80040fe <__swsetup_r+0xc6>
 80040e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040ec:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80040f0:	d1ba      	bne.n	8004068 <__swsetup_r+0x30>
 80040f2:	bd70      	pop	{r4, r5, r6, pc}
 80040f4:	0792      	lsls	r2, r2, #30
 80040f6:	bf58      	it	pl
 80040f8:	6963      	ldrpl	r3, [r4, #20]
 80040fa:	60a3      	str	r3, [r4, #8]
 80040fc:	e7f2      	b.n	80040e4 <__swsetup_r+0xac>
 80040fe:	2000      	movs	r0, #0
 8004100:	e7f7      	b.n	80040f2 <__swsetup_r+0xba>
 8004102:	bf00      	nop
 8004104:	20000010 	.word	0x20000010
 8004108:	0800513c 	.word	0x0800513c
 800410c:	0800515c 	.word	0x0800515c
 8004110:	0800511c 	.word	0x0800511c

08004114 <__sflush_r>:
 8004114:	898a      	ldrh	r2, [r1, #12]
 8004116:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800411a:	4605      	mov	r5, r0
 800411c:	0710      	lsls	r0, r2, #28
 800411e:	460c      	mov	r4, r1
 8004120:	d45a      	bmi.n	80041d8 <__sflush_r+0xc4>
 8004122:	684b      	ldr	r3, [r1, #4]
 8004124:	2b00      	cmp	r3, #0
 8004126:	dc05      	bgt.n	8004134 <__sflush_r+0x20>
 8004128:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800412a:	2b00      	cmp	r3, #0
 800412c:	dc02      	bgt.n	8004134 <__sflush_r+0x20>
 800412e:	2000      	movs	r0, #0
 8004130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004134:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004136:	2e00      	cmp	r6, #0
 8004138:	d0f9      	beq.n	800412e <__sflush_r+0x1a>
 800413a:	2300      	movs	r3, #0
 800413c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004140:	682f      	ldr	r7, [r5, #0]
 8004142:	602b      	str	r3, [r5, #0]
 8004144:	d033      	beq.n	80041ae <__sflush_r+0x9a>
 8004146:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004148:	89a3      	ldrh	r3, [r4, #12]
 800414a:	075a      	lsls	r2, r3, #29
 800414c:	d505      	bpl.n	800415a <__sflush_r+0x46>
 800414e:	6863      	ldr	r3, [r4, #4]
 8004150:	1ac0      	subs	r0, r0, r3
 8004152:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004154:	b10b      	cbz	r3, 800415a <__sflush_r+0x46>
 8004156:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004158:	1ac0      	subs	r0, r0, r3
 800415a:	2300      	movs	r3, #0
 800415c:	4602      	mov	r2, r0
 800415e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004160:	6a21      	ldr	r1, [r4, #32]
 8004162:	4628      	mov	r0, r5
 8004164:	47b0      	blx	r6
 8004166:	1c43      	adds	r3, r0, #1
 8004168:	89a3      	ldrh	r3, [r4, #12]
 800416a:	d106      	bne.n	800417a <__sflush_r+0x66>
 800416c:	6829      	ldr	r1, [r5, #0]
 800416e:	291d      	cmp	r1, #29
 8004170:	d84b      	bhi.n	800420a <__sflush_r+0xf6>
 8004172:	4a2b      	ldr	r2, [pc, #172]	; (8004220 <__sflush_r+0x10c>)
 8004174:	40ca      	lsrs	r2, r1
 8004176:	07d6      	lsls	r6, r2, #31
 8004178:	d547      	bpl.n	800420a <__sflush_r+0xf6>
 800417a:	2200      	movs	r2, #0
 800417c:	6062      	str	r2, [r4, #4]
 800417e:	04d9      	lsls	r1, r3, #19
 8004180:	6922      	ldr	r2, [r4, #16]
 8004182:	6022      	str	r2, [r4, #0]
 8004184:	d504      	bpl.n	8004190 <__sflush_r+0x7c>
 8004186:	1c42      	adds	r2, r0, #1
 8004188:	d101      	bne.n	800418e <__sflush_r+0x7a>
 800418a:	682b      	ldr	r3, [r5, #0]
 800418c:	b903      	cbnz	r3, 8004190 <__sflush_r+0x7c>
 800418e:	6560      	str	r0, [r4, #84]	; 0x54
 8004190:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004192:	602f      	str	r7, [r5, #0]
 8004194:	2900      	cmp	r1, #0
 8004196:	d0ca      	beq.n	800412e <__sflush_r+0x1a>
 8004198:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800419c:	4299      	cmp	r1, r3
 800419e:	d002      	beq.n	80041a6 <__sflush_r+0x92>
 80041a0:	4628      	mov	r0, r5
 80041a2:	f000 f997 	bl	80044d4 <_free_r>
 80041a6:	2000      	movs	r0, #0
 80041a8:	6360      	str	r0, [r4, #52]	; 0x34
 80041aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041ae:	6a21      	ldr	r1, [r4, #32]
 80041b0:	2301      	movs	r3, #1
 80041b2:	4628      	mov	r0, r5
 80041b4:	47b0      	blx	r6
 80041b6:	1c41      	adds	r1, r0, #1
 80041b8:	d1c6      	bne.n	8004148 <__sflush_r+0x34>
 80041ba:	682b      	ldr	r3, [r5, #0]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d0c3      	beq.n	8004148 <__sflush_r+0x34>
 80041c0:	2b1d      	cmp	r3, #29
 80041c2:	d001      	beq.n	80041c8 <__sflush_r+0xb4>
 80041c4:	2b16      	cmp	r3, #22
 80041c6:	d101      	bne.n	80041cc <__sflush_r+0xb8>
 80041c8:	602f      	str	r7, [r5, #0]
 80041ca:	e7b0      	b.n	800412e <__sflush_r+0x1a>
 80041cc:	89a3      	ldrh	r3, [r4, #12]
 80041ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041d2:	81a3      	strh	r3, [r4, #12]
 80041d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041d8:	690f      	ldr	r7, [r1, #16]
 80041da:	2f00      	cmp	r7, #0
 80041dc:	d0a7      	beq.n	800412e <__sflush_r+0x1a>
 80041de:	0793      	lsls	r3, r2, #30
 80041e0:	680e      	ldr	r6, [r1, #0]
 80041e2:	bf08      	it	eq
 80041e4:	694b      	ldreq	r3, [r1, #20]
 80041e6:	600f      	str	r7, [r1, #0]
 80041e8:	bf18      	it	ne
 80041ea:	2300      	movne	r3, #0
 80041ec:	eba6 0807 	sub.w	r8, r6, r7
 80041f0:	608b      	str	r3, [r1, #8]
 80041f2:	f1b8 0f00 	cmp.w	r8, #0
 80041f6:	dd9a      	ble.n	800412e <__sflush_r+0x1a>
 80041f8:	4643      	mov	r3, r8
 80041fa:	463a      	mov	r2, r7
 80041fc:	6a21      	ldr	r1, [r4, #32]
 80041fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004200:	4628      	mov	r0, r5
 8004202:	47b0      	blx	r6
 8004204:	2800      	cmp	r0, #0
 8004206:	dc07      	bgt.n	8004218 <__sflush_r+0x104>
 8004208:	89a3      	ldrh	r3, [r4, #12]
 800420a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800420e:	81a3      	strh	r3, [r4, #12]
 8004210:	f04f 30ff 	mov.w	r0, #4294967295
 8004214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004218:	4407      	add	r7, r0
 800421a:	eba8 0800 	sub.w	r8, r8, r0
 800421e:	e7e8      	b.n	80041f2 <__sflush_r+0xde>
 8004220:	20400001 	.word	0x20400001

08004224 <_fflush_r>:
 8004224:	b538      	push	{r3, r4, r5, lr}
 8004226:	690b      	ldr	r3, [r1, #16]
 8004228:	4605      	mov	r5, r0
 800422a:	460c      	mov	r4, r1
 800422c:	b1db      	cbz	r3, 8004266 <_fflush_r+0x42>
 800422e:	b118      	cbz	r0, 8004238 <_fflush_r+0x14>
 8004230:	6983      	ldr	r3, [r0, #24]
 8004232:	b90b      	cbnz	r3, 8004238 <_fflush_r+0x14>
 8004234:	f000 f860 	bl	80042f8 <__sinit>
 8004238:	4b0c      	ldr	r3, [pc, #48]	; (800426c <_fflush_r+0x48>)
 800423a:	429c      	cmp	r4, r3
 800423c:	d109      	bne.n	8004252 <_fflush_r+0x2e>
 800423e:	686c      	ldr	r4, [r5, #4]
 8004240:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004244:	b17b      	cbz	r3, 8004266 <_fflush_r+0x42>
 8004246:	4621      	mov	r1, r4
 8004248:	4628      	mov	r0, r5
 800424a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800424e:	f7ff bf61 	b.w	8004114 <__sflush_r>
 8004252:	4b07      	ldr	r3, [pc, #28]	; (8004270 <_fflush_r+0x4c>)
 8004254:	429c      	cmp	r4, r3
 8004256:	d101      	bne.n	800425c <_fflush_r+0x38>
 8004258:	68ac      	ldr	r4, [r5, #8]
 800425a:	e7f1      	b.n	8004240 <_fflush_r+0x1c>
 800425c:	4b05      	ldr	r3, [pc, #20]	; (8004274 <_fflush_r+0x50>)
 800425e:	429c      	cmp	r4, r3
 8004260:	bf08      	it	eq
 8004262:	68ec      	ldreq	r4, [r5, #12]
 8004264:	e7ec      	b.n	8004240 <_fflush_r+0x1c>
 8004266:	2000      	movs	r0, #0
 8004268:	bd38      	pop	{r3, r4, r5, pc}
 800426a:	bf00      	nop
 800426c:	0800513c 	.word	0x0800513c
 8004270:	0800515c 	.word	0x0800515c
 8004274:	0800511c 	.word	0x0800511c

08004278 <_cleanup_r>:
 8004278:	4901      	ldr	r1, [pc, #4]	; (8004280 <_cleanup_r+0x8>)
 800427a:	f000 b8a9 	b.w	80043d0 <_fwalk_reent>
 800427e:	bf00      	nop
 8004280:	08004225 	.word	0x08004225

08004284 <std.isra.0>:
 8004284:	2300      	movs	r3, #0
 8004286:	b510      	push	{r4, lr}
 8004288:	4604      	mov	r4, r0
 800428a:	6003      	str	r3, [r0, #0]
 800428c:	6043      	str	r3, [r0, #4]
 800428e:	6083      	str	r3, [r0, #8]
 8004290:	8181      	strh	r1, [r0, #12]
 8004292:	6643      	str	r3, [r0, #100]	; 0x64
 8004294:	81c2      	strh	r2, [r0, #14]
 8004296:	6103      	str	r3, [r0, #16]
 8004298:	6143      	str	r3, [r0, #20]
 800429a:	6183      	str	r3, [r0, #24]
 800429c:	4619      	mov	r1, r3
 800429e:	2208      	movs	r2, #8
 80042a0:	305c      	adds	r0, #92	; 0x5c
 80042a2:	f7ff fdde 	bl	8003e62 <memset>
 80042a6:	4b05      	ldr	r3, [pc, #20]	; (80042bc <std.isra.0+0x38>)
 80042a8:	6263      	str	r3, [r4, #36]	; 0x24
 80042aa:	4b05      	ldr	r3, [pc, #20]	; (80042c0 <std.isra.0+0x3c>)
 80042ac:	62a3      	str	r3, [r4, #40]	; 0x28
 80042ae:	4b05      	ldr	r3, [pc, #20]	; (80042c4 <std.isra.0+0x40>)
 80042b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80042b2:	4b05      	ldr	r3, [pc, #20]	; (80042c8 <std.isra.0+0x44>)
 80042b4:	6224      	str	r4, [r4, #32]
 80042b6:	6323      	str	r3, [r4, #48]	; 0x30
 80042b8:	bd10      	pop	{r4, pc}
 80042ba:	bf00      	nop
 80042bc:	08004c65 	.word	0x08004c65
 80042c0:	08004c87 	.word	0x08004c87
 80042c4:	08004cbf 	.word	0x08004cbf
 80042c8:	08004ce3 	.word	0x08004ce3

080042cc <__sfmoreglue>:
 80042cc:	b570      	push	{r4, r5, r6, lr}
 80042ce:	1e4a      	subs	r2, r1, #1
 80042d0:	2568      	movs	r5, #104	; 0x68
 80042d2:	4355      	muls	r5, r2
 80042d4:	460e      	mov	r6, r1
 80042d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80042da:	f000 f949 	bl	8004570 <_malloc_r>
 80042de:	4604      	mov	r4, r0
 80042e0:	b140      	cbz	r0, 80042f4 <__sfmoreglue+0x28>
 80042e2:	2100      	movs	r1, #0
 80042e4:	e880 0042 	stmia.w	r0, {r1, r6}
 80042e8:	300c      	adds	r0, #12
 80042ea:	60a0      	str	r0, [r4, #8]
 80042ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80042f0:	f7ff fdb7 	bl	8003e62 <memset>
 80042f4:	4620      	mov	r0, r4
 80042f6:	bd70      	pop	{r4, r5, r6, pc}

080042f8 <__sinit>:
 80042f8:	6983      	ldr	r3, [r0, #24]
 80042fa:	b510      	push	{r4, lr}
 80042fc:	4604      	mov	r4, r0
 80042fe:	bb33      	cbnz	r3, 800434e <__sinit+0x56>
 8004300:	6483      	str	r3, [r0, #72]	; 0x48
 8004302:	64c3      	str	r3, [r0, #76]	; 0x4c
 8004304:	6503      	str	r3, [r0, #80]	; 0x50
 8004306:	4b12      	ldr	r3, [pc, #72]	; (8004350 <__sinit+0x58>)
 8004308:	4a12      	ldr	r2, [pc, #72]	; (8004354 <__sinit+0x5c>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	6282      	str	r2, [r0, #40]	; 0x28
 800430e:	4298      	cmp	r0, r3
 8004310:	bf04      	itt	eq
 8004312:	2301      	moveq	r3, #1
 8004314:	6183      	streq	r3, [r0, #24]
 8004316:	f000 f81f 	bl	8004358 <__sfp>
 800431a:	6060      	str	r0, [r4, #4]
 800431c:	4620      	mov	r0, r4
 800431e:	f000 f81b 	bl	8004358 <__sfp>
 8004322:	60a0      	str	r0, [r4, #8]
 8004324:	4620      	mov	r0, r4
 8004326:	f000 f817 	bl	8004358 <__sfp>
 800432a:	2200      	movs	r2, #0
 800432c:	60e0      	str	r0, [r4, #12]
 800432e:	2104      	movs	r1, #4
 8004330:	6860      	ldr	r0, [r4, #4]
 8004332:	f7ff ffa7 	bl	8004284 <std.isra.0>
 8004336:	2201      	movs	r2, #1
 8004338:	2109      	movs	r1, #9
 800433a:	68a0      	ldr	r0, [r4, #8]
 800433c:	f7ff ffa2 	bl	8004284 <std.isra.0>
 8004340:	2202      	movs	r2, #2
 8004342:	2112      	movs	r1, #18
 8004344:	68e0      	ldr	r0, [r4, #12]
 8004346:	f7ff ff9d 	bl	8004284 <std.isra.0>
 800434a:	2301      	movs	r3, #1
 800434c:	61a3      	str	r3, [r4, #24]
 800434e:	bd10      	pop	{r4, pc}
 8004350:	08005118 	.word	0x08005118
 8004354:	08004279 	.word	0x08004279

08004358 <__sfp>:
 8004358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800435a:	4b1c      	ldr	r3, [pc, #112]	; (80043cc <__sfp+0x74>)
 800435c:	681e      	ldr	r6, [r3, #0]
 800435e:	69b3      	ldr	r3, [r6, #24]
 8004360:	4607      	mov	r7, r0
 8004362:	b913      	cbnz	r3, 800436a <__sfp+0x12>
 8004364:	4630      	mov	r0, r6
 8004366:	f7ff ffc7 	bl	80042f8 <__sinit>
 800436a:	3648      	adds	r6, #72	; 0x48
 800436c:	68b4      	ldr	r4, [r6, #8]
 800436e:	6873      	ldr	r3, [r6, #4]
 8004370:	3b01      	subs	r3, #1
 8004372:	d503      	bpl.n	800437c <__sfp+0x24>
 8004374:	6833      	ldr	r3, [r6, #0]
 8004376:	b133      	cbz	r3, 8004386 <__sfp+0x2e>
 8004378:	6836      	ldr	r6, [r6, #0]
 800437a:	e7f7      	b.n	800436c <__sfp+0x14>
 800437c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004380:	b16d      	cbz	r5, 800439e <__sfp+0x46>
 8004382:	3468      	adds	r4, #104	; 0x68
 8004384:	e7f4      	b.n	8004370 <__sfp+0x18>
 8004386:	2104      	movs	r1, #4
 8004388:	4638      	mov	r0, r7
 800438a:	f7ff ff9f 	bl	80042cc <__sfmoreglue>
 800438e:	6030      	str	r0, [r6, #0]
 8004390:	2800      	cmp	r0, #0
 8004392:	d1f1      	bne.n	8004378 <__sfp+0x20>
 8004394:	230c      	movs	r3, #12
 8004396:	603b      	str	r3, [r7, #0]
 8004398:	4604      	mov	r4, r0
 800439a:	4620      	mov	r0, r4
 800439c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800439e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80043a2:	81e3      	strh	r3, [r4, #14]
 80043a4:	2301      	movs	r3, #1
 80043a6:	81a3      	strh	r3, [r4, #12]
 80043a8:	6665      	str	r5, [r4, #100]	; 0x64
 80043aa:	6025      	str	r5, [r4, #0]
 80043ac:	60a5      	str	r5, [r4, #8]
 80043ae:	6065      	str	r5, [r4, #4]
 80043b0:	6125      	str	r5, [r4, #16]
 80043b2:	6165      	str	r5, [r4, #20]
 80043b4:	61a5      	str	r5, [r4, #24]
 80043b6:	2208      	movs	r2, #8
 80043b8:	4629      	mov	r1, r5
 80043ba:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80043be:	f7ff fd50 	bl	8003e62 <memset>
 80043c2:	6365      	str	r5, [r4, #52]	; 0x34
 80043c4:	63a5      	str	r5, [r4, #56]	; 0x38
 80043c6:	64a5      	str	r5, [r4, #72]	; 0x48
 80043c8:	64e5      	str	r5, [r4, #76]	; 0x4c
 80043ca:	e7e6      	b.n	800439a <__sfp+0x42>
 80043cc:	08005118 	.word	0x08005118

080043d0 <_fwalk_reent>:
 80043d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043d4:	4680      	mov	r8, r0
 80043d6:	4689      	mov	r9, r1
 80043d8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80043dc:	2600      	movs	r6, #0
 80043de:	b914      	cbnz	r4, 80043e6 <_fwalk_reent+0x16>
 80043e0:	4630      	mov	r0, r6
 80043e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80043e6:	68a5      	ldr	r5, [r4, #8]
 80043e8:	6867      	ldr	r7, [r4, #4]
 80043ea:	3f01      	subs	r7, #1
 80043ec:	d501      	bpl.n	80043f2 <_fwalk_reent+0x22>
 80043ee:	6824      	ldr	r4, [r4, #0]
 80043f0:	e7f5      	b.n	80043de <_fwalk_reent+0xe>
 80043f2:	89ab      	ldrh	r3, [r5, #12]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d907      	bls.n	8004408 <_fwalk_reent+0x38>
 80043f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80043fc:	3301      	adds	r3, #1
 80043fe:	d003      	beq.n	8004408 <_fwalk_reent+0x38>
 8004400:	4629      	mov	r1, r5
 8004402:	4640      	mov	r0, r8
 8004404:	47c8      	blx	r9
 8004406:	4306      	orrs	r6, r0
 8004408:	3568      	adds	r5, #104	; 0x68
 800440a:	e7ee      	b.n	80043ea <_fwalk_reent+0x1a>

0800440c <__swhatbuf_r>:
 800440c:	b570      	push	{r4, r5, r6, lr}
 800440e:	460e      	mov	r6, r1
 8004410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004414:	2900      	cmp	r1, #0
 8004416:	b090      	sub	sp, #64	; 0x40
 8004418:	4614      	mov	r4, r2
 800441a:	461d      	mov	r5, r3
 800441c:	da07      	bge.n	800442e <__swhatbuf_r+0x22>
 800441e:	2300      	movs	r3, #0
 8004420:	602b      	str	r3, [r5, #0]
 8004422:	89b3      	ldrh	r3, [r6, #12]
 8004424:	061a      	lsls	r2, r3, #24
 8004426:	d410      	bmi.n	800444a <__swhatbuf_r+0x3e>
 8004428:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800442c:	e00e      	b.n	800444c <__swhatbuf_r+0x40>
 800442e:	aa01      	add	r2, sp, #4
 8004430:	f000 fc7e 	bl	8004d30 <_fstat_r>
 8004434:	2800      	cmp	r0, #0
 8004436:	dbf2      	blt.n	800441e <__swhatbuf_r+0x12>
 8004438:	9a02      	ldr	r2, [sp, #8]
 800443a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800443e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004442:	425a      	negs	r2, r3
 8004444:	415a      	adcs	r2, r3
 8004446:	602a      	str	r2, [r5, #0]
 8004448:	e7ee      	b.n	8004428 <__swhatbuf_r+0x1c>
 800444a:	2340      	movs	r3, #64	; 0x40
 800444c:	2000      	movs	r0, #0
 800444e:	6023      	str	r3, [r4, #0]
 8004450:	b010      	add	sp, #64	; 0x40
 8004452:	bd70      	pop	{r4, r5, r6, pc}

08004454 <__smakebuf_r>:
 8004454:	898b      	ldrh	r3, [r1, #12]
 8004456:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004458:	079d      	lsls	r5, r3, #30
 800445a:	4606      	mov	r6, r0
 800445c:	460c      	mov	r4, r1
 800445e:	d507      	bpl.n	8004470 <__smakebuf_r+0x1c>
 8004460:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004464:	6023      	str	r3, [r4, #0]
 8004466:	6123      	str	r3, [r4, #16]
 8004468:	2301      	movs	r3, #1
 800446a:	6163      	str	r3, [r4, #20]
 800446c:	b002      	add	sp, #8
 800446e:	bd70      	pop	{r4, r5, r6, pc}
 8004470:	ab01      	add	r3, sp, #4
 8004472:	466a      	mov	r2, sp
 8004474:	f7ff ffca 	bl	800440c <__swhatbuf_r>
 8004478:	9900      	ldr	r1, [sp, #0]
 800447a:	4605      	mov	r5, r0
 800447c:	4630      	mov	r0, r6
 800447e:	f000 f877 	bl	8004570 <_malloc_r>
 8004482:	b948      	cbnz	r0, 8004498 <__smakebuf_r+0x44>
 8004484:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004488:	059a      	lsls	r2, r3, #22
 800448a:	d4ef      	bmi.n	800446c <__smakebuf_r+0x18>
 800448c:	f023 0303 	bic.w	r3, r3, #3
 8004490:	f043 0302 	orr.w	r3, r3, #2
 8004494:	81a3      	strh	r3, [r4, #12]
 8004496:	e7e3      	b.n	8004460 <__smakebuf_r+0xc>
 8004498:	4b0d      	ldr	r3, [pc, #52]	; (80044d0 <__smakebuf_r+0x7c>)
 800449a:	62b3      	str	r3, [r6, #40]	; 0x28
 800449c:	89a3      	ldrh	r3, [r4, #12]
 800449e:	6020      	str	r0, [r4, #0]
 80044a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044a4:	81a3      	strh	r3, [r4, #12]
 80044a6:	9b00      	ldr	r3, [sp, #0]
 80044a8:	6163      	str	r3, [r4, #20]
 80044aa:	9b01      	ldr	r3, [sp, #4]
 80044ac:	6120      	str	r0, [r4, #16]
 80044ae:	b15b      	cbz	r3, 80044c8 <__smakebuf_r+0x74>
 80044b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80044b4:	4630      	mov	r0, r6
 80044b6:	f000 fc4d 	bl	8004d54 <_isatty_r>
 80044ba:	b128      	cbz	r0, 80044c8 <__smakebuf_r+0x74>
 80044bc:	89a3      	ldrh	r3, [r4, #12]
 80044be:	f023 0303 	bic.w	r3, r3, #3
 80044c2:	f043 0301 	orr.w	r3, r3, #1
 80044c6:	81a3      	strh	r3, [r4, #12]
 80044c8:	89a3      	ldrh	r3, [r4, #12]
 80044ca:	431d      	orrs	r5, r3
 80044cc:	81a5      	strh	r5, [r4, #12]
 80044ce:	e7cd      	b.n	800446c <__smakebuf_r+0x18>
 80044d0:	08004279 	.word	0x08004279

080044d4 <_free_r>:
 80044d4:	b538      	push	{r3, r4, r5, lr}
 80044d6:	4605      	mov	r5, r0
 80044d8:	2900      	cmp	r1, #0
 80044da:	d045      	beq.n	8004568 <_free_r+0x94>
 80044dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044e0:	1f0c      	subs	r4, r1, #4
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	bfb8      	it	lt
 80044e6:	18e4      	addlt	r4, r4, r3
 80044e8:	f000 fc56 	bl	8004d98 <__malloc_lock>
 80044ec:	4a1f      	ldr	r2, [pc, #124]	; (800456c <_free_r+0x98>)
 80044ee:	6813      	ldr	r3, [r2, #0]
 80044f0:	4610      	mov	r0, r2
 80044f2:	b933      	cbnz	r3, 8004502 <_free_r+0x2e>
 80044f4:	6063      	str	r3, [r4, #4]
 80044f6:	6014      	str	r4, [r2, #0]
 80044f8:	4628      	mov	r0, r5
 80044fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80044fe:	f000 bc4c 	b.w	8004d9a <__malloc_unlock>
 8004502:	42a3      	cmp	r3, r4
 8004504:	d90c      	bls.n	8004520 <_free_r+0x4c>
 8004506:	6821      	ldr	r1, [r4, #0]
 8004508:	1862      	adds	r2, r4, r1
 800450a:	4293      	cmp	r3, r2
 800450c:	bf04      	itt	eq
 800450e:	681a      	ldreq	r2, [r3, #0]
 8004510:	685b      	ldreq	r3, [r3, #4]
 8004512:	6063      	str	r3, [r4, #4]
 8004514:	bf04      	itt	eq
 8004516:	1852      	addeq	r2, r2, r1
 8004518:	6022      	streq	r2, [r4, #0]
 800451a:	6004      	str	r4, [r0, #0]
 800451c:	e7ec      	b.n	80044f8 <_free_r+0x24>
 800451e:	4613      	mov	r3, r2
 8004520:	685a      	ldr	r2, [r3, #4]
 8004522:	b10a      	cbz	r2, 8004528 <_free_r+0x54>
 8004524:	42a2      	cmp	r2, r4
 8004526:	d9fa      	bls.n	800451e <_free_r+0x4a>
 8004528:	6819      	ldr	r1, [r3, #0]
 800452a:	1858      	adds	r0, r3, r1
 800452c:	42a0      	cmp	r0, r4
 800452e:	d10b      	bne.n	8004548 <_free_r+0x74>
 8004530:	6820      	ldr	r0, [r4, #0]
 8004532:	4401      	add	r1, r0
 8004534:	1858      	adds	r0, r3, r1
 8004536:	4282      	cmp	r2, r0
 8004538:	6019      	str	r1, [r3, #0]
 800453a:	d1dd      	bne.n	80044f8 <_free_r+0x24>
 800453c:	6810      	ldr	r0, [r2, #0]
 800453e:	6852      	ldr	r2, [r2, #4]
 8004540:	605a      	str	r2, [r3, #4]
 8004542:	4401      	add	r1, r0
 8004544:	6019      	str	r1, [r3, #0]
 8004546:	e7d7      	b.n	80044f8 <_free_r+0x24>
 8004548:	d902      	bls.n	8004550 <_free_r+0x7c>
 800454a:	230c      	movs	r3, #12
 800454c:	602b      	str	r3, [r5, #0]
 800454e:	e7d3      	b.n	80044f8 <_free_r+0x24>
 8004550:	6820      	ldr	r0, [r4, #0]
 8004552:	1821      	adds	r1, r4, r0
 8004554:	428a      	cmp	r2, r1
 8004556:	bf04      	itt	eq
 8004558:	6811      	ldreq	r1, [r2, #0]
 800455a:	6852      	ldreq	r2, [r2, #4]
 800455c:	6062      	str	r2, [r4, #4]
 800455e:	bf04      	itt	eq
 8004560:	1809      	addeq	r1, r1, r0
 8004562:	6021      	streq	r1, [r4, #0]
 8004564:	605c      	str	r4, [r3, #4]
 8004566:	e7c7      	b.n	80044f8 <_free_r+0x24>
 8004568:	bd38      	pop	{r3, r4, r5, pc}
 800456a:	bf00      	nop
 800456c:	20005b5c 	.word	0x20005b5c

08004570 <_malloc_r>:
 8004570:	b570      	push	{r4, r5, r6, lr}
 8004572:	1ccd      	adds	r5, r1, #3
 8004574:	f025 0503 	bic.w	r5, r5, #3
 8004578:	3508      	adds	r5, #8
 800457a:	2d0c      	cmp	r5, #12
 800457c:	bf38      	it	cc
 800457e:	250c      	movcc	r5, #12
 8004580:	2d00      	cmp	r5, #0
 8004582:	4606      	mov	r6, r0
 8004584:	db01      	blt.n	800458a <_malloc_r+0x1a>
 8004586:	42a9      	cmp	r1, r5
 8004588:	d903      	bls.n	8004592 <_malloc_r+0x22>
 800458a:	230c      	movs	r3, #12
 800458c:	6033      	str	r3, [r6, #0]
 800458e:	2000      	movs	r0, #0
 8004590:	bd70      	pop	{r4, r5, r6, pc}
 8004592:	f000 fc01 	bl	8004d98 <__malloc_lock>
 8004596:	4a23      	ldr	r2, [pc, #140]	; (8004624 <_malloc_r+0xb4>)
 8004598:	6814      	ldr	r4, [r2, #0]
 800459a:	4621      	mov	r1, r4
 800459c:	b991      	cbnz	r1, 80045c4 <_malloc_r+0x54>
 800459e:	4c22      	ldr	r4, [pc, #136]	; (8004628 <_malloc_r+0xb8>)
 80045a0:	6823      	ldr	r3, [r4, #0]
 80045a2:	b91b      	cbnz	r3, 80045ac <_malloc_r+0x3c>
 80045a4:	4630      	mov	r0, r6
 80045a6:	f000 fb4d 	bl	8004c44 <_sbrk_r>
 80045aa:	6020      	str	r0, [r4, #0]
 80045ac:	4629      	mov	r1, r5
 80045ae:	4630      	mov	r0, r6
 80045b0:	f000 fb48 	bl	8004c44 <_sbrk_r>
 80045b4:	1c43      	adds	r3, r0, #1
 80045b6:	d126      	bne.n	8004606 <_malloc_r+0x96>
 80045b8:	230c      	movs	r3, #12
 80045ba:	6033      	str	r3, [r6, #0]
 80045bc:	4630      	mov	r0, r6
 80045be:	f000 fbec 	bl	8004d9a <__malloc_unlock>
 80045c2:	e7e4      	b.n	800458e <_malloc_r+0x1e>
 80045c4:	680b      	ldr	r3, [r1, #0]
 80045c6:	1b5b      	subs	r3, r3, r5
 80045c8:	d41a      	bmi.n	8004600 <_malloc_r+0x90>
 80045ca:	2b0b      	cmp	r3, #11
 80045cc:	d90f      	bls.n	80045ee <_malloc_r+0x7e>
 80045ce:	600b      	str	r3, [r1, #0]
 80045d0:	50cd      	str	r5, [r1, r3]
 80045d2:	18cc      	adds	r4, r1, r3
 80045d4:	4630      	mov	r0, r6
 80045d6:	f000 fbe0 	bl	8004d9a <__malloc_unlock>
 80045da:	f104 000b 	add.w	r0, r4, #11
 80045de:	1d23      	adds	r3, r4, #4
 80045e0:	f020 0007 	bic.w	r0, r0, #7
 80045e4:	1ac3      	subs	r3, r0, r3
 80045e6:	d01b      	beq.n	8004620 <_malloc_r+0xb0>
 80045e8:	425a      	negs	r2, r3
 80045ea:	50e2      	str	r2, [r4, r3]
 80045ec:	bd70      	pop	{r4, r5, r6, pc}
 80045ee:	428c      	cmp	r4, r1
 80045f0:	bf0d      	iteet	eq
 80045f2:	6863      	ldreq	r3, [r4, #4]
 80045f4:	684b      	ldrne	r3, [r1, #4]
 80045f6:	6063      	strne	r3, [r4, #4]
 80045f8:	6013      	streq	r3, [r2, #0]
 80045fa:	bf18      	it	ne
 80045fc:	460c      	movne	r4, r1
 80045fe:	e7e9      	b.n	80045d4 <_malloc_r+0x64>
 8004600:	460c      	mov	r4, r1
 8004602:	6849      	ldr	r1, [r1, #4]
 8004604:	e7ca      	b.n	800459c <_malloc_r+0x2c>
 8004606:	1cc4      	adds	r4, r0, #3
 8004608:	f024 0403 	bic.w	r4, r4, #3
 800460c:	42a0      	cmp	r0, r4
 800460e:	d005      	beq.n	800461c <_malloc_r+0xac>
 8004610:	1a21      	subs	r1, r4, r0
 8004612:	4630      	mov	r0, r6
 8004614:	f000 fb16 	bl	8004c44 <_sbrk_r>
 8004618:	3001      	adds	r0, #1
 800461a:	d0cd      	beq.n	80045b8 <_malloc_r+0x48>
 800461c:	6025      	str	r5, [r4, #0]
 800461e:	e7d9      	b.n	80045d4 <_malloc_r+0x64>
 8004620:	bd70      	pop	{r4, r5, r6, pc}
 8004622:	bf00      	nop
 8004624:	20005b5c 	.word	0x20005b5c
 8004628:	20005b60 	.word	0x20005b60

0800462c <__sfputc_r>:
 800462c:	6893      	ldr	r3, [r2, #8]
 800462e:	3b01      	subs	r3, #1
 8004630:	2b00      	cmp	r3, #0
 8004632:	b410      	push	{r4}
 8004634:	6093      	str	r3, [r2, #8]
 8004636:	da09      	bge.n	800464c <__sfputc_r+0x20>
 8004638:	6994      	ldr	r4, [r2, #24]
 800463a:	42a3      	cmp	r3, r4
 800463c:	db02      	blt.n	8004644 <__sfputc_r+0x18>
 800463e:	b2cb      	uxtb	r3, r1
 8004640:	2b0a      	cmp	r3, #10
 8004642:	d103      	bne.n	800464c <__sfputc_r+0x20>
 8004644:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004648:	f7ff bca4 	b.w	8003f94 <__swbuf_r>
 800464c:	6813      	ldr	r3, [r2, #0]
 800464e:	1c58      	adds	r0, r3, #1
 8004650:	6010      	str	r0, [r2, #0]
 8004652:	7019      	strb	r1, [r3, #0]
 8004654:	b2c8      	uxtb	r0, r1
 8004656:	f85d 4b04 	ldr.w	r4, [sp], #4
 800465a:	4770      	bx	lr

0800465c <__sfputs_r>:
 800465c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800465e:	4606      	mov	r6, r0
 8004660:	460f      	mov	r7, r1
 8004662:	4614      	mov	r4, r2
 8004664:	18d5      	adds	r5, r2, r3
 8004666:	42ac      	cmp	r4, r5
 8004668:	d101      	bne.n	800466e <__sfputs_r+0x12>
 800466a:	2000      	movs	r0, #0
 800466c:	e007      	b.n	800467e <__sfputs_r+0x22>
 800466e:	463a      	mov	r2, r7
 8004670:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004674:	4630      	mov	r0, r6
 8004676:	f7ff ffd9 	bl	800462c <__sfputc_r>
 800467a:	1c43      	adds	r3, r0, #1
 800467c:	d1f3      	bne.n	8004666 <__sfputs_r+0xa>
 800467e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004680 <_vfiprintf_r>:
 8004680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004684:	b09d      	sub	sp, #116	; 0x74
 8004686:	460c      	mov	r4, r1
 8004688:	4617      	mov	r7, r2
 800468a:	9303      	str	r3, [sp, #12]
 800468c:	4606      	mov	r6, r0
 800468e:	b118      	cbz	r0, 8004698 <_vfiprintf_r+0x18>
 8004690:	6983      	ldr	r3, [r0, #24]
 8004692:	b90b      	cbnz	r3, 8004698 <_vfiprintf_r+0x18>
 8004694:	f7ff fe30 	bl	80042f8 <__sinit>
 8004698:	4b7c      	ldr	r3, [pc, #496]	; (800488c <_vfiprintf_r+0x20c>)
 800469a:	429c      	cmp	r4, r3
 800469c:	d157      	bne.n	800474e <_vfiprintf_r+0xce>
 800469e:	6874      	ldr	r4, [r6, #4]
 80046a0:	89a3      	ldrh	r3, [r4, #12]
 80046a2:	0718      	lsls	r0, r3, #28
 80046a4:	d55d      	bpl.n	8004762 <_vfiprintf_r+0xe2>
 80046a6:	6923      	ldr	r3, [r4, #16]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d05a      	beq.n	8004762 <_vfiprintf_r+0xe2>
 80046ac:	2300      	movs	r3, #0
 80046ae:	9309      	str	r3, [sp, #36]	; 0x24
 80046b0:	2320      	movs	r3, #32
 80046b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80046b6:	2330      	movs	r3, #48	; 0x30
 80046b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80046bc:	f04f 0b01 	mov.w	fp, #1
 80046c0:	46b8      	mov	r8, r7
 80046c2:	4645      	mov	r5, r8
 80046c4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d155      	bne.n	8004778 <_vfiprintf_r+0xf8>
 80046cc:	ebb8 0a07 	subs.w	sl, r8, r7
 80046d0:	d00b      	beq.n	80046ea <_vfiprintf_r+0x6a>
 80046d2:	4653      	mov	r3, sl
 80046d4:	463a      	mov	r2, r7
 80046d6:	4621      	mov	r1, r4
 80046d8:	4630      	mov	r0, r6
 80046da:	f7ff ffbf 	bl	800465c <__sfputs_r>
 80046de:	3001      	adds	r0, #1
 80046e0:	f000 80c4 	beq.w	800486c <_vfiprintf_r+0x1ec>
 80046e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046e6:	4453      	add	r3, sl
 80046e8:	9309      	str	r3, [sp, #36]	; 0x24
 80046ea:	f898 3000 	ldrb.w	r3, [r8]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	f000 80bc 	beq.w	800486c <_vfiprintf_r+0x1ec>
 80046f4:	2300      	movs	r3, #0
 80046f6:	f04f 32ff 	mov.w	r2, #4294967295
 80046fa:	9304      	str	r3, [sp, #16]
 80046fc:	9307      	str	r3, [sp, #28]
 80046fe:	9205      	str	r2, [sp, #20]
 8004700:	9306      	str	r3, [sp, #24]
 8004702:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004706:	931a      	str	r3, [sp, #104]	; 0x68
 8004708:	2205      	movs	r2, #5
 800470a:	7829      	ldrb	r1, [r5, #0]
 800470c:	4860      	ldr	r0, [pc, #384]	; (8004890 <_vfiprintf_r+0x210>)
 800470e:	f7fb fd5f 	bl	80001d0 <memchr>
 8004712:	f105 0801 	add.w	r8, r5, #1
 8004716:	9b04      	ldr	r3, [sp, #16]
 8004718:	2800      	cmp	r0, #0
 800471a:	d131      	bne.n	8004780 <_vfiprintf_r+0x100>
 800471c:	06d9      	lsls	r1, r3, #27
 800471e:	bf44      	itt	mi
 8004720:	2220      	movmi	r2, #32
 8004722:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004726:	071a      	lsls	r2, r3, #28
 8004728:	bf44      	itt	mi
 800472a:	222b      	movmi	r2, #43	; 0x2b
 800472c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004730:	782a      	ldrb	r2, [r5, #0]
 8004732:	2a2a      	cmp	r2, #42	; 0x2a
 8004734:	d02c      	beq.n	8004790 <_vfiprintf_r+0x110>
 8004736:	9a07      	ldr	r2, [sp, #28]
 8004738:	2100      	movs	r1, #0
 800473a:	200a      	movs	r0, #10
 800473c:	46a8      	mov	r8, r5
 800473e:	3501      	adds	r5, #1
 8004740:	f898 3000 	ldrb.w	r3, [r8]
 8004744:	3b30      	subs	r3, #48	; 0x30
 8004746:	2b09      	cmp	r3, #9
 8004748:	d96d      	bls.n	8004826 <_vfiprintf_r+0x1a6>
 800474a:	b371      	cbz	r1, 80047aa <_vfiprintf_r+0x12a>
 800474c:	e026      	b.n	800479c <_vfiprintf_r+0x11c>
 800474e:	4b51      	ldr	r3, [pc, #324]	; (8004894 <_vfiprintf_r+0x214>)
 8004750:	429c      	cmp	r4, r3
 8004752:	d101      	bne.n	8004758 <_vfiprintf_r+0xd8>
 8004754:	68b4      	ldr	r4, [r6, #8]
 8004756:	e7a3      	b.n	80046a0 <_vfiprintf_r+0x20>
 8004758:	4b4f      	ldr	r3, [pc, #316]	; (8004898 <_vfiprintf_r+0x218>)
 800475a:	429c      	cmp	r4, r3
 800475c:	bf08      	it	eq
 800475e:	68f4      	ldreq	r4, [r6, #12]
 8004760:	e79e      	b.n	80046a0 <_vfiprintf_r+0x20>
 8004762:	4621      	mov	r1, r4
 8004764:	4630      	mov	r0, r6
 8004766:	f7ff fc67 	bl	8004038 <__swsetup_r>
 800476a:	2800      	cmp	r0, #0
 800476c:	d09e      	beq.n	80046ac <_vfiprintf_r+0x2c>
 800476e:	f04f 30ff 	mov.w	r0, #4294967295
 8004772:	b01d      	add	sp, #116	; 0x74
 8004774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004778:	2b25      	cmp	r3, #37	; 0x25
 800477a:	d0a7      	beq.n	80046cc <_vfiprintf_r+0x4c>
 800477c:	46a8      	mov	r8, r5
 800477e:	e7a0      	b.n	80046c2 <_vfiprintf_r+0x42>
 8004780:	4a43      	ldr	r2, [pc, #268]	; (8004890 <_vfiprintf_r+0x210>)
 8004782:	1a80      	subs	r0, r0, r2
 8004784:	fa0b f000 	lsl.w	r0, fp, r0
 8004788:	4318      	orrs	r0, r3
 800478a:	9004      	str	r0, [sp, #16]
 800478c:	4645      	mov	r5, r8
 800478e:	e7bb      	b.n	8004708 <_vfiprintf_r+0x88>
 8004790:	9a03      	ldr	r2, [sp, #12]
 8004792:	1d11      	adds	r1, r2, #4
 8004794:	6812      	ldr	r2, [r2, #0]
 8004796:	9103      	str	r1, [sp, #12]
 8004798:	2a00      	cmp	r2, #0
 800479a:	db01      	blt.n	80047a0 <_vfiprintf_r+0x120>
 800479c:	9207      	str	r2, [sp, #28]
 800479e:	e004      	b.n	80047aa <_vfiprintf_r+0x12a>
 80047a0:	4252      	negs	r2, r2
 80047a2:	f043 0302 	orr.w	r3, r3, #2
 80047a6:	9207      	str	r2, [sp, #28]
 80047a8:	9304      	str	r3, [sp, #16]
 80047aa:	f898 3000 	ldrb.w	r3, [r8]
 80047ae:	2b2e      	cmp	r3, #46	; 0x2e
 80047b0:	d110      	bne.n	80047d4 <_vfiprintf_r+0x154>
 80047b2:	f898 3001 	ldrb.w	r3, [r8, #1]
 80047b6:	2b2a      	cmp	r3, #42	; 0x2a
 80047b8:	f108 0101 	add.w	r1, r8, #1
 80047bc:	d137      	bne.n	800482e <_vfiprintf_r+0x1ae>
 80047be:	9b03      	ldr	r3, [sp, #12]
 80047c0:	1d1a      	adds	r2, r3, #4
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	9203      	str	r2, [sp, #12]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	bfb8      	it	lt
 80047ca:	f04f 33ff 	movlt.w	r3, #4294967295
 80047ce:	f108 0802 	add.w	r8, r8, #2
 80047d2:	9305      	str	r3, [sp, #20]
 80047d4:	4d31      	ldr	r5, [pc, #196]	; (800489c <_vfiprintf_r+0x21c>)
 80047d6:	f898 1000 	ldrb.w	r1, [r8]
 80047da:	2203      	movs	r2, #3
 80047dc:	4628      	mov	r0, r5
 80047de:	f7fb fcf7 	bl	80001d0 <memchr>
 80047e2:	b140      	cbz	r0, 80047f6 <_vfiprintf_r+0x176>
 80047e4:	2340      	movs	r3, #64	; 0x40
 80047e6:	1b40      	subs	r0, r0, r5
 80047e8:	fa03 f000 	lsl.w	r0, r3, r0
 80047ec:	9b04      	ldr	r3, [sp, #16]
 80047ee:	4303      	orrs	r3, r0
 80047f0:	9304      	str	r3, [sp, #16]
 80047f2:	f108 0801 	add.w	r8, r8, #1
 80047f6:	f898 1000 	ldrb.w	r1, [r8]
 80047fa:	4829      	ldr	r0, [pc, #164]	; (80048a0 <_vfiprintf_r+0x220>)
 80047fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004800:	2206      	movs	r2, #6
 8004802:	f108 0701 	add.w	r7, r8, #1
 8004806:	f7fb fce3 	bl	80001d0 <memchr>
 800480a:	2800      	cmp	r0, #0
 800480c:	d034      	beq.n	8004878 <_vfiprintf_r+0x1f8>
 800480e:	4b25      	ldr	r3, [pc, #148]	; (80048a4 <_vfiprintf_r+0x224>)
 8004810:	bb03      	cbnz	r3, 8004854 <_vfiprintf_r+0x1d4>
 8004812:	9b03      	ldr	r3, [sp, #12]
 8004814:	3307      	adds	r3, #7
 8004816:	f023 0307 	bic.w	r3, r3, #7
 800481a:	3308      	adds	r3, #8
 800481c:	9303      	str	r3, [sp, #12]
 800481e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004820:	444b      	add	r3, r9
 8004822:	9309      	str	r3, [sp, #36]	; 0x24
 8004824:	e74c      	b.n	80046c0 <_vfiprintf_r+0x40>
 8004826:	fb00 3202 	mla	r2, r0, r2, r3
 800482a:	2101      	movs	r1, #1
 800482c:	e786      	b.n	800473c <_vfiprintf_r+0xbc>
 800482e:	2300      	movs	r3, #0
 8004830:	9305      	str	r3, [sp, #20]
 8004832:	4618      	mov	r0, r3
 8004834:	250a      	movs	r5, #10
 8004836:	4688      	mov	r8, r1
 8004838:	3101      	adds	r1, #1
 800483a:	f898 2000 	ldrb.w	r2, [r8]
 800483e:	3a30      	subs	r2, #48	; 0x30
 8004840:	2a09      	cmp	r2, #9
 8004842:	d903      	bls.n	800484c <_vfiprintf_r+0x1cc>
 8004844:	2b00      	cmp	r3, #0
 8004846:	d0c5      	beq.n	80047d4 <_vfiprintf_r+0x154>
 8004848:	9005      	str	r0, [sp, #20]
 800484a:	e7c3      	b.n	80047d4 <_vfiprintf_r+0x154>
 800484c:	fb05 2000 	mla	r0, r5, r0, r2
 8004850:	2301      	movs	r3, #1
 8004852:	e7f0      	b.n	8004836 <_vfiprintf_r+0x1b6>
 8004854:	ab03      	add	r3, sp, #12
 8004856:	9300      	str	r3, [sp, #0]
 8004858:	4622      	mov	r2, r4
 800485a:	4b13      	ldr	r3, [pc, #76]	; (80048a8 <_vfiprintf_r+0x228>)
 800485c:	a904      	add	r1, sp, #16
 800485e:	4630      	mov	r0, r6
 8004860:	f3af 8000 	nop.w
 8004864:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004868:	4681      	mov	r9, r0
 800486a:	d1d8      	bne.n	800481e <_vfiprintf_r+0x19e>
 800486c:	89a3      	ldrh	r3, [r4, #12]
 800486e:	065b      	lsls	r3, r3, #25
 8004870:	f53f af7d 	bmi.w	800476e <_vfiprintf_r+0xee>
 8004874:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004876:	e77c      	b.n	8004772 <_vfiprintf_r+0xf2>
 8004878:	ab03      	add	r3, sp, #12
 800487a:	9300      	str	r3, [sp, #0]
 800487c:	4622      	mov	r2, r4
 800487e:	4b0a      	ldr	r3, [pc, #40]	; (80048a8 <_vfiprintf_r+0x228>)
 8004880:	a904      	add	r1, sp, #16
 8004882:	4630      	mov	r0, r6
 8004884:	f000 f888 	bl	8004998 <_printf_i>
 8004888:	e7ec      	b.n	8004864 <_vfiprintf_r+0x1e4>
 800488a:	bf00      	nop
 800488c:	0800513c 	.word	0x0800513c
 8004890:	0800517c 	.word	0x0800517c
 8004894:	0800515c 	.word	0x0800515c
 8004898:	0800511c 	.word	0x0800511c
 800489c:	08005182 	.word	0x08005182
 80048a0:	08005186 	.word	0x08005186
 80048a4:	00000000 	.word	0x00000000
 80048a8:	0800465d 	.word	0x0800465d

080048ac <_printf_common>:
 80048ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048b0:	4691      	mov	r9, r2
 80048b2:	461f      	mov	r7, r3
 80048b4:	688a      	ldr	r2, [r1, #8]
 80048b6:	690b      	ldr	r3, [r1, #16]
 80048b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80048bc:	4293      	cmp	r3, r2
 80048be:	bfb8      	it	lt
 80048c0:	4613      	movlt	r3, r2
 80048c2:	f8c9 3000 	str.w	r3, [r9]
 80048c6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80048ca:	4606      	mov	r6, r0
 80048cc:	460c      	mov	r4, r1
 80048ce:	b112      	cbz	r2, 80048d6 <_printf_common+0x2a>
 80048d0:	3301      	adds	r3, #1
 80048d2:	f8c9 3000 	str.w	r3, [r9]
 80048d6:	6823      	ldr	r3, [r4, #0]
 80048d8:	0699      	lsls	r1, r3, #26
 80048da:	bf42      	ittt	mi
 80048dc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80048e0:	3302      	addmi	r3, #2
 80048e2:	f8c9 3000 	strmi.w	r3, [r9]
 80048e6:	6825      	ldr	r5, [r4, #0]
 80048e8:	f015 0506 	ands.w	r5, r5, #6
 80048ec:	d107      	bne.n	80048fe <_printf_common+0x52>
 80048ee:	f104 0a19 	add.w	sl, r4, #25
 80048f2:	68e3      	ldr	r3, [r4, #12]
 80048f4:	f8d9 2000 	ldr.w	r2, [r9]
 80048f8:	1a9b      	subs	r3, r3, r2
 80048fa:	429d      	cmp	r5, r3
 80048fc:	db29      	blt.n	8004952 <_printf_common+0xa6>
 80048fe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004902:	6822      	ldr	r2, [r4, #0]
 8004904:	3300      	adds	r3, #0
 8004906:	bf18      	it	ne
 8004908:	2301      	movne	r3, #1
 800490a:	0692      	lsls	r2, r2, #26
 800490c:	d42e      	bmi.n	800496c <_printf_common+0xc0>
 800490e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004912:	4639      	mov	r1, r7
 8004914:	4630      	mov	r0, r6
 8004916:	47c0      	blx	r8
 8004918:	3001      	adds	r0, #1
 800491a:	d021      	beq.n	8004960 <_printf_common+0xb4>
 800491c:	6823      	ldr	r3, [r4, #0]
 800491e:	68e5      	ldr	r5, [r4, #12]
 8004920:	f8d9 2000 	ldr.w	r2, [r9]
 8004924:	f003 0306 	and.w	r3, r3, #6
 8004928:	2b04      	cmp	r3, #4
 800492a:	bf08      	it	eq
 800492c:	1aad      	subeq	r5, r5, r2
 800492e:	68a3      	ldr	r3, [r4, #8]
 8004930:	6922      	ldr	r2, [r4, #16]
 8004932:	bf0c      	ite	eq
 8004934:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004938:	2500      	movne	r5, #0
 800493a:	4293      	cmp	r3, r2
 800493c:	bfc4      	itt	gt
 800493e:	1a9b      	subgt	r3, r3, r2
 8004940:	18ed      	addgt	r5, r5, r3
 8004942:	f04f 0900 	mov.w	r9, #0
 8004946:	341a      	adds	r4, #26
 8004948:	454d      	cmp	r5, r9
 800494a:	d11b      	bne.n	8004984 <_printf_common+0xd8>
 800494c:	2000      	movs	r0, #0
 800494e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004952:	2301      	movs	r3, #1
 8004954:	4652      	mov	r2, sl
 8004956:	4639      	mov	r1, r7
 8004958:	4630      	mov	r0, r6
 800495a:	47c0      	blx	r8
 800495c:	3001      	adds	r0, #1
 800495e:	d103      	bne.n	8004968 <_printf_common+0xbc>
 8004960:	f04f 30ff 	mov.w	r0, #4294967295
 8004964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004968:	3501      	adds	r5, #1
 800496a:	e7c2      	b.n	80048f2 <_printf_common+0x46>
 800496c:	18e1      	adds	r1, r4, r3
 800496e:	1c5a      	adds	r2, r3, #1
 8004970:	2030      	movs	r0, #48	; 0x30
 8004972:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004976:	4422      	add	r2, r4
 8004978:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800497c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004980:	3302      	adds	r3, #2
 8004982:	e7c4      	b.n	800490e <_printf_common+0x62>
 8004984:	2301      	movs	r3, #1
 8004986:	4622      	mov	r2, r4
 8004988:	4639      	mov	r1, r7
 800498a:	4630      	mov	r0, r6
 800498c:	47c0      	blx	r8
 800498e:	3001      	adds	r0, #1
 8004990:	d0e6      	beq.n	8004960 <_printf_common+0xb4>
 8004992:	f109 0901 	add.w	r9, r9, #1
 8004996:	e7d7      	b.n	8004948 <_printf_common+0x9c>

08004998 <_printf_i>:
 8004998:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800499c:	4617      	mov	r7, r2
 800499e:	7e0a      	ldrb	r2, [r1, #24]
 80049a0:	b085      	sub	sp, #20
 80049a2:	2a6e      	cmp	r2, #110	; 0x6e
 80049a4:	4698      	mov	r8, r3
 80049a6:	4606      	mov	r6, r0
 80049a8:	460c      	mov	r4, r1
 80049aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80049ac:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80049b0:	f000 80bc 	beq.w	8004b2c <_printf_i+0x194>
 80049b4:	d81a      	bhi.n	80049ec <_printf_i+0x54>
 80049b6:	2a63      	cmp	r2, #99	; 0x63
 80049b8:	d02e      	beq.n	8004a18 <_printf_i+0x80>
 80049ba:	d80a      	bhi.n	80049d2 <_printf_i+0x3a>
 80049bc:	2a00      	cmp	r2, #0
 80049be:	f000 80c8 	beq.w	8004b52 <_printf_i+0x1ba>
 80049c2:	2a58      	cmp	r2, #88	; 0x58
 80049c4:	f000 808a 	beq.w	8004adc <_printf_i+0x144>
 80049c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049cc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80049d0:	e02a      	b.n	8004a28 <_printf_i+0x90>
 80049d2:	2a64      	cmp	r2, #100	; 0x64
 80049d4:	d001      	beq.n	80049da <_printf_i+0x42>
 80049d6:	2a69      	cmp	r2, #105	; 0x69
 80049d8:	d1f6      	bne.n	80049c8 <_printf_i+0x30>
 80049da:	6821      	ldr	r1, [r4, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	f011 0f80 	tst.w	r1, #128	; 0x80
 80049e2:	d023      	beq.n	8004a2c <_printf_i+0x94>
 80049e4:	1d11      	adds	r1, r2, #4
 80049e6:	6019      	str	r1, [r3, #0]
 80049e8:	6813      	ldr	r3, [r2, #0]
 80049ea:	e027      	b.n	8004a3c <_printf_i+0xa4>
 80049ec:	2a73      	cmp	r2, #115	; 0x73
 80049ee:	f000 80b4 	beq.w	8004b5a <_printf_i+0x1c2>
 80049f2:	d808      	bhi.n	8004a06 <_printf_i+0x6e>
 80049f4:	2a6f      	cmp	r2, #111	; 0x6f
 80049f6:	d02a      	beq.n	8004a4e <_printf_i+0xb6>
 80049f8:	2a70      	cmp	r2, #112	; 0x70
 80049fa:	d1e5      	bne.n	80049c8 <_printf_i+0x30>
 80049fc:	680a      	ldr	r2, [r1, #0]
 80049fe:	f042 0220 	orr.w	r2, r2, #32
 8004a02:	600a      	str	r2, [r1, #0]
 8004a04:	e003      	b.n	8004a0e <_printf_i+0x76>
 8004a06:	2a75      	cmp	r2, #117	; 0x75
 8004a08:	d021      	beq.n	8004a4e <_printf_i+0xb6>
 8004a0a:	2a78      	cmp	r2, #120	; 0x78
 8004a0c:	d1dc      	bne.n	80049c8 <_printf_i+0x30>
 8004a0e:	2278      	movs	r2, #120	; 0x78
 8004a10:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004a14:	496e      	ldr	r1, [pc, #440]	; (8004bd0 <_printf_i+0x238>)
 8004a16:	e064      	b.n	8004ae2 <_printf_i+0x14a>
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8004a1e:	1d11      	adds	r1, r2, #4
 8004a20:	6019      	str	r1, [r3, #0]
 8004a22:	6813      	ldr	r3, [r2, #0]
 8004a24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e0a3      	b.n	8004b74 <_printf_i+0x1dc>
 8004a2c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004a30:	f102 0104 	add.w	r1, r2, #4
 8004a34:	6019      	str	r1, [r3, #0]
 8004a36:	d0d7      	beq.n	80049e8 <_printf_i+0x50>
 8004a38:	f9b2 3000 	ldrsh.w	r3, [r2]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	da03      	bge.n	8004a48 <_printf_i+0xb0>
 8004a40:	222d      	movs	r2, #45	; 0x2d
 8004a42:	425b      	negs	r3, r3
 8004a44:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004a48:	4962      	ldr	r1, [pc, #392]	; (8004bd4 <_printf_i+0x23c>)
 8004a4a:	220a      	movs	r2, #10
 8004a4c:	e017      	b.n	8004a7e <_printf_i+0xe6>
 8004a4e:	6820      	ldr	r0, [r4, #0]
 8004a50:	6819      	ldr	r1, [r3, #0]
 8004a52:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004a56:	d003      	beq.n	8004a60 <_printf_i+0xc8>
 8004a58:	1d08      	adds	r0, r1, #4
 8004a5a:	6018      	str	r0, [r3, #0]
 8004a5c:	680b      	ldr	r3, [r1, #0]
 8004a5e:	e006      	b.n	8004a6e <_printf_i+0xd6>
 8004a60:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004a64:	f101 0004 	add.w	r0, r1, #4
 8004a68:	6018      	str	r0, [r3, #0]
 8004a6a:	d0f7      	beq.n	8004a5c <_printf_i+0xc4>
 8004a6c:	880b      	ldrh	r3, [r1, #0]
 8004a6e:	4959      	ldr	r1, [pc, #356]	; (8004bd4 <_printf_i+0x23c>)
 8004a70:	2a6f      	cmp	r2, #111	; 0x6f
 8004a72:	bf14      	ite	ne
 8004a74:	220a      	movne	r2, #10
 8004a76:	2208      	moveq	r2, #8
 8004a78:	2000      	movs	r0, #0
 8004a7a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8004a7e:	6865      	ldr	r5, [r4, #4]
 8004a80:	60a5      	str	r5, [r4, #8]
 8004a82:	2d00      	cmp	r5, #0
 8004a84:	f2c0 809c 	blt.w	8004bc0 <_printf_i+0x228>
 8004a88:	6820      	ldr	r0, [r4, #0]
 8004a8a:	f020 0004 	bic.w	r0, r0, #4
 8004a8e:	6020      	str	r0, [r4, #0]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d13f      	bne.n	8004b14 <_printf_i+0x17c>
 8004a94:	2d00      	cmp	r5, #0
 8004a96:	f040 8095 	bne.w	8004bc4 <_printf_i+0x22c>
 8004a9a:	4675      	mov	r5, lr
 8004a9c:	2a08      	cmp	r2, #8
 8004a9e:	d10b      	bne.n	8004ab8 <_printf_i+0x120>
 8004aa0:	6823      	ldr	r3, [r4, #0]
 8004aa2:	07da      	lsls	r2, r3, #31
 8004aa4:	d508      	bpl.n	8004ab8 <_printf_i+0x120>
 8004aa6:	6923      	ldr	r3, [r4, #16]
 8004aa8:	6862      	ldr	r2, [r4, #4]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	bfde      	ittt	le
 8004aae:	2330      	movle	r3, #48	; 0x30
 8004ab0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004ab4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004ab8:	ebae 0305 	sub.w	r3, lr, r5
 8004abc:	6123      	str	r3, [r4, #16]
 8004abe:	f8cd 8000 	str.w	r8, [sp]
 8004ac2:	463b      	mov	r3, r7
 8004ac4:	aa03      	add	r2, sp, #12
 8004ac6:	4621      	mov	r1, r4
 8004ac8:	4630      	mov	r0, r6
 8004aca:	f7ff feef 	bl	80048ac <_printf_common>
 8004ace:	3001      	adds	r0, #1
 8004ad0:	d155      	bne.n	8004b7e <_printf_i+0x1e6>
 8004ad2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ad6:	b005      	add	sp, #20
 8004ad8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004adc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004ae0:	493c      	ldr	r1, [pc, #240]	; (8004bd4 <_printf_i+0x23c>)
 8004ae2:	6822      	ldr	r2, [r4, #0]
 8004ae4:	6818      	ldr	r0, [r3, #0]
 8004ae6:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004aea:	f100 0504 	add.w	r5, r0, #4
 8004aee:	601d      	str	r5, [r3, #0]
 8004af0:	d001      	beq.n	8004af6 <_printf_i+0x15e>
 8004af2:	6803      	ldr	r3, [r0, #0]
 8004af4:	e002      	b.n	8004afc <_printf_i+0x164>
 8004af6:	0655      	lsls	r5, r2, #25
 8004af8:	d5fb      	bpl.n	8004af2 <_printf_i+0x15a>
 8004afa:	8803      	ldrh	r3, [r0, #0]
 8004afc:	07d0      	lsls	r0, r2, #31
 8004afe:	bf44      	itt	mi
 8004b00:	f042 0220 	orrmi.w	r2, r2, #32
 8004b04:	6022      	strmi	r2, [r4, #0]
 8004b06:	b91b      	cbnz	r3, 8004b10 <_printf_i+0x178>
 8004b08:	6822      	ldr	r2, [r4, #0]
 8004b0a:	f022 0220 	bic.w	r2, r2, #32
 8004b0e:	6022      	str	r2, [r4, #0]
 8004b10:	2210      	movs	r2, #16
 8004b12:	e7b1      	b.n	8004a78 <_printf_i+0xe0>
 8004b14:	4675      	mov	r5, lr
 8004b16:	fbb3 f0f2 	udiv	r0, r3, r2
 8004b1a:	fb02 3310 	mls	r3, r2, r0, r3
 8004b1e:	5ccb      	ldrb	r3, [r1, r3]
 8004b20:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004b24:	4603      	mov	r3, r0
 8004b26:	2800      	cmp	r0, #0
 8004b28:	d1f5      	bne.n	8004b16 <_printf_i+0x17e>
 8004b2a:	e7b7      	b.n	8004a9c <_printf_i+0x104>
 8004b2c:	6808      	ldr	r0, [r1, #0]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	6949      	ldr	r1, [r1, #20]
 8004b32:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004b36:	d004      	beq.n	8004b42 <_printf_i+0x1aa>
 8004b38:	1d10      	adds	r0, r2, #4
 8004b3a:	6018      	str	r0, [r3, #0]
 8004b3c:	6813      	ldr	r3, [r2, #0]
 8004b3e:	6019      	str	r1, [r3, #0]
 8004b40:	e007      	b.n	8004b52 <_printf_i+0x1ba>
 8004b42:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004b46:	f102 0004 	add.w	r0, r2, #4
 8004b4a:	6018      	str	r0, [r3, #0]
 8004b4c:	6813      	ldr	r3, [r2, #0]
 8004b4e:	d0f6      	beq.n	8004b3e <_printf_i+0x1a6>
 8004b50:	8019      	strh	r1, [r3, #0]
 8004b52:	2300      	movs	r3, #0
 8004b54:	6123      	str	r3, [r4, #16]
 8004b56:	4675      	mov	r5, lr
 8004b58:	e7b1      	b.n	8004abe <_printf_i+0x126>
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	1d11      	adds	r1, r2, #4
 8004b5e:	6019      	str	r1, [r3, #0]
 8004b60:	6815      	ldr	r5, [r2, #0]
 8004b62:	6862      	ldr	r2, [r4, #4]
 8004b64:	2100      	movs	r1, #0
 8004b66:	4628      	mov	r0, r5
 8004b68:	f7fb fb32 	bl	80001d0 <memchr>
 8004b6c:	b108      	cbz	r0, 8004b72 <_printf_i+0x1da>
 8004b6e:	1b40      	subs	r0, r0, r5
 8004b70:	6060      	str	r0, [r4, #4]
 8004b72:	6863      	ldr	r3, [r4, #4]
 8004b74:	6123      	str	r3, [r4, #16]
 8004b76:	2300      	movs	r3, #0
 8004b78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b7c:	e79f      	b.n	8004abe <_printf_i+0x126>
 8004b7e:	6923      	ldr	r3, [r4, #16]
 8004b80:	462a      	mov	r2, r5
 8004b82:	4639      	mov	r1, r7
 8004b84:	4630      	mov	r0, r6
 8004b86:	47c0      	blx	r8
 8004b88:	3001      	adds	r0, #1
 8004b8a:	d0a2      	beq.n	8004ad2 <_printf_i+0x13a>
 8004b8c:	6823      	ldr	r3, [r4, #0]
 8004b8e:	079b      	lsls	r3, r3, #30
 8004b90:	d507      	bpl.n	8004ba2 <_printf_i+0x20a>
 8004b92:	2500      	movs	r5, #0
 8004b94:	f104 0919 	add.w	r9, r4, #25
 8004b98:	68e3      	ldr	r3, [r4, #12]
 8004b9a:	9a03      	ldr	r2, [sp, #12]
 8004b9c:	1a9b      	subs	r3, r3, r2
 8004b9e:	429d      	cmp	r5, r3
 8004ba0:	db05      	blt.n	8004bae <_printf_i+0x216>
 8004ba2:	68e0      	ldr	r0, [r4, #12]
 8004ba4:	9b03      	ldr	r3, [sp, #12]
 8004ba6:	4298      	cmp	r0, r3
 8004ba8:	bfb8      	it	lt
 8004baa:	4618      	movlt	r0, r3
 8004bac:	e793      	b.n	8004ad6 <_printf_i+0x13e>
 8004bae:	2301      	movs	r3, #1
 8004bb0:	464a      	mov	r2, r9
 8004bb2:	4639      	mov	r1, r7
 8004bb4:	4630      	mov	r0, r6
 8004bb6:	47c0      	blx	r8
 8004bb8:	3001      	adds	r0, #1
 8004bba:	d08a      	beq.n	8004ad2 <_printf_i+0x13a>
 8004bbc:	3501      	adds	r5, #1
 8004bbe:	e7eb      	b.n	8004b98 <_printf_i+0x200>
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d1a7      	bne.n	8004b14 <_printf_i+0x17c>
 8004bc4:	780b      	ldrb	r3, [r1, #0]
 8004bc6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004bca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004bce:	e765      	b.n	8004a9c <_printf_i+0x104>
 8004bd0:	0800519e 	.word	0x0800519e
 8004bd4:	0800518d 	.word	0x0800518d

08004bd8 <_putc_r>:
 8004bd8:	b570      	push	{r4, r5, r6, lr}
 8004bda:	460d      	mov	r5, r1
 8004bdc:	4614      	mov	r4, r2
 8004bde:	4606      	mov	r6, r0
 8004be0:	b118      	cbz	r0, 8004bea <_putc_r+0x12>
 8004be2:	6983      	ldr	r3, [r0, #24]
 8004be4:	b90b      	cbnz	r3, 8004bea <_putc_r+0x12>
 8004be6:	f7ff fb87 	bl	80042f8 <__sinit>
 8004bea:	4b13      	ldr	r3, [pc, #76]	; (8004c38 <_putc_r+0x60>)
 8004bec:	429c      	cmp	r4, r3
 8004bee:	d112      	bne.n	8004c16 <_putc_r+0x3e>
 8004bf0:	6874      	ldr	r4, [r6, #4]
 8004bf2:	68a3      	ldr	r3, [r4, #8]
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	60a3      	str	r3, [r4, #8]
 8004bfa:	da16      	bge.n	8004c2a <_putc_r+0x52>
 8004bfc:	69a2      	ldr	r2, [r4, #24]
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	db02      	blt.n	8004c08 <_putc_r+0x30>
 8004c02:	b2eb      	uxtb	r3, r5
 8004c04:	2b0a      	cmp	r3, #10
 8004c06:	d110      	bne.n	8004c2a <_putc_r+0x52>
 8004c08:	4622      	mov	r2, r4
 8004c0a:	4629      	mov	r1, r5
 8004c0c:	4630      	mov	r0, r6
 8004c0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004c12:	f7ff b9bf 	b.w	8003f94 <__swbuf_r>
 8004c16:	4b09      	ldr	r3, [pc, #36]	; (8004c3c <_putc_r+0x64>)
 8004c18:	429c      	cmp	r4, r3
 8004c1a:	d101      	bne.n	8004c20 <_putc_r+0x48>
 8004c1c:	68b4      	ldr	r4, [r6, #8]
 8004c1e:	e7e8      	b.n	8004bf2 <_putc_r+0x1a>
 8004c20:	4b07      	ldr	r3, [pc, #28]	; (8004c40 <_putc_r+0x68>)
 8004c22:	429c      	cmp	r4, r3
 8004c24:	bf08      	it	eq
 8004c26:	68f4      	ldreq	r4, [r6, #12]
 8004c28:	e7e3      	b.n	8004bf2 <_putc_r+0x1a>
 8004c2a:	6823      	ldr	r3, [r4, #0]
 8004c2c:	1c5a      	adds	r2, r3, #1
 8004c2e:	6022      	str	r2, [r4, #0]
 8004c30:	701d      	strb	r5, [r3, #0]
 8004c32:	b2e8      	uxtb	r0, r5
 8004c34:	bd70      	pop	{r4, r5, r6, pc}
 8004c36:	bf00      	nop
 8004c38:	0800513c 	.word	0x0800513c
 8004c3c:	0800515c 	.word	0x0800515c
 8004c40:	0800511c 	.word	0x0800511c

08004c44 <_sbrk_r>:
 8004c44:	b538      	push	{r3, r4, r5, lr}
 8004c46:	4c06      	ldr	r4, [pc, #24]	; (8004c60 <_sbrk_r+0x1c>)
 8004c48:	2300      	movs	r3, #0
 8004c4a:	4605      	mov	r5, r0
 8004c4c:	4608      	mov	r0, r1
 8004c4e:	6023      	str	r3, [r4, #0]
 8004c50:	f7ff f85c 	bl	8003d0c <_sbrk>
 8004c54:	1c43      	adds	r3, r0, #1
 8004c56:	d102      	bne.n	8004c5e <_sbrk_r+0x1a>
 8004c58:	6823      	ldr	r3, [r4, #0]
 8004c5a:	b103      	cbz	r3, 8004c5e <_sbrk_r+0x1a>
 8004c5c:	602b      	str	r3, [r5, #0]
 8004c5e:	bd38      	pop	{r3, r4, r5, pc}
 8004c60:	20006130 	.word	0x20006130

08004c64 <__sread>:
 8004c64:	b510      	push	{r4, lr}
 8004c66:	460c      	mov	r4, r1
 8004c68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c6c:	f000 f896 	bl	8004d9c <_read_r>
 8004c70:	2800      	cmp	r0, #0
 8004c72:	bfab      	itete	ge
 8004c74:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004c76:	89a3      	ldrhlt	r3, [r4, #12]
 8004c78:	181b      	addge	r3, r3, r0
 8004c7a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004c7e:	bfac      	ite	ge
 8004c80:	6563      	strge	r3, [r4, #84]	; 0x54
 8004c82:	81a3      	strhlt	r3, [r4, #12]
 8004c84:	bd10      	pop	{r4, pc}

08004c86 <__swrite>:
 8004c86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c8a:	461f      	mov	r7, r3
 8004c8c:	898b      	ldrh	r3, [r1, #12]
 8004c8e:	05db      	lsls	r3, r3, #23
 8004c90:	4605      	mov	r5, r0
 8004c92:	460c      	mov	r4, r1
 8004c94:	4616      	mov	r6, r2
 8004c96:	d505      	bpl.n	8004ca4 <__swrite+0x1e>
 8004c98:	2302      	movs	r3, #2
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ca0:	f000 f868 	bl	8004d74 <_lseek_r>
 8004ca4:	89a3      	ldrh	r3, [r4, #12]
 8004ca6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004caa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004cae:	81a3      	strh	r3, [r4, #12]
 8004cb0:	4632      	mov	r2, r6
 8004cb2:	463b      	mov	r3, r7
 8004cb4:	4628      	mov	r0, r5
 8004cb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004cba:	f000 b817 	b.w	8004cec <_write_r>

08004cbe <__sseek>:
 8004cbe:	b510      	push	{r4, lr}
 8004cc0:	460c      	mov	r4, r1
 8004cc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cc6:	f000 f855 	bl	8004d74 <_lseek_r>
 8004cca:	1c43      	adds	r3, r0, #1
 8004ccc:	89a3      	ldrh	r3, [r4, #12]
 8004cce:	bf15      	itete	ne
 8004cd0:	6560      	strne	r0, [r4, #84]	; 0x54
 8004cd2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004cd6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004cda:	81a3      	strheq	r3, [r4, #12]
 8004cdc:	bf18      	it	ne
 8004cde:	81a3      	strhne	r3, [r4, #12]
 8004ce0:	bd10      	pop	{r4, pc}

08004ce2 <__sclose>:
 8004ce2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ce6:	f000 b813 	b.w	8004d10 <_close_r>
	...

08004cec <_write_r>:
 8004cec:	b538      	push	{r3, r4, r5, lr}
 8004cee:	4c07      	ldr	r4, [pc, #28]	; (8004d0c <_write_r+0x20>)
 8004cf0:	4605      	mov	r5, r0
 8004cf2:	4608      	mov	r0, r1
 8004cf4:	4611      	mov	r1, r2
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	6022      	str	r2, [r4, #0]
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	f7fe ffec 	bl	8003cd8 <_write>
 8004d00:	1c43      	adds	r3, r0, #1
 8004d02:	d102      	bne.n	8004d0a <_write_r+0x1e>
 8004d04:	6823      	ldr	r3, [r4, #0]
 8004d06:	b103      	cbz	r3, 8004d0a <_write_r+0x1e>
 8004d08:	602b      	str	r3, [r5, #0]
 8004d0a:	bd38      	pop	{r3, r4, r5, pc}
 8004d0c:	20006130 	.word	0x20006130

08004d10 <_close_r>:
 8004d10:	b538      	push	{r3, r4, r5, lr}
 8004d12:	4c06      	ldr	r4, [pc, #24]	; (8004d2c <_close_r+0x1c>)
 8004d14:	2300      	movs	r3, #0
 8004d16:	4605      	mov	r5, r0
 8004d18:	4608      	mov	r0, r1
 8004d1a:	6023      	str	r3, [r4, #0]
 8004d1c:	f7ff f810 	bl	8003d40 <_close>
 8004d20:	1c43      	adds	r3, r0, #1
 8004d22:	d102      	bne.n	8004d2a <_close_r+0x1a>
 8004d24:	6823      	ldr	r3, [r4, #0]
 8004d26:	b103      	cbz	r3, 8004d2a <_close_r+0x1a>
 8004d28:	602b      	str	r3, [r5, #0]
 8004d2a:	bd38      	pop	{r3, r4, r5, pc}
 8004d2c:	20006130 	.word	0x20006130

08004d30 <_fstat_r>:
 8004d30:	b538      	push	{r3, r4, r5, lr}
 8004d32:	4c07      	ldr	r4, [pc, #28]	; (8004d50 <_fstat_r+0x20>)
 8004d34:	2300      	movs	r3, #0
 8004d36:	4605      	mov	r5, r0
 8004d38:	4608      	mov	r0, r1
 8004d3a:	4611      	mov	r1, r2
 8004d3c:	6023      	str	r3, [r4, #0]
 8004d3e:	f7ff f802 	bl	8003d46 <_fstat>
 8004d42:	1c43      	adds	r3, r0, #1
 8004d44:	d102      	bne.n	8004d4c <_fstat_r+0x1c>
 8004d46:	6823      	ldr	r3, [r4, #0]
 8004d48:	b103      	cbz	r3, 8004d4c <_fstat_r+0x1c>
 8004d4a:	602b      	str	r3, [r5, #0]
 8004d4c:	bd38      	pop	{r3, r4, r5, pc}
 8004d4e:	bf00      	nop
 8004d50:	20006130 	.word	0x20006130

08004d54 <_isatty_r>:
 8004d54:	b538      	push	{r3, r4, r5, lr}
 8004d56:	4c06      	ldr	r4, [pc, #24]	; (8004d70 <_isatty_r+0x1c>)
 8004d58:	2300      	movs	r3, #0
 8004d5a:	4605      	mov	r5, r0
 8004d5c:	4608      	mov	r0, r1
 8004d5e:	6023      	str	r3, [r4, #0]
 8004d60:	f7fe fff6 	bl	8003d50 <_isatty>
 8004d64:	1c43      	adds	r3, r0, #1
 8004d66:	d102      	bne.n	8004d6e <_isatty_r+0x1a>
 8004d68:	6823      	ldr	r3, [r4, #0]
 8004d6a:	b103      	cbz	r3, 8004d6e <_isatty_r+0x1a>
 8004d6c:	602b      	str	r3, [r5, #0]
 8004d6e:	bd38      	pop	{r3, r4, r5, pc}
 8004d70:	20006130 	.word	0x20006130

08004d74 <_lseek_r>:
 8004d74:	b538      	push	{r3, r4, r5, lr}
 8004d76:	4c07      	ldr	r4, [pc, #28]	; (8004d94 <_lseek_r+0x20>)
 8004d78:	4605      	mov	r5, r0
 8004d7a:	4608      	mov	r0, r1
 8004d7c:	4611      	mov	r1, r2
 8004d7e:	2200      	movs	r2, #0
 8004d80:	6022      	str	r2, [r4, #0]
 8004d82:	461a      	mov	r2, r3
 8004d84:	f7fe ffe6 	bl	8003d54 <_lseek>
 8004d88:	1c43      	adds	r3, r0, #1
 8004d8a:	d102      	bne.n	8004d92 <_lseek_r+0x1e>
 8004d8c:	6823      	ldr	r3, [r4, #0]
 8004d8e:	b103      	cbz	r3, 8004d92 <_lseek_r+0x1e>
 8004d90:	602b      	str	r3, [r5, #0]
 8004d92:	bd38      	pop	{r3, r4, r5, pc}
 8004d94:	20006130 	.word	0x20006130

08004d98 <__malloc_lock>:
 8004d98:	4770      	bx	lr

08004d9a <__malloc_unlock>:
 8004d9a:	4770      	bx	lr

08004d9c <_read_r>:
 8004d9c:	b538      	push	{r3, r4, r5, lr}
 8004d9e:	4c07      	ldr	r4, [pc, #28]	; (8004dbc <_read_r+0x20>)
 8004da0:	4605      	mov	r5, r0
 8004da2:	4608      	mov	r0, r1
 8004da4:	4611      	mov	r1, r2
 8004da6:	2200      	movs	r2, #0
 8004da8:	6022      	str	r2, [r4, #0]
 8004daa:	461a      	mov	r2, r3
 8004dac:	f7fe ff86 	bl	8003cbc <_read>
 8004db0:	1c43      	adds	r3, r0, #1
 8004db2:	d102      	bne.n	8004dba <_read_r+0x1e>
 8004db4:	6823      	ldr	r3, [r4, #0]
 8004db6:	b103      	cbz	r3, 8004dba <_read_r+0x1e>
 8004db8:	602b      	str	r3, [r5, #0]
 8004dba:	bd38      	pop	{r3, r4, r5, pc}
 8004dbc:	20006130 	.word	0x20006130

08004dc0 <_init>:
 8004dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dc2:	bf00      	nop
 8004dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dc6:	bc08      	pop	{r3}
 8004dc8:	469e      	mov	lr, r3
 8004dca:	4770      	bx	lr

08004dcc <_fini>:
 8004dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dce:	bf00      	nop
 8004dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dd2:	bc08      	pop	{r3}
 8004dd4:	469e      	mov	lr, r3
 8004dd6:	4770      	bx	lr
