$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Sun Jun 05 05:36:12 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_vlg_vec_tst $end
$var reg 4 ! Input1 [3:0] $end
$var reg 4 " Input2 [3:0] $end
$var reg 3 # opcode [2:0] $end
$var wire 1 $ out [3] $end
$var wire 1 % out [2] $end
$var wire 1 & out [1] $end
$var wire 1 ' out [0] $end
$var wire 1 ( zero_flag $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 Add2~5 $end
$var wire 1 1 Add2~6_combout $end
$var wire 1 2 Add1~0_combout $end
$var wire 1 3 out[3]~1_combout $end
$var wire 1 4 out[1]~10_combout $end
$var wire 1 5 zero_flag~output_o $end
$var wire 1 6 out[0]~output_o $end
$var wire 1 7 out[1]~output_o $end
$var wire 1 8 out[2]~output_o $end
$var wire 1 9 out[3]~output_o $end
$var wire 1 : opcode[1]~input_o $end
$var wire 1 ; opcode[2]~input_o $end
$var wire 1 < Input1[3]~input_o $end
$var wire 1 = Input1[2]~input_o $end
$var wire 1 > Input1[0]~input_o $end
$var wire 1 ? out[3]~0_combout $end
$var wire 1 @ out[3]~2_combout $end
$var wire 1 A opcode[0]~input_o $end
$var wire 1 B Equal3~0_combout $end
$var wire 1 C out[3]~3_combout $end
$var wire 1 D out[3]~4_combout $end
$var wire 1 E Input2[3]~input_o $end
$var wire 1 F out[3]~5_combout $end
$var wire 1 G Equal3~1_combout $end
$var wire 1 H Equal3~1clkctrl_outclk $end
$var wire 1 I out[3]$latch~combout $end
$var wire 1 J out[2]~6_combout $end
$var wire 1 K out[2]~7_combout $end
$var wire 1 L Input2[1]~input_o $end
$var wire 1 M Add2~1_cout $end
$var wire 1 N Add2~3_cout $end
$var wire 1 O Add2~4_combout $end
$var wire 1 P out[2]~8_combout $end
$var wire 1 Q Input2[2]~input_o $end
$var wire 1 R out[2]~9_combout $end
$var wire 1 S out[2]$latch~combout $end
$var wire 1 T Equal3~2_combout $end
$var wire 1 U out[1]~13_combout $end
$var wire 1 V Input1[1]~input_o $end
$var wire 1 W out[1]~12_combout $end
$var wire 1 X Input2[0]~input_o $end
$var wire 1 Y out[1]~11_combout $end
$var wire 1 Z out[1]~14_combout $end
$var wire 1 [ out[1]$latch~combout $end
$var wire 1 \ out[0]~15_combout $end
$var wire 1 ] out[0]~16_combout $end
$var wire 1 ^ out[0]$latch~combout $end
$var wire 1 _ zero_flag~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1110 !
b1000 "
b0 #
x'
x&
x%
x$
x(
x)
0*
1+
x,
1-
1.
1/
00
01
12
13
04
x5
x6
x7
x8
x9
0:
0;
1<
1=
0>
1?
1@
0A
0B
1C
0D
1E
1F
1G
1H
xI
0J
0K
0L
0M
1N
1O
1P
0Q
1R
xS
0T
0U
1V
1W
0X
0Y
1Z
x[
0\
0]
x^
x_
$end
#40000
b1111 !
b1001 "
b1 #
1A
1X
1>
0)
1\
1T
03
1Y
1M
0?
1]
0N
1^
0[
0S
0I
10
0O
1_
16
07
08
09
1'
0&
0%
0$
11
05
0(
#80000
b111 !
b11 !
b1 !
b1011 "
b11 #
b0 !
b1010 "
b10 #
0A
1:
0X
1L
0>
0V
0=
0<
1)
0\
0T
1J
1B
14
13
0Y
1U
0G
0@
0M
02
0P
00
1O
0C
01
0H
1P
1K
1N
0R
11
0F
1S
1I
1R
0P
0O
18
19
1%
1$
0S
0I
0R
08
09
0%
0$
1S
18
1%
0S
08
0%
#120000
b1 !
b1011 "
b11 #
1A
1X
1>
0)
1\
0W
0B
03
1Y
1M
0]
12
0N
0^
1O
0_
06
0'
15
1(
#160000
b1111 "
b111 #
b11 !
b1101 "
b101 #
b10 !
b1100 "
b100 #
0>
1V
0A
0:
1;
0X
0L
1Q
1)
0\
0M
1W
0J
13
1@
10
0O
1N
0Z
0K
01
00
1O
03
1[
11
1_
17
1&
13
05
0(
#200000
b11 !
b1101 "
b101 #
1A
1X
1>
0)
1\
03
1M
1]
0N
1^
10
0O
16
1'
01
#240000
b111 !
b101 !
b1111 "
b111 #
b100 !
b1110 "
b110 #
0A
1:
0X
1L
0>
0V
1=
1)
0\
0W
1B
0Y
0@
0M
1P
1O
0]
1K
1N
1R
0O
0^
1S
0P
06
18
0'
1%
0R
0S
08
0%
#280000
b101 !
b1111 "
b111 #
1A
1X
1>
0)
1\
1J
1D
0B
04
1Y
1M
1]
1P
1R
1F
0N
1O
1^
1S
1I
16
18
19
1'
1%
1$
#320000
b111 "
b11 "
b11 #
b111 !
b1 "
b1 #
b110 !
b0 "
b0 #
0>
1V
0A
0:
0;
0X
0L
0Q
0E
1)
0\
0Y
0M
1W
0J
0D
13
0U
1G
1@
0R
0O
0F
11
1H
0]
1Z
1N
0P
0K
1R
00
1O
0R
1P
01
1R
#360000
b111 !
b1 "
b1 #
1A
1X
1>
0)
1\
1T
03
1Y
1M
1?
1]
0N
0[
0S
0I
10
0O
07
08
09
0&
0%
0$
11
#400000
b1111 !
b1011 !
b1001 !
b11 "
b11 #
b1000 !
b10 "
b10 #
0A
1:
0X
1L
0>
0V
0=
1<
1)
0\
0T
1J
1B
14
13
0Y
1U
0G
0@
0M
02
0P
00
1O
1C
01
0H
1P
1K
0C
1@
1N
0R
11
1F
1S
1R
0P
0F
1C
0O
18
1%
0S
1I
0R
1F
08
19
0%
1$
1S
0I
18
09
1%
0$
0S
1I
08
19
0%
1$
#440000
b1001 !
b11 "
b11 #
1A
1X
1>
0)
1\
0W
0B
03
1Y
1M
0]
12
0@
0N
0^
1O
06
0'
#480000
b111 "
b111 #
b1011 !
b101 "
b101 #
b1010 !
b100 "
b100 #
0>
1V
0A
0:
1;
0X
0L
1Q
1)
0\
0M
1W
0J
13
1@
10
0O
1N
0Z
0K
01
00
1O
03
1[
11
17
1&
13
#520000
b1011 !
b101 "
b101 #
1A
1X
1>
0)
1\
03
1M
1]
0N
1^
10
0O
16
1'
01
#560000
b1111 !
b1101 !
b111 "
b111 #
b1100 !
b110 "
b110 #
0A
1:
0X
1L
0>
0V
1=
1)
0\
0W
1B
0Y
0@
0M
1P
1O
0]
1K
0C
1N
1R
0F
0O
0^
1S
0P
06
18
0'
1%
0I
0R
09
0$
0S
08
0%
#600000
b1101 !
b111 "
b111 #
1A
1X
1>
0)
1\
1J
1D
0B
04
1Y
1M
1]
1P
1R
1C
0N
1O
1^
1S
16
18
1'
1%
#640000
b1111 "
b1011 "
b11 #
b1111 !
b1001 "
b1 #
b1110 !
b1000 "
b0 #
0>
1V
0A
0:
0;
0X
0L
0Q
1E
1)
0\
0Y
0M
1W
0J
0D
13
0U
1G
1@
0R
0O
1F
11
1H
0]
1Z
1N
0P
0K
1R
00
1O
0R
1P
01
1R
#680000
b1111 !
b1001 "
b1 #
1A
1X
1>
0)
1\
1T
03
1Y
1M
0?
1]
0N
0[
0S
10
0O
07
08
0&
0%
11
#720000
b111 !
b11 !
b1 !
b1011 "
b11 #
b0 !
b1010 "
b10 #
0A
1:
0X
1L
0>
0V
0=
0<
1)
0\
0T
1J
1B
14
13
0Y
1U
0G
0@
0M
02
0P
00
1O
0C
01
0H
1P
1K
1N
0R
11
0F
1S
1I
1R
0P
0O
18
19
1%
1$
0S
0I
0R
08
09
0%
0$
1S
18
1%
0S
08
0%
#760000
b1 !
b1011 "
b11 #
1A
1X
1>
0)
1\
0W
0B
03
1Y
1M
0]
12
0N
0^
1O
0_
06
0'
15
1(
#800000
b1111 "
b111 #
b11 !
b1101 "
b101 #
b10 !
b1100 "
b100 #
0>
1V
0A
0:
1;
0X
0L
1Q
1)
0\
0M
1W
0J
13
1@
10
0O
1N
0Z
0K
01
00
1O
03
1[
11
1_
17
1&
13
05
0(
#840000
b11 !
b1101 "
b101 #
1A
1X
1>
0)
1\
03
1M
1]
0N
1^
10
0O
16
1'
01
#880000
b111 !
b101 !
b1111 "
b111 #
b100 !
b1110 "
b110 #
0A
1:
0X
1L
0>
0V
1=
1)
0\
0W
1B
0Y
0@
0M
1P
1O
0]
1K
1N
1R
0O
0^
1S
0P
06
18
0'
1%
0R
0S
08
0%
#920000
b101 !
b1111 "
b111 #
1A
1X
1>
0)
1\
1J
1D
0B
04
1Y
1M
1]
1P
1R
1F
0N
1O
1^
1S
1I
16
18
19
1'
1%
1$
#960000
b111 "
b11 "
b11 #
b111 !
b1 "
b1 #
b110 !
b0 "
b0 #
0>
1V
0A
0:
0;
0X
0L
0Q
0E
1)
0\
0Y
0M
1W
0J
0D
13
0U
1G
1@
0R
0O
0F
11
1H
0]
1Z
1N
0P
0K
1R
00
1O
0R
1P
01
1R
#1000000
