<link href="style.css" type="text/css" rel="stylesheet" />

<html>


<head>
<title>Brijesh Dongol</title>
</head>

<body>

  <br><br>
 
  <table border="0" cellpadding="0" cellspacing="0">
    <tr><td width="30%"> 

  I am a <a href="https://www.surrey.ac.uk/people/brijesh-dongol"> senior lecturer</a>  (associate professor) at University of Surrey. <br><br> 
  My research is on formal techniques and verification methods for concurrent and 
  real-time systems. This includes concurrent objects, transactional memory and associated correctness conditions; weak memory 
	  models; algebraic
  techniques; and hybrid systems.
  <br>
  <br>
  I received a BSc in Computer Science and Mathematics and a BSc
  (Hons) in <a href="http://www.cllc.vuw.ac.nz/"> Logic and
  Computation</a>, both from Victoria University of Wellington, New
  Zealand. In 2009, I completed a PhD on  
  <a href="thesis.pdf"> 
    formal derivations of concurrent algorithms</a> at the University
    of Queensland, Australia. After this, I held postdoctorate positions at
    the University of Queensland and then at the University of Sheffield. 
  <br><br>
  I am very excited to be joining the  <a href="http://www.fmeurope.org/teaching/"> Formal Methods Europe Teaching committee</a>, promoting teaching and development of formal methods courses. If you are currently teaching a formal methods course, please submit its details to our <a href="https://fmeteaching.dudaone.com/contact">repository</a> or get in touch with one of the FME Teaching Committee members. 
  <br><br>

  

  
  <b> Program committees </b> <br>

  <a href="http://ifm2019.hvl.no/">IFM 2019</a>, 
  <a href="https://fmtea.github.io/">
  FMTea 2019 (co-chair)</a>, 
  <a href="http://refinenet.github.io"> REFINE
  2019 (co-chair)</a>, 
  <a href="http://www.cs.nott.ac.uk/~pszgmh/mpc19.html"> MPC 2019</a>, 

  <a href="https://ifm2018.cs.nuim.ie/ifm2018/"> IFM 2018</a>, 

  <a href="http://refinenet.github.io"> REFINE
  2018 (co-chair)</a>, 

  <a href="http://www.refinenet.org.uk/ref15/cfp.html"> REFINE
  2015</a>, 
  <a href="http://www.pdp2015.org/"> PDP 2015</a>. <br> <br>  

  <b> Teaching </b> <br>

  <em>Semester 1</em>:  
  COM1026 (Foundations of Computing) <br>

  <em>Semester 2</em>: 
  COM2022 (Computer Networking), 
  COM3028 (Systems Verification) <br>  
  <br>
  

  <b> Publications </b> <br>
      <ul style="list-style: none;"> 
	<li> My list of publications is <a href="all.html"> here</a>. These
	include links to mechanisation and slides (where available).
	<br>
	<li> My DBLP page
	is <a href="http://dblp.uni-trier.de/pers/ht/d/Dongol:Brijesh"> 
	here</a>, and Google Scholar page
	is <a href="https://scholar.google.co.uk/citations?user=fjA_2-cAAAAJ&hl=en"> 
	here</a>. 
      </ul>

      <br>
      
  <b> Current projects </b> <br>

  <ul>
      <li> 2019-2021. VeTSS studentship (PI) <br>
	Persistent Safety and Security <font color="red"> NEW! </font>

      <li> 2019-2021. ARC Discovery Grant (Co-I) <br>
	Design and verification of correct, efficient and secure concurrent systems <font color="red"> NEW! </font>



      <li> 2018-2020. EPSRC Standard Grant (PI) <br>
      <a href="http://gow.epsrc.ac.uk/NGBOViewGrant.aspx?GrantRef=EP/R032556/1"> 
	<i> Verifiably correct transactional memory </i>
      </a>
      

      <li> 2018-2022. EPSRC Standard Grant (Co-I) <br>
      <a
      href="http://gow.epsrc.ac.uk/NGBOViewGrant.aspx?GrantRef=EP/R025134/1">
      <i> RoboTest: Systematic Model-Based Testing and Simulation of
      Mobile Autonomous Robots </i>
      </a><br>
      This project fits within the larger <a href="https://www.cs.york.ac.uk/circus/RoboCalc/">RoboCalc</a> umbrella. 
      <li> 2017-2019. EPSRC Overseas Travel Grant (PI) <br>
      <a href="http://gow.epsrc.ac.uk/NGBOViewGrant.aspx?GrantRef=EP/R019045/1">
      <i> Verifiably correct concurrency abstractions </i>
      </a>
      <p>
    </ul>

      
      
   <b> Post docs  </b> <br>
   <ul> 
    <li> Sadegh Dalvandi
    <li> <a href="http://alasdair.io/">Alasdair Armstrong</a> (previous, now postdoc with Peter Sewell in Cambridge)
  </ul>
  <br>
  
  <!--<b> Current research funding </b> <br>

  <ul style="list-style: none;"> 
    
  </ul>
  <br>-->

  <b> Some previous research and collaborators </b> 
  <ul>
    
      <li> Proofs of linearisability 
	with <a href="http://staffwww.dcs.shef.ac.uk/people/J.Derrick/">
	  John
	  Derrick</a>, <a href="http://www.informatik.uni-augsburg.de/lehrstuehle/swt/se/staff/schellhorn/">
	  Gerhard Schellhorn</a>,
	and <a href="http://www.cs.uni-paderborn.de/fachgebiete/ag-wehrheim/personen/heike-wehrheim.html">
	  Heike Wehrheim</a> (2012-14, University of Sheffield) 
      <li> Time bands and sampling logics for teleo-reactive programs
	with <a href="http://staff.itee.uq.edu.au/ianh/"> Ian Hayes</a> (2009-12, University of Queensland) 
      <li> Progress properties of non-blocking algorithms
	with <a href="http://www.itee.uq.edu.au/contacts/show.ephp/uqrcolvi">
	  Rob Colvin</a> 

      <li> Concurrent program derivations
      with <a href="http://www.linkedin.com/in/ArjanMooij"> Arjan
      Mooij </a> 
    </ul>
   <br>

  <b> Completed projects </b> <br>

    <ul>
      <li> 2016-17. EPSRC First Grant (PI) <!--- (&#163;122,774).---> <br>
      <a
      href="http://gow.epsrc.ac.uk/NGBOViewGrant.aspx?GrantRef=EP/N016661/1">
      <i>
      Verifiably correct high-performance concurrency
      libraries for multi-core computing systems 
      </i>
      </a>
    <li> 2015-16. Brunel University (PI) <!--- (&#163;5,000).---> <br>
      <i> Verifying energy-aware networks on chip systems </i>
    <li> 2015-16. Brunel University New Staff Grant (PI) <!--- (&#163;10,000)--->

    <li> 2012. University of Sheffield SEED Grant (PI) <!---(&#163;2,500).---> <br>
      <i> 
	Verifiable real-time controllers with multi-timescale
	requirements 
      </i>
    <li> 2009. University of Queensland New Staff Research Start-Up
      Fund <!--- (AU$11,977).---> <br>
      <i> A logic
	for reasoning about progress properties of teleo-reactive
	programs </i>
    <li> 2009. The University of Queensland ResTeach Award <!--- -->
      <!--(AU$18,428) --->
  </ul>

     <br>

  <b> Media </b> <br>

  Here is a talk on our paper <i> Transactions in Relaxed Memory Architectures </i> given by James Riely at POPL 2018. <br> 
    <iframe scale="50%"
    src="https://www.youtube.com/embed/RAC12DwOhuA" frameborder="0"
    allowfullscreen></iframe> <br> <br> <br>
    
  Here is a talk on our paper <i> Defining correctness conditions for concurrent objects in multicore architectures </i> I gave at ECOOP 2015. <br>
  <iframe scale="50%" src="https://www.youtube.com/embed/PDQXpKE_Kao" frameborder="0" allowfullscreen></iframe>

  <br> 
   
      </td>
      <td width="5%" align="left" valign="top"> </td>
      <td width="23%" align="left" valign="top">
	<img border="0" src="me.jpg" width="40%">
	<br>
	<br>
	<br>
    <b> Contact details </b> <br>

    <p>
      E-mail: b.dongol [[at]] surrey [[dot]] ac [[dot]] uk 
    </p>
    
    <p>
      You can find me in 07BB02 <br><br>

      Mailing address: 
      <br>
      Department of Computer Science<br>
      University of Surrey <br>
      Guildford, GU2 7JP <br> 
      UNITED KINGDOM<br>
    </p>
      </td>
    </tr>
  </table>

  
</body>
</html>
