// Seed: 1611242850
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    output uwire id_2,
    output logic id_3
);
  wor id_5 = id_5, id_6;
  module_0(
      id_5, id_6, id_6, id_6, id_6, id_6, id_5
  );
  always @(negedge 1 < id_6 or id_6)
    if (id_6) id_3 <= id_6 == 1;
    else id_1 = 1'b0;
endmodule
