,,,,,,,,
,Signal Name,R-Format,addi,lw,sw,beq,bne,bgtz
inputs,Op[5],0,0,1,1,0,0,0
,Op[4],0,0,0,0,0,0,0
,Op[3],0,1,0,1,0,0,0
,Op[2],0,0,0,0,1,1,1
,Op[1],0,0,1,1,0,0,1
,Op[0],0,0,1,1,0,1,1
,,,,,,,,
outputs,RegDst,1,0,0,X,X,X,X
,AluSrc,0,1,1,1,0,0,0
,MemtoReg,0,0,1,X,X,X,X
,RegWrite,1,1,1,0,0,0,0
,MemRead,0,0,1,1,0,0,0
,MemWrite,0,0,0,1,0,0,0
,Branch (Beq),0,0,0,0,1,0,0
,ALUOp[0],0,0,0,0,1,1,1
,ALUOP[1],1,0,0,0,0,0,0
,ALUOp[2],0,0,0,0,0,0,0
,Bne,0,0,0,0,0,1,0
,Bgtz,0,0,0,0,0,0,1
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,