verilog xil_defaultlib  \
"../../../../project_3.gen/sources_1/ip/buffer_RAM_12x131072/sim/buffer_RAM_12x131072.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
