#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Nov 15 18:53:46 2016
# Process ID: 4596
# Current directory: C:/Kristian/GitHub/TFE4141/project/Term_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1272 C:\Kristian\GitHub\TFE4141\project\Term_Project\Term_Project.xpr
# Log file: C:/Kristian/GitHub/TFE4141/project/Term_Project/vivado.log
# Journal file: C:/Kristian/GitHub/TFE4141/project/Term_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.xpr
set_property source_mgmt_mode None [current_project]
remove_files {C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/new/RSACore.vhd {C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/imports/VHDL sources/TopLevelStateMachine.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/imports/VHDL sources/ModularExponentiation.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/imports/VHDL sources/modMult.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/imports/VHDL sources/EdgeCounter.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/imports/VHDL sources/inputRegister.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/imports/VHDL sources/multMod.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/imports/VHDL sources/SIPO.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/imports/VHDL sources/shiftOut.vhd}}
remove_files {{C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/imports/VHDL sources/MUX_2x128In_128Out.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/imports/VHDL sources/ModExp_stateMachine.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/imports/VHDL sources/PISO128to1.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/imports/VHDL sources/dataRegister.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/imports/VHDL sources/modMultFSM.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/imports/VHDL sources/modMultMSA.vhd}}
remove_files {{C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/imports/VHDL sources/ModularExponentiationDataPath.vhd}}
remove_files -fileset sim_1 {C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/multMod_tb.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/EdgeCounter_tb.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/RSACORE_tb.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/Sipo_tb.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/TopLevelStateMachine_tb.vhd}
remove_files -fileset sim_1 C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sim_1/imports/testbenches/RSACoreTestBench.vhd
remove_files {C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/imports/RSAExampleTestbench/RSAParameters.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.srcs/sources_1/imports/RSAExampleTestbench/CompDecl.vhd}
add_files -norecurse -scan_for_includes {{C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/inputRegister.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/modMult.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/modMultMSA.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/ModExp_stateMachine.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/ModularExponentiation.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/shiftOut.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/modMultFSM.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/dataRegister.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/SIPO.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/TopLevelStateMachine.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/EdgeCounter.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/MUX_2x128In_128Out.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/PISO128to1.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/multMod.vhd}}
remove_files {{C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/ModularExponentiation.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/dataRegister.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/MUX_2x128In_128Out.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/PISO128to1.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/ModExp_stateMachine.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/modMult.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/modMultFSM.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/modMultMSA.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/EdgeCounter.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/TopLevelStateMachine.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/inputRegister.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/multMod.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/SIPO.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/shiftOut.vhd}}
add_files -norecurse -scan_for_includes {{C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/inputRegister.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/modMult.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/modMultMSA.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/ModExp_stateMachine.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/ModularExponentiation.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/shiftOut.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/modMultFSM.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/dataRegister.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/SIPO.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/TopLevelStateMachine.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/EdgeCounter.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/MUX_2x128In_128Out.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/PISO128to1.vhd} {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/multMod.vhd}}
add_files -norecurse -scan_for_includes {{C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/RSACore.vhd}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/Sipo_tb.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/MUX_2x128in_128Out_tb.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/ModExp_stateMachine_tb.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/EdgeCounter_tb.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/TopLevelStateMachine_tb.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/RSAParameters.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/dataRegister_tb.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/ModularExponentiation_tb.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/modMult_tb.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/CompDecl.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/RSACORE_tb.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/shiftOut_tb.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/RSACoreTestBench.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/PISO128to1_tb.vhd C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/multMod_tb.vhd}
remove_files -fileset sim_1 C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/CompDecl.vhd
remove_files -fileset sim_1 C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/RSAParameters.vhd
