Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Feb 26 15:32:25 2022
| Host         : DESKTOP-H1KDTUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (9450)
8. checking generated_clocks (0)
9. checking loops (27)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (9450)
---------------------------------
 There are 9450 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (27)
----------------------
 There are 27 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.621        0.000                      0                20177        0.051        0.000                      0                20161        3.000        0.000                       0                  9458  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk_100mhz               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0    {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0     {0.000 93.267}       186.535         5.361           
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0_1  {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0_1   {0.000 93.267}       186.535         5.361           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0         22.621        0.000                      0                12442        0.191        0.000                      0                12442       18.822        0.000                       0                  6265  
  o_clk_5mhz_clk_wiz_0          32.553        0.000                      0                 7372        0.076        0.000                      0                 7372       26.825        0.000                       0                  3189  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0_1       22.627        0.000                      0                12442        0.191        0.000                      0                12442       18.822        0.000                       0                  6265  
  o_clk_5mhz_clk_wiz_0_1        32.562        0.000                      0                 7372        0.085        0.000                      0                 7372       26.825        0.000                       0                  3189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0        185.100        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         22.621        0.000                      0                12442        0.053        0.000                      0                12442  
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0        185.100        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0          38.444        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0          38.444        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          32.553        0.000                      0                 7372        0.051        0.000                      0                 7372  
o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       22.621        0.000                      0                12442        0.053        0.000                      0                12442  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0_1      185.100        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0_1      185.100        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1        38.444        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        32.553        0.000                      0                 7372        0.051        0.000                      0                 7372  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0_1        38.444        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0         36.030        0.000                      0                   54        0.815        0.000                      0                   54  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         36.030        0.000                      0                   54        0.678        0.000                      0                   54  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       36.030        0.000                      0                   54        0.678        0.000                      0                   54  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0_1       36.035        0.000                      0                   54        0.815        0.000                      0                   54  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0          85.715        0.000                      0                  293        1.921        0.000                      0                  293  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          85.715        0.000                      0                  293        1.738        0.000                      0                  293  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        85.715        0.000                      0                  293        1.738        0.000                      0                  293  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0_1        85.724        0.000                      0                  293        1.921        0.000                      0                  293  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100mhz
  To Clock:  i_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.621ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[127][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.674ns  (logic 2.454ns (14.717%)  route 14.220ns (85.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        14.220    15.790    debuggerTop/video_output/D[8]
    SLICE_X14Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[127][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X14Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[127][20]/C
                         clock pessimism              0.488    38.580    
                         clock uncertainty           -0.138    38.442    
    SLICE_X14Y146        FDCE (Setup_fdce_C_D)       -0.031    38.411    debuggerTop/video_output/r_linebuffer1_reg[127][20]
  -------------------------------------------------------------------
                         required time                         38.411    
                         arrival time                         -15.790    
  -------------------------------------------------------------------
                         slack                                 22.621    

Slack (MET) :             22.734ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[121][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.562ns  (logic 2.454ns (14.817%)  route 14.108ns (85.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        14.108    15.677    debuggerTop/video_output/D[8]
    SLICE_X12Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[121][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[121][20]/C
                         clock pessimism              0.488    38.580    
                         clock uncertainty           -0.138    38.442    
    SLICE_X12Y146        FDCE (Setup_fdce_C_D)       -0.031    38.411    debuggerTop/video_output/r_linebuffer1_reg[121][20]
  -------------------------------------------------------------------
                         required time                         38.411    
                         arrival time                         -15.677    
  -------------------------------------------------------------------
                         slack                                 22.734    

Slack (MET) :             22.827ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[110][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.469ns  (logic 2.454ns (14.900%)  route 14.015ns (85.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        14.015    15.585    debuggerTop/video_output/D[8]
    SLICE_X12Y148        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[110][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y148        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[110][20]/C
                         clock pessimism              0.488    38.581    
                         clock uncertainty           -0.138    38.443    
    SLICE_X12Y148        FDCE (Setup_fdce_C_D)       -0.031    38.412    debuggerTop/video_output/r_linebuffer1_reg[110][20]
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                         -15.585    
  -------------------------------------------------------------------
                         slack                                 22.827    

Slack (MET) :             22.896ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[125][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.401ns  (logic 2.454ns (14.963%)  route 13.947ns (85.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.947    15.516    debuggerTop/video_output/D[8]
    SLICE_X12Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[125][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[125][20]/C
                         clock pessimism              0.488    38.581    
                         clock uncertainty           -0.138    38.443    
    SLICE_X12Y147        FDCE (Setup_fdce_C_D)       -0.031    38.412    debuggerTop/video_output/r_linebuffer1_reg[125][20]
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                         -15.516    
  -------------------------------------------------------------------
                         slack                                 22.896    

Slack (MET) :             22.987ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[116][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.276ns  (logic 2.454ns (15.077%)  route 13.822ns (84.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.095 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.822    15.392    debuggerTop/video_output/D[8]
    SLICE_X11Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[116][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.512    38.095    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[116][20]/C
                         clock pessimism              0.488    38.584    
                         clock uncertainty           -0.138    38.446    
    SLICE_X11Y147        FDCE (Setup_fdce_C_D)       -0.067    38.379    debuggerTop/video_output/r_linebuffer1_reg[116][20]
  -------------------------------------------------------------------
                         required time                         38.379    
                         arrival time                         -15.392    
  -------------------------------------------------------------------
                         slack                                 22.987    

Slack (MET) :             22.989ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[105][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.280ns  (logic 2.454ns (15.074%)  route 13.826ns (84.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.826    15.396    debuggerTop/video_output/D[8]
    SLICE_X13Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[105][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[105][20]/C
                         clock pessimism              0.488    38.581    
                         clock uncertainty           -0.138    38.443    
    SLICE_X13Y147        FDCE (Setup_fdce_C_D)       -0.058    38.385    debuggerTop/video_output/r_linebuffer1_reg[105][20]
  -------------------------------------------------------------------
                         required time                         38.385    
                         arrival time                         -15.396    
  -------------------------------------------------------------------
                         slack                                 22.989    

Slack (MET) :             23.030ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[119][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.242ns  (logic 2.454ns (15.109%)  route 13.788ns (84.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.788    15.357    debuggerTop/video_output/D[8]
    SLICE_X11Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[119][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[119][20]/C
                         clock pessimism              0.488    38.583    
                         clock uncertainty           -0.138    38.445    
    SLICE_X11Y146        FDCE (Setup_fdce_C_D)       -0.058    38.387    debuggerTop/video_output/r_linebuffer1_reg[119][20]
  -------------------------------------------------------------------
                         required time                         38.387    
                         arrival time                         -15.357    
  -------------------------------------------------------------------
                         slack                                 23.030    

Slack (MET) :             23.055ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[117][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.205ns  (logic 2.454ns (15.144%)  route 13.751ns (84.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.751    15.320    debuggerTop/video_output/D[8]
    SLICE_X9Y145         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[117][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X9Y145         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[117][20]/C
                         clock pessimism              0.488    38.580    
                         clock uncertainty           -0.138    38.442    
    SLICE_X9Y145         FDCE (Setup_fdce_C_D)       -0.067    38.375    debuggerTop/video_output/r_linebuffer1_reg[117][20]
  -------------------------------------------------------------------
                         required time                         38.375    
                         arrival time                         -15.320    
  -------------------------------------------------------------------
                         slack                                 23.055    

Slack (MET) :             23.062ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[99][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.237ns  (logic 2.454ns (15.113%)  route 13.783ns (84.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.095 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.783    15.353    debuggerTop/video_output/D[8]
    SLICE_X10Y148        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[99][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.512    38.095    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y148        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[99][20]/C
                         clock pessimism              0.488    38.584    
                         clock uncertainty           -0.138    38.446    
    SLICE_X10Y148        FDCE (Setup_fdce_C_D)       -0.031    38.415    debuggerTop/video_output/r_linebuffer1_reg[99][20]
  -------------------------------------------------------------------
                         required time                         38.415    
                         arrival time                         -15.353    
  -------------------------------------------------------------------
                         slack                                 23.062    

Slack (MET) :             23.073ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[112][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.226ns  (logic 2.454ns (15.124%)  route 13.772ns (84.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.772    15.341    debuggerTop/video_output/D[8]
    SLICE_X10Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[112][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[112][20]/C
                         clock pessimism              0.488    38.583    
                         clock uncertainty           -0.138    38.445    
    SLICE_X10Y145        FDCE (Setup_fdce_C_D)       -0.031    38.414    debuggerTop/video_output/r_linebuffer1_reg[112][20]
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -15.341    
  -------------------------------------------------------------------
                         slack                                 23.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.645    -0.519    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y164        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y164        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/Q
                         net (fo=97, routed)          0.110    -0.268    debuggerTop/vga_generator/r_x_reg[1]_rep__0_0
    SLICE_X27Y164        LUT3 (Prop_lut3_I1_O)        0.045    -0.223 r  debuggerTop/vga_generator/r_x[2]_rep__10_i_1/O
                         net (fo=1, routed)           0.000    -0.223    debuggerTop/vga_generator/r_x[2]_rep__10_i_1_n_2
    SLICE_X27Y164        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.920    -0.753    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y164        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.247    -0.506    
    SLICE_X27Y164        FDCE (Hold_fdce_C_D)         0.092    -0.414    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.181%)  route 0.164ns (46.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.164    -0.301    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X42Y134        LUT6 (Prop_lut6_I1_O)        0.045    -0.256 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X42Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.847    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.255    -0.592    
    SLICE_X42Y134        FDRE (Hold_fdre_C_D)         0.121    -0.471    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.378%)  route 0.132ns (44.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.132    -0.310    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.255    -0.591    
    SLICE_X42Y135        FDRE (Hold_fdre_C_D)         0.063    -0.528    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X40Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y134        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.359    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X40Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X40Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X40Y134        FDRE (Hold_fdre_C_D)         0.017    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y134        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.359    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X41Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X41Y134        FDRE (Hold_fdre_C_D)         0.017    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.130    -0.312    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X42Y135        FDRE (Hold_fdre_C_D)         0.063    -0.543    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X45Y135        LUT3 (Prop_lut3_I2_O)        0.098    -0.280 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X45Y135        FDRE (Hold_fdre_C_D)         0.092    -0.514    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X45Y135        LUT2 (Prop_lut2_I0_O)        0.098    -0.280 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X45Y135        FDRE (Hold_fdre_C_D)         0.092    -0.514    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.754%)  route 0.154ns (45.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y168        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y168        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]/Q
                         net (fo=75, routed)          0.154    -0.227    debuggerTop/video_output/r_linebuffer_write_index_reg_n_2_[3]
    SLICE_X27Y169        LUT6 (Prop_lut6_I5_O)        0.045    -0.182 r  debuggerTop/video_output/r_linebuffer_write_index[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.182    debuggerTop/video_output/r_linebuffer_write_index[3]_rep__0_i_1_n_2
    SLICE_X27Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/C
                         clock pessimism              0.249    -0.509    
    SLICE_X27Y169        FDCE (Hold_fdce_C_D)         0.092    -0.417    debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.115%)  route 0.162ns (55.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.556    -0.608    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=6, routed)           0.162    -0.318    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X44Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X44Y135        FDRE (Hold_fdre_C_D)         0.013    -0.558    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X1Y54     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X54Y178    debuggerTop/video_output/r_linebuffer0_reg[136][23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X38Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X38Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y158     debuggerTop/video_output/r_linebuffer1_reg[64][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y158     debuggerTop/video_output/r_linebuffer1_reg[64][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y158     debuggerTop/video_output/r_linebuffer1_reg[64][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y158     debuggerTop/video_output/r_linebuffer1_reg[64][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y158     debuggerTop/video_output/r_linebuffer1_reg[64][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y158     debuggerTop/video_output/r_linebuffer1_reg[64][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y158     debuggerTop/video_output/r_linebuffer1_reg[64][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y158     debuggerTop/video_output/r_linebuffer1_reg[64][7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X38Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X38Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y178    debuggerTop/video_output/r_linebuffer0_reg[136][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y178    debuggerTop/video_output/r_linebuffer0_reg[136][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       26.825ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.553ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        60.090ns  (logic 9.948ns (16.555%)  route 50.142ns (83.445%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 185.250 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          4.322   152.428    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.735   185.250    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.730    
                         clock uncertainty           -0.183   185.547    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.981    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.981    
                         arrival time                        -152.428    
  -------------------------------------------------------------------
                         slack                                 32.553    

Slack (MET) :             32.722ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        59.752ns  (logic 9.948ns (16.649%)  route 49.804ns (83.351%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 185.081 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.984   152.090    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.567   185.081    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.561    
                         clock uncertainty           -0.183   185.378    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.812    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.812    
                         arrival time                        -152.090    
  -------------------------------------------------------------------
                         slack                                 32.722    

Slack (MET) :             33.033ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        59.440ns  (logic 9.948ns (16.736%)  route 49.492ns (83.264%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 185.080 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.672   151.778    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.566   185.080    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.560    
                         clock uncertainty           -0.183   185.377    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.811    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.811    
                         arrival time                        -151.778    
  -------------------------------------------------------------------
                         slack                                 33.033    

Slack (MET) :             33.048ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        59.417ns  (logic 9.948ns (16.743%)  route 49.469ns (83.257%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 185.064 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.650   151.755    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y28         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.550   185.064    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   185.553    
                         clock uncertainty           -0.183   185.370    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.804    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.804    
                         arrival time                        -151.756    
  -------------------------------------------------------------------
                         slack                                 33.048    

Slack (MET) :             33.091ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        59.552ns  (logic 10.176ns (17.088%)  route 49.376ns (82.912%))
  Logic Levels:           52  (LUT2=5 LUT3=8 LUT4=3 LUT5=14 LUT6=22)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 185.250 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.764   144.375    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X65Y115        LUT3 (Prop_lut3_I2_O)        0.352   144.727 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   145.160    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X65Y115        LUT5 (Prop_lut5_I2_O)        0.326   145.486 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.531   146.018    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.124   146.142 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.909   147.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   147.174 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.608   147.783    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X56Y100        LUT6 (Prop_lut6_I1_O)        0.124   147.907 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.983   151.890    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.735   185.250    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.730    
                         clock uncertainty           -0.183   185.547    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.981    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.981    
                         arrival time                        -151.890    
  -------------------------------------------------------------------
                         slack                                 33.091    

Slack (MET) :             33.191ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        59.275ns  (logic 10.176ns (17.168%)  route 49.099ns (82.832%))
  Logic Levels:           52  (LUT2=5 LUT3=8 LUT4=3 LUT5=14 LUT6=22)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 185.064 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.764   144.375    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X65Y115        LUT3 (Prop_lut3_I2_O)        0.352   144.727 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   145.160    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X65Y115        LUT5 (Prop_lut5_I2_O)        0.326   145.486 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.531   146.018    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.124   146.142 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.909   147.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   147.174 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.608   147.783    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X56Y100        LUT6 (Prop_lut6_I1_O)        0.124   147.907 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.706   151.613    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y28         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.550   185.064    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   185.553    
                         clock uncertainty           -0.183   185.370    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.804    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.804    
                         arrival time                        -151.613    
  -------------------------------------------------------------------
                         slack                                 33.191    

Slack (MET) :             33.216ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        59.253ns  (logic 9.948ns (16.789%)  route 49.305ns (83.211%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 185.076 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.485   151.591    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   185.076    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.556    
                         clock uncertainty           -0.183   185.373    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.807    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.807    
                         arrival time                        -151.591    
  -------------------------------------------------------------------
                         slack                                 33.216    

Slack (MET) :             33.238ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        59.224ns  (logic 9.948ns (16.797%)  route 49.276ns (83.203%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 185.061 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.457   151.562    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y27         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.547   185.061    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488   185.550    
                         clock uncertainty           -0.183   185.367    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.801    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.801    
                         arrival time                        -151.562    
  -------------------------------------------------------------------
                         slack                                 33.238    

Slack (MET) :             33.295ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        59.179ns  (logic 10.176ns (17.195%)  route 49.003ns (82.805%))
  Logic Levels:           52  (LUT2=5 LUT3=8 LUT4=3 LUT5=14 LUT6=22)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 185.081 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.764   144.375    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X65Y115        LUT3 (Prop_lut3_I2_O)        0.352   144.727 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   145.160    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X65Y115        LUT5 (Prop_lut5_I2_O)        0.326   145.486 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.531   146.018    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.124   146.142 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.909   147.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   147.174 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.608   147.783    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X56Y100        LUT6 (Prop_lut6_I1_O)        0.124   147.907 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.611   151.518    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.567   185.081    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.561    
                         clock uncertainty           -0.183   185.378    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.812    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.812    
                         arrival time                        -151.518    
  -------------------------------------------------------------------
                         slack                                 33.295    

Slack (MET) :             33.402ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        59.062ns  (logic 9.948ns (16.843%)  route 49.114ns (83.157%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 185.071 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.294   151.400    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.557   185.071    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.551    
                         clock uncertainty           -0.183   185.368    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.802    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.802    
                         arrival time                        -151.400    
  -------------------------------------------------------------------
                         slack                                 33.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        1.768ns  (logic 0.116ns (6.563%)  route 1.652ns (93.437%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 92.432 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.750    92.853    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X62Y110        LUT4 (Prop_lut4_I0_O)        0.045    92.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[4]_i_2/O
                         net (fo=5, routed)           0.403    93.301    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[4]
    SLICE_X59Y99         LUT4 (Prop_lut4_I0_O)        0.045    93.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[4]_i_1/O
                         net (fo=1, routed)           0.000    93.346    debuggerTop/profiler/r_sample_data_write_reg[31]_0[4]
    SLICE_X59Y99         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.838    92.432    debuggerTop/profiler/o_clk_5mhz
    SLICE_X59Y99         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.989    
                         clock uncertainty            0.183    93.172    
    SLICE_X59Y99         FDRE (Hold_fdre_C_D)         0.098    93.270    debuggerTop/profiler/r_sample_data_write_reg[4]
  -------------------------------------------------------------------
                         required time                        -93.270    
                         arrival time                          93.346    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        1.815ns  (logic 0.161ns (8.870%)  route 1.654ns (91.130%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 92.427 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.812    92.915    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X62Y110        LUT2 (Prop_lut2_I0_O)        0.045    92.960 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=9, routed)           0.160    93.120    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_1__0_0
    SLICE_X62Y109        LUT3 (Prop_lut3_I1_O)        0.045    93.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32/O
                         net (fo=2, routed)           0.183    93.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X62Y106        LUT4 (Prop_lut4_I0_O)        0.045    93.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[11]_i_1/O
                         net (fo=1, routed)           0.000    93.394    debuggerTop/profiler/r_sample_data_write_reg[31]_0[11]
    SLICE_X62Y106        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    92.427    debuggerTop/profiler/o_clk_5mhz
    SLICE_X62Y106        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.984    
                         clock uncertainty            0.183    93.167    
    SLICE_X62Y106        FDRE (Hold_fdre_C_D)         0.124    93.291    debuggerTop/profiler/r_sample_data_write_reg[11]
  -------------------------------------------------------------------
                         required time                        -93.291    
                         arrival time                          93.394    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        1.661ns  (logic 0.116ns (6.986%)  route 1.545ns (93.015%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns = ( 92.417 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.628    92.731    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y123        LUT6 (Prop_lut6_I1_O)        0.045    92.776 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_5/O
                         net (fo=1, routed)           0.139    92.915    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[7]_7
    SLICE_X63Y122        LUT6 (Prop_lut6_I5_O)        0.045    92.960 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_1__0/O
                         net (fo=8, routed)           0.279    93.239    debuggerTop/nes/cpu2A03/cpu6502/s/E[0]
    SLICE_X63Y119        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.822    92.417    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X63Y119        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.974    
                         clock uncertainty            0.183    93.157    
    SLICE_X63Y119        FDCE (Hold_fdce_C_CE)       -0.032    93.125    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -93.125    
                         arrival time                          93.239    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        1.809ns  (logic 0.206ns (11.388%)  route 1.603ns (88.612%))
  Logic Levels:           5  (BUFG=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 92.419 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.619    92.722    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y119        LUT6 (Prop_lut6_I5_O)        0.045    92.767 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_28/O
                         net (fo=2, routed)           0.154    92.921    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_4
    SLICE_X66Y119        LUT6 (Prop_lut6_I3_O)        0.045    92.966 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_11/O
                         net (fo=11, routed)          0.113    93.079    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]
    SLICE_X64Y119        LUT6 (Prop_lut6_I2_O)        0.045    93.124 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.218    93.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_pcl_reg[0]
    SLICE_X65Y118        LUT5 (Prop_lut5_I0_O)        0.045    93.387 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_pcl[0]_i_1/O
                         net (fo=1, routed)           0.000    93.387    debuggerTop/nes/cpu2A03/cpu6502/pcl/D[0]
    SLICE_X65Y118        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.825    92.419    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X65Y118        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.976    
                         clock uncertainty            0.183    93.159    
    SLICE_X65Y118        FDCE (Hold_fdce_C_D)         0.098    93.257    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]
  -------------------------------------------------------------------
                         required time                        -93.257    
                         arrival time                          93.387    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        1.829ns  (logic 0.116ns (6.342%)  route 1.713ns (93.659%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 92.432 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.824    92.927    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X60Y107        LUT4 (Prop_lut4_I0_O)        0.045    92.972 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.390    93.363    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X61Y98         LUT4 (Prop_lut4_I3_O)        0.045    93.408 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[2]_i_1/O
                         net (fo=1, routed)           0.000    93.408    debuggerTop/profiler/r_sample_data_write_reg[31]_0[2]
    SLICE_X61Y98         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.838    92.432    debuggerTop/profiler/o_clk_5mhz
    SLICE_X61Y98         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.989    
                         clock uncertainty            0.183    93.172    
    SLICE_X61Y98         FDRE (Hold_fdre_C_D)         0.098    93.270    debuggerTop/profiler/r_sample_data_write_reg[2]
  -------------------------------------------------------------------
                         required time                        -93.270    
                         arrival time                          93.408    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        1.832ns  (logic 0.181ns (9.878%)  route 1.651ns (90.123%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 92.426 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.829    92.932    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X60Y107        LUT4 (Prop_lut4_I0_O)        0.044    92.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.324    93.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X59Y101        LUT4 (Prop_lut4_I0_O)        0.111    93.411 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[3]_i_1/O
                         net (fo=1, routed)           0.000    93.411    debuggerTop/profiler/r_sample_data_write_reg[31]_0[3]
    SLICE_X59Y101        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    92.426    debuggerTop/profiler/o_clk_5mhz
    SLICE_X59Y101        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.983    
                         clock uncertainty            0.183    93.166    
    SLICE_X59Y101        FDRE (Hold_fdre_C_D)         0.099    93.265    debuggerTop/profiler/r_sample_data_write_reg[3]
  -------------------------------------------------------------------
                         required time                        -93.265    
                         arrival time                          93.411    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.116ns (6.460%)  route 1.680ns (93.540%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.718    -0.445    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y115        LUT6 (Prop_lut6_I2_O)        0.045    -0.400 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_6/O
                         net (fo=1, routed)           0.143    -0.257    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_6_n_2
    SLICE_X63Y117        LUT6 (Prop_lut6_I5_O)        0.045    -0.212 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=6, routed)           0.319     0.107    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]_0
    SLICE_X60Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X60Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.183    -0.108    
    SLICE_X60Y114        FDCE (Hold_fdce_C_D)         0.059    -0.049    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        1.839ns  (logic 0.161ns (8.754%)  route 1.678ns (91.246%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns = ( 92.417 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.718    92.822    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y115        LUT6 (Prop_lut6_I2_O)        0.045    92.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_6/O
                         net (fo=1, routed)           0.143    93.010    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_6_n_2
    SLICE_X63Y117        LUT6 (Prop_lut6_I5_O)        0.045    93.055 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=6, routed)           0.318    93.373    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X64Y120        LUT6 (Prop_lut6_I0_O)        0.045    93.418 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_d_i_1/O
                         net (fo=1, routed)           0.000    93.418    debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg_1
    SLICE_X64Y120        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.823    92.417    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X64Y120        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.974    
                         clock uncertainty            0.183    93.157    
    SLICE_X64Y120        FDCE (Hold_fdce_C_D)         0.098    93.255    debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg
  -------------------------------------------------------------------
                         required time                        -93.255    
                         arrival time                          93.418    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        1.876ns  (logic 0.161ns (8.582%)  route 1.715ns (91.418%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 92.425 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.750    92.853    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X62Y110        LUT4 (Prop_lut4_I0_O)        0.045    92.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[4]_i_2/O
                         net (fo=5, routed)           0.303    93.202    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[4]
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.045    93.247 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_3/O
                         net (fo=3, routed)           0.163    93.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X60Y106        LUT6 (Prop_lut6_I3_O)        0.045    93.455 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_1/O
                         net (fo=1, routed)           0.000    93.455    debuggerTop/nes/cpu2A03/cpu6502_n_265
    SLICE_X60Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.831    92.425    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X60Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.982    
                         clock uncertainty            0.183    93.165    
    SLICE_X60Y106        FDCE (Hold_fdce_C_D)         0.124    93.289    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -93.289    
                         arrival time                          93.455    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.161ns (8.643%)  route 1.702ns (91.357%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.649    -0.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X63Y121        LUT6 (Prop_lut6_I4_O)        0.045    -0.470 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[1]_i_17/O
                         net (fo=2, routed)           0.498     0.028    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.045     0.073 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[1]_i_6/O
                         net (fo=1, routed)           0.056     0.129    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[1]_i_6_n_2
    SLICE_X62Y121        LUT6 (Prop_lut6_I5_O)        0.045     0.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[1]_i_1/O
                         net (fo=1, routed)           0.000     0.174    debuggerTop/nes/cpu2A03/cpu6502/alu/D[1]
    SLICE_X62Y121        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.821    -0.852    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X62Y121        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.183    -0.113    
    SLICE_X62Y121        FDCE (Hold_fdce_C_D)         0.120     0.007    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 93.267 }
Period(ns):         186.535
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X0Y25     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X1Y16     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X2Y27     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X1Y29     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X3Y20     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X1Y18     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X0Y15     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X0Y14     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X0Y11     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X0Y26     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       186.535     26.825     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X34Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X38Y133    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X38Y133    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X34Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         93.267      92.767     SLICE_X68Y91     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_57_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X57Y130    debuggerTop/nes/ppu/r_oam_reg[96][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X59Y126    debuggerTop/nes/ppu/r_oam_reg[96][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X57Y130    debuggerTop/nes/ppu/r_oam_reg[96][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X56Y129    debuggerTop/nes/ppu/r_oam_reg[97][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X56Y129    debuggerTop/nes/ppu/r_oam_reg[97][2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X38Y133    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X38Y133    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X34Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X34Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         93.267      92.767     SLICE_X68Y91     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_57_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X59Y125    debuggerTop/nes/ppu/r_oam_reg[97][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X59Y125    debuggerTop/nes/ppu/r_oam_reg[97][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X59Y125    debuggerTop/nes/ppu/r_oam_reg[97][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X59Y125    debuggerTop/nes/ppu/r_oam_reg[97][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X60Y125    debuggerTop/nes/ppu/r_oam_reg[98][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       22.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.627ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[127][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.674ns  (logic 2.454ns (14.717%)  route 14.220ns (85.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        14.220    15.790    debuggerTop/video_output/D[8]
    SLICE_X14Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[127][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X14Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[127][20]/C
                         clock pessimism              0.488    38.580    
                         clock uncertainty           -0.132    38.447    
    SLICE_X14Y146        FDCE (Setup_fdce_C_D)       -0.031    38.416    debuggerTop/video_output/r_linebuffer1_reg[127][20]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                         -15.790    
  -------------------------------------------------------------------
                         slack                                 22.627    

Slack (MET) :             22.739ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[121][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.562ns  (logic 2.454ns (14.817%)  route 14.108ns (85.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        14.108    15.677    debuggerTop/video_output/D[8]
    SLICE_X12Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[121][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[121][20]/C
                         clock pessimism              0.488    38.580    
                         clock uncertainty           -0.132    38.447    
    SLICE_X12Y146        FDCE (Setup_fdce_C_D)       -0.031    38.416    debuggerTop/video_output/r_linebuffer1_reg[121][20]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                         -15.677    
  -------------------------------------------------------------------
                         slack                                 22.739    

Slack (MET) :             22.832ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[110][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.469ns  (logic 2.454ns (14.900%)  route 14.015ns (85.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        14.015    15.585    debuggerTop/video_output/D[8]
    SLICE_X12Y148        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[110][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y148        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[110][20]/C
                         clock pessimism              0.488    38.581    
                         clock uncertainty           -0.132    38.448    
    SLICE_X12Y148        FDCE (Setup_fdce_C_D)       -0.031    38.417    debuggerTop/video_output/r_linebuffer1_reg[110][20]
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -15.585    
  -------------------------------------------------------------------
                         slack                                 22.832    

Slack (MET) :             22.901ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[125][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.401ns  (logic 2.454ns (14.963%)  route 13.947ns (85.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.947    15.516    debuggerTop/video_output/D[8]
    SLICE_X12Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[125][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[125][20]/C
                         clock pessimism              0.488    38.581    
                         clock uncertainty           -0.132    38.448    
    SLICE_X12Y147        FDCE (Setup_fdce_C_D)       -0.031    38.417    debuggerTop/video_output/r_linebuffer1_reg[125][20]
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -15.516    
  -------------------------------------------------------------------
                         slack                                 22.901    

Slack (MET) :             22.992ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[116][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.276ns  (logic 2.454ns (15.077%)  route 13.822ns (84.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.095 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.822    15.392    debuggerTop/video_output/D[8]
    SLICE_X11Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[116][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.512    38.095    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[116][20]/C
                         clock pessimism              0.488    38.584    
                         clock uncertainty           -0.132    38.451    
    SLICE_X11Y147        FDCE (Setup_fdce_C_D)       -0.067    38.384    debuggerTop/video_output/r_linebuffer1_reg[116][20]
  -------------------------------------------------------------------
                         required time                         38.384    
                         arrival time                         -15.392    
  -------------------------------------------------------------------
                         slack                                 22.992    

Slack (MET) :             22.995ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[105][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.280ns  (logic 2.454ns (15.074%)  route 13.826ns (84.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.826    15.396    debuggerTop/video_output/D[8]
    SLICE_X13Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[105][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[105][20]/C
                         clock pessimism              0.488    38.581    
                         clock uncertainty           -0.132    38.448    
    SLICE_X13Y147        FDCE (Setup_fdce_C_D)       -0.058    38.390    debuggerTop/video_output/r_linebuffer1_reg[105][20]
  -------------------------------------------------------------------
                         required time                         38.390    
                         arrival time                         -15.396    
  -------------------------------------------------------------------
                         slack                                 22.995    

Slack (MET) :             23.035ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[119][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.242ns  (logic 2.454ns (15.109%)  route 13.788ns (84.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.788    15.357    debuggerTop/video_output/D[8]
    SLICE_X11Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[119][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[119][20]/C
                         clock pessimism              0.488    38.583    
                         clock uncertainty           -0.132    38.450    
    SLICE_X11Y146        FDCE (Setup_fdce_C_D)       -0.058    38.392    debuggerTop/video_output/r_linebuffer1_reg[119][20]
  -------------------------------------------------------------------
                         required time                         38.392    
                         arrival time                         -15.357    
  -------------------------------------------------------------------
                         slack                                 23.035    

Slack (MET) :             23.060ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[117][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.205ns  (logic 2.454ns (15.144%)  route 13.751ns (84.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.751    15.320    debuggerTop/video_output/D[8]
    SLICE_X9Y145         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[117][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X9Y145         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[117][20]/C
                         clock pessimism              0.488    38.580    
                         clock uncertainty           -0.132    38.447    
    SLICE_X9Y145         FDCE (Setup_fdce_C_D)       -0.067    38.380    debuggerTop/video_output/r_linebuffer1_reg[117][20]
  -------------------------------------------------------------------
                         required time                         38.380    
                         arrival time                         -15.320    
  -------------------------------------------------------------------
                         slack                                 23.060    

Slack (MET) :             23.067ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[99][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.237ns  (logic 2.454ns (15.113%)  route 13.783ns (84.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.095 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.783    15.353    debuggerTop/video_output/D[8]
    SLICE_X10Y148        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[99][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.512    38.095    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y148        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[99][20]/C
                         clock pessimism              0.488    38.584    
                         clock uncertainty           -0.132    38.451    
    SLICE_X10Y148        FDCE (Setup_fdce_C_D)       -0.031    38.420    debuggerTop/video_output/r_linebuffer1_reg[99][20]
  -------------------------------------------------------------------
                         required time                         38.420    
                         arrival time                         -15.353    
  -------------------------------------------------------------------
                         slack                                 23.067    

Slack (MET) :             23.078ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[112][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.226ns  (logic 2.454ns (15.124%)  route 13.772ns (84.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.772    15.341    debuggerTop/video_output/D[8]
    SLICE_X10Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[112][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[112][20]/C
                         clock pessimism              0.488    38.583    
                         clock uncertainty           -0.132    38.450    
    SLICE_X10Y145        FDCE (Setup_fdce_C_D)       -0.031    38.419    debuggerTop/video_output/r_linebuffer1_reg[112][20]
  -------------------------------------------------------------------
                         required time                         38.419    
                         arrival time                         -15.341    
  -------------------------------------------------------------------
                         slack                                 23.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.645    -0.519    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y164        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y164        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/Q
                         net (fo=97, routed)          0.110    -0.268    debuggerTop/vga_generator/r_x_reg[1]_rep__0_0
    SLICE_X27Y164        LUT3 (Prop_lut3_I1_O)        0.045    -0.223 r  debuggerTop/vga_generator/r_x[2]_rep__10_i_1/O
                         net (fo=1, routed)           0.000    -0.223    debuggerTop/vga_generator/r_x[2]_rep__10_i_1_n_2
    SLICE_X27Y164        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.920    -0.753    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y164        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.247    -0.506    
    SLICE_X27Y164        FDCE (Hold_fdce_C_D)         0.092    -0.414    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.181%)  route 0.164ns (46.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.164    -0.301    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X42Y134        LUT6 (Prop_lut6_I1_O)        0.045    -0.256 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X42Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.847    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.255    -0.592    
    SLICE_X42Y134        FDRE (Hold_fdre_C_D)         0.121    -0.471    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.378%)  route 0.132ns (44.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.132    -0.310    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.255    -0.591    
    SLICE_X42Y135        FDRE (Hold_fdre_C_D)         0.063    -0.528    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X40Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y134        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.359    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X40Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X40Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X40Y134        FDRE (Hold_fdre_C_D)         0.017    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y134        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.359    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X41Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X41Y134        FDRE (Hold_fdre_C_D)         0.017    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.130    -0.312    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X42Y135        FDRE (Hold_fdre_C_D)         0.063    -0.543    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X45Y135        LUT3 (Prop_lut3_I2_O)        0.098    -0.280 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X45Y135        FDRE (Hold_fdre_C_D)         0.092    -0.514    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X45Y135        LUT2 (Prop_lut2_I0_O)        0.098    -0.280 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X45Y135        FDRE (Hold_fdre_C_D)         0.092    -0.514    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.754%)  route 0.154ns (45.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y168        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y168        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]/Q
                         net (fo=75, routed)          0.154    -0.227    debuggerTop/video_output/r_linebuffer_write_index_reg_n_2_[3]
    SLICE_X27Y169        LUT6 (Prop_lut6_I5_O)        0.045    -0.182 r  debuggerTop/video_output/r_linebuffer_write_index[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.182    debuggerTop/video_output/r_linebuffer_write_index[3]_rep__0_i_1_n_2
    SLICE_X27Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/C
                         clock pessimism              0.249    -0.509    
    SLICE_X27Y169        FDCE (Hold_fdce_C_D)         0.092    -0.417    debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.115%)  route 0.162ns (55.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.556    -0.608    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=6, routed)           0.162    -0.318    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X44Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X44Y135        FDRE (Hold_fdre_C_D)         0.013    -0.558    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X1Y54     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X54Y178    debuggerTop/video_output/r_linebuffer0_reg[136][23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X38Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X38Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y158     debuggerTop/video_output/r_linebuffer1_reg[64][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y158     debuggerTop/video_output/r_linebuffer1_reg[64][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y158     debuggerTop/video_output/r_linebuffer1_reg[64][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y158     debuggerTop/video_output/r_linebuffer1_reg[64][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y158     debuggerTop/video_output/r_linebuffer1_reg[64][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y158     debuggerTop/video_output/r_linebuffer1_reg[64][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y158     debuggerTop/video_output/r_linebuffer1_reg[64][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y158     debuggerTop/video_output/r_linebuffer1_reg[64][7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X38Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X38Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y178    debuggerTop/video_output/r_linebuffer0_reg[136][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y178    debuggerTop/video_output/r_linebuffer0_reg[136][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       26.825ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.562ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        60.090ns  (logic 9.948ns (16.555%)  route 50.142ns (83.445%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 185.250 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          4.322   152.428    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.735   185.250    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.730    
                         clock uncertainty           -0.174   185.556    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.990    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.990    
                         arrival time                        -152.428    
  -------------------------------------------------------------------
                         slack                                 32.562    

Slack (MET) :             32.731ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        59.752ns  (logic 9.948ns (16.649%)  route 49.804ns (83.351%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 185.081 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.984   152.090    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.567   185.081    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.561    
                         clock uncertainty           -0.174   185.387    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.821    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.821    
                         arrival time                        -152.090    
  -------------------------------------------------------------------
                         slack                                 32.731    

Slack (MET) :             33.042ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        59.440ns  (logic 9.948ns (16.736%)  route 49.492ns (83.264%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 185.080 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.672   151.778    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.566   185.080    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.560    
                         clock uncertainty           -0.174   185.386    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.820    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.820    
                         arrival time                        -151.778    
  -------------------------------------------------------------------
                         slack                                 33.042    

Slack (MET) :             33.057ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        59.417ns  (logic 9.948ns (16.743%)  route 49.469ns (83.257%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 185.064 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.650   151.755    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y28         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.550   185.064    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   185.553    
                         clock uncertainty           -0.174   185.378    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.812    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.812    
                         arrival time                        -151.756    
  -------------------------------------------------------------------
                         slack                                 33.057    

Slack (MET) :             33.100ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        59.552ns  (logic 10.176ns (17.088%)  route 49.376ns (82.912%))
  Logic Levels:           52  (LUT2=5 LUT3=8 LUT4=3 LUT5=14 LUT6=22)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 185.250 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.764   144.375    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X65Y115        LUT3 (Prop_lut3_I2_O)        0.352   144.727 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   145.160    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X65Y115        LUT5 (Prop_lut5_I2_O)        0.326   145.486 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.531   146.018    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.124   146.142 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.909   147.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   147.174 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.608   147.783    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X56Y100        LUT6 (Prop_lut6_I1_O)        0.124   147.907 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.983   151.890    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.735   185.250    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.730    
                         clock uncertainty           -0.174   185.556    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.990    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.990    
                         arrival time                        -151.890    
  -------------------------------------------------------------------
                         slack                                 33.100    

Slack (MET) :             33.200ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        59.275ns  (logic 10.176ns (17.168%)  route 49.099ns (82.832%))
  Logic Levels:           52  (LUT2=5 LUT3=8 LUT4=3 LUT5=14 LUT6=22)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 185.064 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.764   144.375    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X65Y115        LUT3 (Prop_lut3_I2_O)        0.352   144.727 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   145.160    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X65Y115        LUT5 (Prop_lut5_I2_O)        0.326   145.486 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.531   146.018    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.124   146.142 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.909   147.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   147.174 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.608   147.783    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X56Y100        LUT6 (Prop_lut6_I1_O)        0.124   147.907 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.706   151.613    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y28         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.550   185.064    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   185.553    
                         clock uncertainty           -0.174   185.378    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.812    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.812    
                         arrival time                        -151.613    
  -------------------------------------------------------------------
                         slack                                 33.200    

Slack (MET) :             33.225ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        59.253ns  (logic 9.948ns (16.789%)  route 49.305ns (83.211%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 185.076 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.485   151.591    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   185.076    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.556    
                         clock uncertainty           -0.174   185.382    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.816    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.816    
                         arrival time                        -151.591    
  -------------------------------------------------------------------
                         slack                                 33.225    

Slack (MET) :             33.247ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        59.224ns  (logic 9.948ns (16.797%)  route 49.276ns (83.203%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 185.061 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.457   151.562    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y27         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.547   185.061    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488   185.550    
                         clock uncertainty           -0.174   185.375    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.809    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.809    
                         arrival time                        -151.562    
  -------------------------------------------------------------------
                         slack                                 33.247    

Slack (MET) :             33.303ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        59.179ns  (logic 10.176ns (17.195%)  route 49.003ns (82.805%))
  Logic Levels:           52  (LUT2=5 LUT3=8 LUT4=3 LUT5=14 LUT6=22)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 185.081 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.764   144.375    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X65Y115        LUT3 (Prop_lut3_I2_O)        0.352   144.727 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   145.160    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X65Y115        LUT5 (Prop_lut5_I2_O)        0.326   145.486 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.531   146.018    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.124   146.142 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.909   147.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   147.174 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.608   147.783    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X56Y100        LUT6 (Prop_lut6_I1_O)        0.124   147.907 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.611   151.518    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.567   185.081    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.561    
                         clock uncertainty           -0.174   185.387    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.821    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.821    
                         arrival time                        -151.518    
  -------------------------------------------------------------------
                         slack                                 33.303    

Slack (MET) :             33.411ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        59.062ns  (logic 9.948ns (16.843%)  route 49.114ns (83.157%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 185.071 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.294   151.400    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.557   185.071    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.551    
                         clock uncertainty           -0.174   185.377    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.811    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.811    
                         arrival time                        -151.400    
  -------------------------------------------------------------------
                         slack                                 33.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        1.768ns  (logic 0.116ns (6.563%)  route 1.652ns (93.437%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 92.432 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.750    92.853    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X62Y110        LUT4 (Prop_lut4_I0_O)        0.045    92.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[4]_i_2/O
                         net (fo=5, routed)           0.403    93.301    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[4]
    SLICE_X59Y99         LUT4 (Prop_lut4_I0_O)        0.045    93.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[4]_i_1/O
                         net (fo=1, routed)           0.000    93.346    debuggerTop/profiler/r_sample_data_write_reg[31]_0[4]
    SLICE_X59Y99         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.838    92.432    debuggerTop/profiler/o_clk_5mhz
    SLICE_X59Y99         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.989    
                         clock uncertainty            0.174    93.163    
    SLICE_X59Y99         FDRE (Hold_fdre_C_D)         0.098    93.261    debuggerTop/profiler/r_sample_data_write_reg[4]
  -------------------------------------------------------------------
                         required time                        -93.261    
                         arrival time                          93.346    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        1.815ns  (logic 0.161ns (8.870%)  route 1.654ns (91.130%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 92.427 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.812    92.915    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X62Y110        LUT2 (Prop_lut2_I0_O)        0.045    92.960 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=9, routed)           0.160    93.120    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_1__0_0
    SLICE_X62Y109        LUT3 (Prop_lut3_I1_O)        0.045    93.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32/O
                         net (fo=2, routed)           0.183    93.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X62Y106        LUT4 (Prop_lut4_I0_O)        0.045    93.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[11]_i_1/O
                         net (fo=1, routed)           0.000    93.394    debuggerTop/profiler/r_sample_data_write_reg[31]_0[11]
    SLICE_X62Y106        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    92.427    debuggerTop/profiler/o_clk_5mhz
    SLICE_X62Y106        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.984    
                         clock uncertainty            0.174    93.158    
    SLICE_X62Y106        FDRE (Hold_fdre_C_D)         0.124    93.282    debuggerTop/profiler/r_sample_data_write_reg[11]
  -------------------------------------------------------------------
                         required time                        -93.282    
                         arrival time                          93.394    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        1.661ns  (logic 0.116ns (6.986%)  route 1.545ns (93.015%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns = ( 92.417 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.628    92.731    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y123        LUT6 (Prop_lut6_I1_O)        0.045    92.776 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_5/O
                         net (fo=1, routed)           0.139    92.915    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[7]_7
    SLICE_X63Y122        LUT6 (Prop_lut6_I5_O)        0.045    92.960 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_1__0/O
                         net (fo=8, routed)           0.279    93.239    debuggerTop/nes/cpu2A03/cpu6502/s/E[0]
    SLICE_X63Y119        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.822    92.417    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X63Y119        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.974    
                         clock uncertainty            0.174    93.148    
    SLICE_X63Y119        FDCE (Hold_fdce_C_CE)       -0.032    93.116    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -93.116    
                         arrival time                          93.239    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        1.809ns  (logic 0.206ns (11.388%)  route 1.603ns (88.612%))
  Logic Levels:           5  (BUFG=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 92.419 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.619    92.722    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y119        LUT6 (Prop_lut6_I5_O)        0.045    92.767 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_28/O
                         net (fo=2, routed)           0.154    92.921    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_4
    SLICE_X66Y119        LUT6 (Prop_lut6_I3_O)        0.045    92.966 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_11/O
                         net (fo=11, routed)          0.113    93.079    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]
    SLICE_X64Y119        LUT6 (Prop_lut6_I2_O)        0.045    93.124 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.218    93.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_pcl_reg[0]
    SLICE_X65Y118        LUT5 (Prop_lut5_I0_O)        0.045    93.387 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_pcl[0]_i_1/O
                         net (fo=1, routed)           0.000    93.387    debuggerTop/nes/cpu2A03/cpu6502/pcl/D[0]
    SLICE_X65Y118        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.825    92.419    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X65Y118        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.976    
                         clock uncertainty            0.174    93.150    
    SLICE_X65Y118        FDCE (Hold_fdce_C_D)         0.098    93.248    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]
  -------------------------------------------------------------------
                         required time                        -93.248    
                         arrival time                          93.387    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        1.829ns  (logic 0.116ns (6.342%)  route 1.713ns (93.659%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 92.432 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.824    92.927    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X60Y107        LUT4 (Prop_lut4_I0_O)        0.045    92.972 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.390    93.363    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X61Y98         LUT4 (Prop_lut4_I3_O)        0.045    93.408 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[2]_i_1/O
                         net (fo=1, routed)           0.000    93.408    debuggerTop/profiler/r_sample_data_write_reg[31]_0[2]
    SLICE_X61Y98         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.838    92.432    debuggerTop/profiler/o_clk_5mhz
    SLICE_X61Y98         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.989    
                         clock uncertainty            0.174    93.163    
    SLICE_X61Y98         FDRE (Hold_fdre_C_D)         0.098    93.261    debuggerTop/profiler/r_sample_data_write_reg[2]
  -------------------------------------------------------------------
                         required time                        -93.261    
                         arrival time                          93.408    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        1.832ns  (logic 0.181ns (9.878%)  route 1.651ns (90.123%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 92.426 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.829    92.932    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X60Y107        LUT4 (Prop_lut4_I0_O)        0.044    92.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.324    93.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X59Y101        LUT4 (Prop_lut4_I0_O)        0.111    93.411 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[3]_i_1/O
                         net (fo=1, routed)           0.000    93.411    debuggerTop/profiler/r_sample_data_write_reg[31]_0[3]
    SLICE_X59Y101        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    92.426    debuggerTop/profiler/o_clk_5mhz
    SLICE_X59Y101        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.983    
                         clock uncertainty            0.174    93.157    
    SLICE_X59Y101        FDRE (Hold_fdre_C_D)         0.099    93.256    debuggerTop/profiler/r_sample_data_write_reg[3]
  -------------------------------------------------------------------
                         required time                        -93.256    
                         arrival time                          93.411    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.116ns (6.460%)  route 1.680ns (93.540%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.718    -0.445    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y115        LUT6 (Prop_lut6_I2_O)        0.045    -0.400 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_6/O
                         net (fo=1, routed)           0.143    -0.257    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_6_n_2
    SLICE_X63Y117        LUT6 (Prop_lut6_I5_O)        0.045    -0.212 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=6, routed)           0.319     0.107    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]_0
    SLICE_X60Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X60Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.174    -0.116    
    SLICE_X60Y114        FDCE (Hold_fdce_C_D)         0.059    -0.057    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        1.839ns  (logic 0.161ns (8.754%)  route 1.678ns (91.246%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns = ( 92.417 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.718    92.822    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y115        LUT6 (Prop_lut6_I2_O)        0.045    92.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_6/O
                         net (fo=1, routed)           0.143    93.010    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_6_n_2
    SLICE_X63Y117        LUT6 (Prop_lut6_I5_O)        0.045    93.055 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=6, routed)           0.318    93.373    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X64Y120        LUT6 (Prop_lut6_I0_O)        0.045    93.418 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_d_i_1/O
                         net (fo=1, routed)           0.000    93.418    debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg_1
    SLICE_X64Y120        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.823    92.417    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X64Y120        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.974    
                         clock uncertainty            0.174    93.148    
    SLICE_X64Y120        FDCE (Hold_fdce_C_D)         0.098    93.246    debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg
  -------------------------------------------------------------------
                         required time                        -93.246    
                         arrival time                          93.418    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        1.876ns  (logic 0.161ns (8.582%)  route 1.715ns (91.418%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 92.425 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.750    92.853    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X62Y110        LUT4 (Prop_lut4_I0_O)        0.045    92.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[4]_i_2/O
                         net (fo=5, routed)           0.303    93.202    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[4]
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.045    93.247 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_3/O
                         net (fo=3, routed)           0.163    93.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X60Y106        LUT6 (Prop_lut6_I3_O)        0.045    93.455 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_1/O
                         net (fo=1, routed)           0.000    93.455    debuggerTop/nes/cpu2A03/cpu6502_n_265
    SLICE_X60Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.831    92.425    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X60Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.982    
                         clock uncertainty            0.174    93.156    
    SLICE_X60Y106        FDCE (Hold_fdce_C_D)         0.124    93.280    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -93.280    
                         arrival time                          93.455    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.161ns (8.643%)  route 1.702ns (91.357%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.649    -0.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X63Y121        LUT6 (Prop_lut6_I4_O)        0.045    -0.470 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[1]_i_17/O
                         net (fo=2, routed)           0.498     0.028    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.045     0.073 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[1]_i_6/O
                         net (fo=1, routed)           0.056     0.129    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[1]_i_6_n_2
    SLICE_X62Y121        LUT6 (Prop_lut6_I5_O)        0.045     0.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[1]_i_1/O
                         net (fo=1, routed)           0.000     0.174    debuggerTop/nes/cpu2A03/cpu6502/alu/D[1]
    SLICE_X62Y121        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.821    -0.852    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X62Y121        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.174    -0.121    
    SLICE_X62Y121        FDCE (Hold_fdce_C_D)         0.120    -0.001    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 93.267 }
Period(ns):         186.535
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X0Y25     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X1Y16     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X2Y27     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X1Y29     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X3Y20     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X1Y18     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X0Y15     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X0Y14     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X0Y11     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X0Y26     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       186.535     26.825     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X34Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X38Y133    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X38Y133    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X34Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         93.267      92.767     SLICE_X68Y91     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_57_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X57Y130    debuggerTop/nes/ppu/r_oam_reg[96][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X59Y126    debuggerTop/nes/ppu/r_oam_reg[96][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X57Y130    debuggerTop/nes/ppu/r_oam_reg[96][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X56Y129    debuggerTop/nes/ppu/r_oam_reg[97][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X56Y129    debuggerTop/nes/ppu/r_oam_reg[97][2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X38Y133    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X38Y133    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X34Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X34Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         93.267      92.767     SLICE_X68Y91     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_57_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X59Y125    debuggerTop/nes/ppu/r_oam_reg[97][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X59Y125    debuggerTop/nes/ppu/r_oam_reg[97][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X59Y125    debuggerTop/nes/ppu/r_oam_reg[97][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X59Y125    debuggerTop/nes/ppu/r_oam_reg[97][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X60Y125    debuggerTop/nes/ppu/r_oam_reg[98][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      185.100ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             185.100ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.167ns  (logic 0.419ns (35.901%)  route 0.748ns (64.099%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.748     1.167    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.268   186.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        186.267    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                185.100    

Slack (MET) :             185.232ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.038ns  (logic 0.419ns (40.374%)  route 0.619ns (59.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.619     1.038    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X48Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X48Y135        FDRE (Setup_fdre_C_D)       -0.265   186.270    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        186.270    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                185.232    

Slack (MET) :             185.241ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.852%)  route 0.607ns (59.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.607     1.026    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.268   186.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        186.267    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                185.241    

Slack (MET) :             185.371ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.573%)  route 0.615ns (57.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.615     1.071    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X48Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X48Y135        FDRE (Setup_fdre_C_D)       -0.093   186.442    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        186.442    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                185.371    

Slack (MET) :             185.376ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.847%)  route 0.608ns (57.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.608     1.064    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X45Y135        FDRE (Setup_fdre_C_D)       -0.095   186.440    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        186.440    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                185.376    

Slack (MET) :             185.380ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.887ns  (logic 0.419ns (47.237%)  route 0.468ns (52.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.468     0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X45Y135        FDRE (Setup_fdre_C_D)       -0.268   186.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        186.267    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                185.380    

Slack (MET) :             185.499ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.978ns  (logic 0.456ns (46.616%)  route 0.522ns (53.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.522     0.978    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X48Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X48Y135        FDRE (Setup_fdre_C_D)       -0.058   186.477    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        186.477    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                185.499    

Slack (MET) :             185.547ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.932%)  route 0.439ns (49.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.439     0.895    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.093   186.442    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        186.442    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                185.547    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.621ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[127][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.674ns  (logic 2.454ns (14.717%)  route 14.220ns (85.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        14.220    15.790    debuggerTop/video_output/D[8]
    SLICE_X14Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[127][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X14Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[127][20]/C
                         clock pessimism              0.488    38.580    
                         clock uncertainty           -0.138    38.442    
    SLICE_X14Y146        FDCE (Setup_fdce_C_D)       -0.031    38.411    debuggerTop/video_output/r_linebuffer1_reg[127][20]
  -------------------------------------------------------------------
                         required time                         38.411    
                         arrival time                         -15.790    
  -------------------------------------------------------------------
                         slack                                 22.621    

Slack (MET) :             22.734ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[121][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.562ns  (logic 2.454ns (14.817%)  route 14.108ns (85.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        14.108    15.677    debuggerTop/video_output/D[8]
    SLICE_X12Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[121][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[121][20]/C
                         clock pessimism              0.488    38.580    
                         clock uncertainty           -0.138    38.442    
    SLICE_X12Y146        FDCE (Setup_fdce_C_D)       -0.031    38.411    debuggerTop/video_output/r_linebuffer1_reg[121][20]
  -------------------------------------------------------------------
                         required time                         38.411    
                         arrival time                         -15.677    
  -------------------------------------------------------------------
                         slack                                 22.734    

Slack (MET) :             22.827ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[110][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.469ns  (logic 2.454ns (14.900%)  route 14.015ns (85.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        14.015    15.585    debuggerTop/video_output/D[8]
    SLICE_X12Y148        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[110][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y148        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[110][20]/C
                         clock pessimism              0.488    38.581    
                         clock uncertainty           -0.138    38.443    
    SLICE_X12Y148        FDCE (Setup_fdce_C_D)       -0.031    38.412    debuggerTop/video_output/r_linebuffer1_reg[110][20]
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                         -15.585    
  -------------------------------------------------------------------
                         slack                                 22.827    

Slack (MET) :             22.896ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[125][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.401ns  (logic 2.454ns (14.963%)  route 13.947ns (85.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.947    15.516    debuggerTop/video_output/D[8]
    SLICE_X12Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[125][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[125][20]/C
                         clock pessimism              0.488    38.581    
                         clock uncertainty           -0.138    38.443    
    SLICE_X12Y147        FDCE (Setup_fdce_C_D)       -0.031    38.412    debuggerTop/video_output/r_linebuffer1_reg[125][20]
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                         -15.516    
  -------------------------------------------------------------------
                         slack                                 22.896    

Slack (MET) :             22.987ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[116][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.276ns  (logic 2.454ns (15.077%)  route 13.822ns (84.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.095 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.822    15.392    debuggerTop/video_output/D[8]
    SLICE_X11Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[116][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.512    38.095    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[116][20]/C
                         clock pessimism              0.488    38.584    
                         clock uncertainty           -0.138    38.446    
    SLICE_X11Y147        FDCE (Setup_fdce_C_D)       -0.067    38.379    debuggerTop/video_output/r_linebuffer1_reg[116][20]
  -------------------------------------------------------------------
                         required time                         38.379    
                         arrival time                         -15.392    
  -------------------------------------------------------------------
                         slack                                 22.987    

Slack (MET) :             22.989ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[105][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.280ns  (logic 2.454ns (15.074%)  route 13.826ns (84.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.826    15.396    debuggerTop/video_output/D[8]
    SLICE_X13Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[105][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[105][20]/C
                         clock pessimism              0.488    38.581    
                         clock uncertainty           -0.138    38.443    
    SLICE_X13Y147        FDCE (Setup_fdce_C_D)       -0.058    38.385    debuggerTop/video_output/r_linebuffer1_reg[105][20]
  -------------------------------------------------------------------
                         required time                         38.385    
                         arrival time                         -15.396    
  -------------------------------------------------------------------
                         slack                                 22.989    

Slack (MET) :             23.030ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[119][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.242ns  (logic 2.454ns (15.109%)  route 13.788ns (84.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.788    15.357    debuggerTop/video_output/D[8]
    SLICE_X11Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[119][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[119][20]/C
                         clock pessimism              0.488    38.583    
                         clock uncertainty           -0.138    38.445    
    SLICE_X11Y146        FDCE (Setup_fdce_C_D)       -0.058    38.387    debuggerTop/video_output/r_linebuffer1_reg[119][20]
  -------------------------------------------------------------------
                         required time                         38.387    
                         arrival time                         -15.357    
  -------------------------------------------------------------------
                         slack                                 23.030    

Slack (MET) :             23.055ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[117][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.205ns  (logic 2.454ns (15.144%)  route 13.751ns (84.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.751    15.320    debuggerTop/video_output/D[8]
    SLICE_X9Y145         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[117][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X9Y145         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[117][20]/C
                         clock pessimism              0.488    38.580    
                         clock uncertainty           -0.138    38.442    
    SLICE_X9Y145         FDCE (Setup_fdce_C_D)       -0.067    38.375    debuggerTop/video_output/r_linebuffer1_reg[117][20]
  -------------------------------------------------------------------
                         required time                         38.375    
                         arrival time                         -15.320    
  -------------------------------------------------------------------
                         slack                                 23.055    

Slack (MET) :             23.062ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[99][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.237ns  (logic 2.454ns (15.113%)  route 13.783ns (84.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.095 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.783    15.353    debuggerTop/video_output/D[8]
    SLICE_X10Y148        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[99][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.512    38.095    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y148        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[99][20]/C
                         clock pessimism              0.488    38.584    
                         clock uncertainty           -0.138    38.446    
    SLICE_X10Y148        FDCE (Setup_fdce_C_D)       -0.031    38.415    debuggerTop/video_output/r_linebuffer1_reg[99][20]
  -------------------------------------------------------------------
                         required time                         38.415    
                         arrival time                         -15.353    
  -------------------------------------------------------------------
                         slack                                 23.062    

Slack (MET) :             23.073ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[112][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.226ns  (logic 2.454ns (15.124%)  route 13.772ns (84.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.772    15.341    debuggerTop/video_output/D[8]
    SLICE_X10Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[112][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[112][20]/C
                         clock pessimism              0.488    38.583    
                         clock uncertainty           -0.138    38.445    
    SLICE_X10Y145        FDCE (Setup_fdce_C_D)       -0.031    38.414    debuggerTop/video_output/r_linebuffer1_reg[112][20]
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -15.341    
  -------------------------------------------------------------------
                         slack                                 23.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.645    -0.519    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y164        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y164        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/Q
                         net (fo=97, routed)          0.110    -0.268    debuggerTop/vga_generator/r_x_reg[1]_rep__0_0
    SLICE_X27Y164        LUT3 (Prop_lut3_I1_O)        0.045    -0.223 r  debuggerTop/vga_generator/r_x[2]_rep__10_i_1/O
                         net (fo=1, routed)           0.000    -0.223    debuggerTop/vga_generator/r_x[2]_rep__10_i_1_n_2
    SLICE_X27Y164        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.920    -0.753    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y164        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.247    -0.506    
                         clock uncertainty            0.138    -0.368    
    SLICE_X27Y164        FDCE (Hold_fdce_C_D)         0.092    -0.276    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.181%)  route 0.164ns (46.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.164    -0.301    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X42Y134        LUT6 (Prop_lut6_I1_O)        0.045    -0.256 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X42Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.847    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.255    -0.592    
                         clock uncertainty            0.138    -0.454    
    SLICE_X42Y134        FDRE (Hold_fdre_C_D)         0.121    -0.333    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.378%)  route 0.132ns (44.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.132    -0.310    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.255    -0.591    
                         clock uncertainty            0.138    -0.453    
    SLICE_X42Y135        FDRE (Hold_fdre_C_D)         0.063    -0.390    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X40Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y134        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.359    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X40Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X40Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X40Y134        FDRE (Hold_fdre_C_D)         0.017    -0.451    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y134        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.359    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X41Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X41Y134        FDRE (Hold_fdre_C_D)         0.017    -0.451    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.130    -0.312    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X42Y135        FDRE (Hold_fdre_C_D)         0.063    -0.405    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X45Y135        LUT3 (Prop_lut3_I2_O)        0.098    -0.280 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X45Y135        FDRE (Hold_fdre_C_D)         0.092    -0.376    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X45Y135        LUT2 (Prop_lut2_I0_O)        0.098    -0.280 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X45Y135        FDRE (Hold_fdre_C_D)         0.092    -0.376    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.754%)  route 0.154ns (45.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y168        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y168        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]/Q
                         net (fo=75, routed)          0.154    -0.227    debuggerTop/video_output/r_linebuffer_write_index_reg_n_2_[3]
    SLICE_X27Y169        LUT6 (Prop_lut6_I5_O)        0.045    -0.182 r  debuggerTop/video_output/r_linebuffer_write_index[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.182    debuggerTop/video_output/r_linebuffer_write_index[3]_rep__0_i_1_n_2
    SLICE_X27Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.138    -0.371    
    SLICE_X27Y169        FDCE (Hold_fdce_C_D)         0.092    -0.279    debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.115%)  route 0.162ns (55.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.556    -0.608    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=6, routed)           0.162    -0.318    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X44Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.138    -0.433    
    SLICE_X44Y135        FDRE (Hold_fdre_C_D)         0.013    -0.420    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      185.100ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             185.100ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.167ns  (logic 0.419ns (35.901%)  route 0.748ns (64.099%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.748     1.167    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.268   186.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        186.267    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                185.100    

Slack (MET) :             185.232ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.038ns  (logic 0.419ns (40.374%)  route 0.619ns (59.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.619     1.038    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X48Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X48Y135        FDRE (Setup_fdre_C_D)       -0.265   186.270    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        186.270    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                185.232    

Slack (MET) :             185.241ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.852%)  route 0.607ns (59.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.607     1.026    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.268   186.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        186.267    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                185.241    

Slack (MET) :             185.371ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.573%)  route 0.615ns (57.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.615     1.071    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X48Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X48Y135        FDRE (Setup_fdre_C_D)       -0.093   186.442    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        186.442    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                185.371    

Slack (MET) :             185.376ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.847%)  route 0.608ns (57.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.608     1.064    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X45Y135        FDRE (Setup_fdre_C_D)       -0.095   186.440    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        186.440    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                185.376    

Slack (MET) :             185.380ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.887ns  (logic 0.419ns (47.237%)  route 0.468ns (52.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.468     0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X45Y135        FDRE (Setup_fdre_C_D)       -0.268   186.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        186.267    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                185.380    

Slack (MET) :             185.499ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.978ns  (logic 0.456ns (46.616%)  route 0.522ns (53.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.522     0.978    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X48Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X48Y135        FDRE (Setup_fdre_C_D)       -0.058   186.477    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        186.477    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                185.499    

Slack (MET) :             185.547ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.932%)  route 0.439ns (49.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.439     0.895    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.093   186.442    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        186.442    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                185.547    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.444ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.444ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.995%)  route 0.473ns (53.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.473     0.892    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X44Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X44Y133        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 38.444    

Slack (MET) :             38.469ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.184%)  route 0.451ns (51.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.451     0.870    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X44Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X44Y133        FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                 38.469    

Slack (MET) :             38.479ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.293%)  route 0.574ns (55.707%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X48Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.574     1.030    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X47Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y134        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 38.479    

Slack (MET) :             38.496ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.082%)  route 0.471ns (52.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X45Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.471     0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y134        FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 38.496    

Slack (MET) :             38.509ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.618%)  route 0.544ns (54.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.544     1.000    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X44Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X44Y133        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                 38.509    

Slack (MET) :             38.519ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.990ns  (logic 0.456ns (46.039%)  route 0.534ns (53.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.534     0.990    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X45Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X45Y133        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                 38.519    

Slack (MET) :             38.608ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.460%)  route 0.448ns (49.540%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X45Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.448     0.904    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X44Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X44Y133        FDRE (Setup_fdre_C_D)       -0.092    39.512    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.512    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                 38.608    

Slack (MET) :             38.650ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.279%)  route 0.451ns (49.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X45Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.451     0.907    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X46Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y134        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 38.650    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.444ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.444ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.995%)  route 0.473ns (53.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.473     0.892    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X44Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X44Y133        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 38.444    

Slack (MET) :             38.469ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.184%)  route 0.451ns (51.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.451     0.870    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X44Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X44Y133        FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                 38.469    

Slack (MET) :             38.479ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.293%)  route 0.574ns (55.707%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X48Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.574     1.030    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X47Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y134        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 38.479    

Slack (MET) :             38.496ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.082%)  route 0.471ns (52.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X45Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.471     0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y134        FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 38.496    

Slack (MET) :             38.509ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.618%)  route 0.544ns (54.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.544     1.000    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X44Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X44Y133        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                 38.509    

Slack (MET) :             38.519ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.990ns  (logic 0.456ns (46.039%)  route 0.534ns (53.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.534     0.990    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X45Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X45Y133        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                 38.519    

Slack (MET) :             38.608ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.460%)  route 0.448ns (49.540%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X45Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.448     0.904    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X44Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X44Y133        FDRE (Setup_fdre_C_D)       -0.092    39.512    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.512    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                 38.608    

Slack (MET) :             38.650ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.279%)  route 0.451ns (49.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X45Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.451     0.907    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X46Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y134        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 38.650    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.553ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        60.090ns  (logic 9.948ns (16.555%)  route 50.142ns (83.445%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 185.250 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          4.322   152.428    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.735   185.250    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.730    
                         clock uncertainty           -0.183   185.547    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.981    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.981    
                         arrival time                        -152.428    
  -------------------------------------------------------------------
                         slack                                 32.553    

Slack (MET) :             32.722ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        59.752ns  (logic 9.948ns (16.649%)  route 49.804ns (83.351%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 185.081 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.984   152.090    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.567   185.081    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.561    
                         clock uncertainty           -0.183   185.378    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.812    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.812    
                         arrival time                        -152.090    
  -------------------------------------------------------------------
                         slack                                 32.722    

Slack (MET) :             33.033ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        59.440ns  (logic 9.948ns (16.736%)  route 49.492ns (83.264%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 185.080 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.672   151.778    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.566   185.080    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.560    
                         clock uncertainty           -0.183   185.377    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.811    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.811    
                         arrival time                        -151.778    
  -------------------------------------------------------------------
                         slack                                 33.033    

Slack (MET) :             33.048ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        59.417ns  (logic 9.948ns (16.743%)  route 49.469ns (83.257%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 185.064 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.650   151.755    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y28         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.550   185.064    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   185.553    
                         clock uncertainty           -0.183   185.370    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.804    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.804    
                         arrival time                        -151.756    
  -------------------------------------------------------------------
                         slack                                 33.048    

Slack (MET) :             33.091ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        59.552ns  (logic 10.176ns (17.088%)  route 49.376ns (82.912%))
  Logic Levels:           52  (LUT2=5 LUT3=8 LUT4=3 LUT5=14 LUT6=22)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 185.250 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.764   144.375    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X65Y115        LUT3 (Prop_lut3_I2_O)        0.352   144.727 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   145.160    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X65Y115        LUT5 (Prop_lut5_I2_O)        0.326   145.486 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.531   146.018    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.124   146.142 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.909   147.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   147.174 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.608   147.783    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X56Y100        LUT6 (Prop_lut6_I1_O)        0.124   147.907 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.983   151.890    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.735   185.250    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.730    
                         clock uncertainty           -0.183   185.547    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.981    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.981    
                         arrival time                        -151.890    
  -------------------------------------------------------------------
                         slack                                 33.091    

Slack (MET) :             33.191ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        59.275ns  (logic 10.176ns (17.168%)  route 49.099ns (82.832%))
  Logic Levels:           52  (LUT2=5 LUT3=8 LUT4=3 LUT5=14 LUT6=22)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 185.064 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.764   144.375    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X65Y115        LUT3 (Prop_lut3_I2_O)        0.352   144.727 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   145.160    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X65Y115        LUT5 (Prop_lut5_I2_O)        0.326   145.486 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.531   146.018    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.124   146.142 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.909   147.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   147.174 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.608   147.783    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X56Y100        LUT6 (Prop_lut6_I1_O)        0.124   147.907 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.706   151.613    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y28         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.550   185.064    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   185.553    
                         clock uncertainty           -0.183   185.370    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.804    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.804    
                         arrival time                        -151.613    
  -------------------------------------------------------------------
                         slack                                 33.191    

Slack (MET) :             33.216ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        59.253ns  (logic 9.948ns (16.789%)  route 49.305ns (83.211%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 185.076 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.485   151.591    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   185.076    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.556    
                         clock uncertainty           -0.183   185.373    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.807    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.807    
                         arrival time                        -151.591    
  -------------------------------------------------------------------
                         slack                                 33.216    

Slack (MET) :             33.238ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        59.224ns  (logic 9.948ns (16.797%)  route 49.276ns (83.203%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 185.061 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.457   151.562    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y27         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.547   185.061    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488   185.550    
                         clock uncertainty           -0.183   185.367    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.801    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.801    
                         arrival time                        -151.562    
  -------------------------------------------------------------------
                         slack                                 33.238    

Slack (MET) :             33.295ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        59.179ns  (logic 10.176ns (17.195%)  route 49.003ns (82.805%))
  Logic Levels:           52  (LUT2=5 LUT3=8 LUT4=3 LUT5=14 LUT6=22)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 185.081 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.764   144.375    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X65Y115        LUT3 (Prop_lut3_I2_O)        0.352   144.727 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   145.160    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X65Y115        LUT5 (Prop_lut5_I2_O)        0.326   145.486 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.531   146.018    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.124   146.142 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.909   147.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   147.174 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.608   147.783    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X56Y100        LUT6 (Prop_lut6_I1_O)        0.124   147.907 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.611   151.518    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.567   185.081    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.561    
                         clock uncertainty           -0.183   185.378    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.812    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.812    
                         arrival time                        -151.518    
  -------------------------------------------------------------------
                         slack                                 33.295    

Slack (MET) :             33.402ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        59.062ns  (logic 9.948ns (16.843%)  route 49.114ns (83.157%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 185.071 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.294   151.400    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.557   185.071    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.551    
                         clock uncertainty           -0.183   185.368    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.802    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.802    
                         arrival time                        -151.400    
  -------------------------------------------------------------------
                         slack                                 33.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.634%)  route 0.190ns (57.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.555    -0.609    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=2, routed)           0.190    -0.278    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[3]
    SLICE_X50Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.823    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.275    -0.575    
                         clock uncertainty            0.183    -0.392    
    SLICE_X50Y134        FDRE (Hold_fdre_C_D)         0.063    -0.329    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.148ns (51.988%)  route 0.137ns (48.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.555    -0.609    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        FDRE (Prop_fdre_C_Q)         0.148    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.324    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[0]
    SLICE_X49Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.825    -0.848    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.183    -0.390    
    SLICE_X49Y134        FDRE (Hold_fdre_C_D)         0.013    -0.377    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_t_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/ppu/r_v_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        0.351ns  (logic 0.232ns (66.130%)  route 0.119ns (33.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( 92.433 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( 92.672 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.569    92.672    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X43Y97         FDCE                                         r  debuggerTop/nes/ppu/r_t_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.133    92.805 r  debuggerTop/nes/ppu/r_t_reg[8]/Q
                         net (fo=2, routed)           0.119    92.924    debuggerTop/nes/ppu/ppuIncrementX/r_v_reg[8]
    SLICE_X43Y98         LUT6 (Prop_lut6_I0_O)        0.099    93.023 r  debuggerTop/nes/ppu/ppuIncrementX/r_v[8]_i_1/O
                         net (fo=1, routed)           0.000    93.023    debuggerTop/nes/ppu/ppuIncrementX_n_8
    SLICE_X43Y98         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.839    92.433    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X43Y98         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.255    92.688    
                         clock uncertainty            0.183    92.871    
    SLICE_X43Y98         FDCE (Hold_fdce_C_D)         0.099    92.970    debuggerTop/nes/ppu/r_v_reg[8]
  -------------------------------------------------------------------
                         required time                        -92.970    
                         arrival time                          93.023    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_address_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/mcu_nametable/r_nes_write_address_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        0.334ns  (logic 0.146ns (43.729%)  route 0.188ns (56.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 92.424 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.603ns = ( 92.664 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.561    92.664    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X49Y101        FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.146    92.810 r  debuggerTop/nes/ppu/r_video_address_reg[10]/Q
                         net (fo=4, routed)           0.188    92.998    debuggerTop/mcu_nametable/o_address_nametable[10]
    SLICE_X50Y100        FDCE                                         r  debuggerTop/mcu_nametable/r_nes_write_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    92.424    debuggerTop/mcu_nametable/o_clk_5mhz
    SLICE_X50Y100        FDCE                                         r  debuggerTop/mcu_nametable/r_nes_write_address_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.275    92.699    
                         clock uncertainty            0.183    92.882    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.063    92.945    debuggerTop/mcu_nametable/r_nes_write_address_reg[10]
  -------------------------------------------------------------------
                         required time                        -92.945    
                         arrival time                          92.998    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_buffer_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/mcu_nametable/r_nes_write_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        0.330ns  (logic 0.146ns (44.274%)  route 0.184ns (55.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 92.427 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 92.666 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.563    92.666    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X44Y102        FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.146    92.812 r  debuggerTop/nes/ppu/r_video_buffer_reg[4]/Q
                         net (fo=3, routed)           0.184    92.996    debuggerTop/mcu_nametable/r_nes_write_data_reg[7]_1[4]
    SLICE_X43Y102        FDCE                                         r  debuggerTop/mcu_nametable/r_nes_write_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.833    92.427    debuggerTop/mcu_nametable/o_clk_5mhz
    SLICE_X43Y102        FDCE                                         r  debuggerTop/mcu_nametable/r_nes_write_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.255    92.682    
                         clock uncertainty            0.183    92.865    
    SLICE_X43Y102        FDCE (Hold_fdce_C_D)         0.077    92.942    debuggerTop/mcu_nametable/r_nes_write_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.942    
                         arrival time                          92.996    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.160%)  route 0.157ns (42.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.555    -0.609    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=2, routed)           0.157    -0.289    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[0]
    SLICE_X49Y135        LUT2 (Prop_lut2_I1_O)        0.045    -0.244 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[0]
    SLICE_X49Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X49Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.183    -0.389    
    SLICE_X49Y135        FDRE (Hold_fdre_C_D)         0.091    -0.298    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.635%)  route 0.182ns (56.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/debugger/o_clk_5mhz
    SLICE_X63Y103        FDCE                                         r  debuggerTop/debugger/r_value_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/debugger/r_value_data_reg[10]/Q
                         net (fo=3, routed)           0.182    -0.279    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[9]
    SLICE_X65Y103        FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.834    -0.839    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y103        FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[10]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.183    -0.381    
    SLICE_X65Y103        FDRE (Hold_fdre_C_D)         0.046    -0.335    debuggerTop/values/r_profiler_sample_index_reg[10]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        0.350ns  (logic 0.191ns (54.549%)  route 0.159ns (45.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 92.426 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.603ns = ( 92.664 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.561    92.664    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y101        FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDCE (Prop_fdce_C_Q)         0.146    92.810 r  debuggerTop/nes/ppu/r_ppuaddr_reg[13]/Q
                         net (fo=3, routed)           0.159    92.969    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_video_address_reg[13][5]
    SLICE_X49Y101        LUT6 (Prop_lut6_I0_O)        0.045    93.014 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_video_address[13]_i_2/O
                         net (fo=1, routed)           0.000    93.014    debuggerTop/nes/ppu/r_video_address_reg[13]_11[5]
    SLICE_X49Y101        FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    92.426    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X49Y101        FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.677    
                         clock uncertainty            0.183    92.860    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.098    92.958    debuggerTop/nes/ppu/r_video_address_reg[13]
  -------------------------------------------------------------------
                         required time                        -92.958    
                         arrival time                          93.014    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        0.354ns  (logic 0.191ns (53.905%)  route 0.163ns (46.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 92.426 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.603ns = ( 92.664 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.561    92.664    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y100        FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.146    92.810 r  debuggerTop/nes/ppu/r_ppuaddr_reg[10]/Q
                         net (fo=3, routed)           0.163    92.973    debuggerTop/nes/ppu/r_ppuaddr_reg[15]_0[10]
    SLICE_X49Y101        LUT5 (Prop_lut5_I0_O)        0.045    93.018 r  debuggerTop/nes/ppu/r_video_address[10]_i_1/O
                         net (fo=1, routed)           0.000    93.018    debuggerTop/nes/ppu/r_video_address[10]_i_1_n_2
    SLICE_X49Y101        FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    92.426    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X49Y101        FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.254    92.680    
                         clock uncertainty            0.183    92.863    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.099    92.962    debuggerTop/nes/ppu/r_video_address_reg[10]
  -------------------------------------------------------------------
                         required time                        -92.962    
                         arrival time                          93.018    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.555    -0.609    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.168    -0.300    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[6]
    SLICE_X49Y133        LUT3 (Prop_lut3_I0_O)        0.042    -0.258 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[7]
    SLICE_X49Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.824    -0.849    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.240    -0.609    
                         clock uncertainty            0.183    -0.426    
    SLICE_X49Y133        FDRE (Hold_fdre_C_D)         0.107    -0.319    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       22.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.621ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[127][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.674ns  (logic 2.454ns (14.717%)  route 14.220ns (85.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        14.220    15.790    debuggerTop/video_output/D[8]
    SLICE_X14Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[127][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X14Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[127][20]/C
                         clock pessimism              0.488    38.580    
                         clock uncertainty           -0.138    38.442    
    SLICE_X14Y146        FDCE (Setup_fdce_C_D)       -0.031    38.411    debuggerTop/video_output/r_linebuffer1_reg[127][20]
  -------------------------------------------------------------------
                         required time                         38.411    
                         arrival time                         -15.790    
  -------------------------------------------------------------------
                         slack                                 22.621    

Slack (MET) :             22.734ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[121][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.562ns  (logic 2.454ns (14.817%)  route 14.108ns (85.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        14.108    15.677    debuggerTop/video_output/D[8]
    SLICE_X12Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[121][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[121][20]/C
                         clock pessimism              0.488    38.580    
                         clock uncertainty           -0.138    38.442    
    SLICE_X12Y146        FDCE (Setup_fdce_C_D)       -0.031    38.411    debuggerTop/video_output/r_linebuffer1_reg[121][20]
  -------------------------------------------------------------------
                         required time                         38.411    
                         arrival time                         -15.677    
  -------------------------------------------------------------------
                         slack                                 22.734    

Slack (MET) :             22.827ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[110][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.469ns  (logic 2.454ns (14.900%)  route 14.015ns (85.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        14.015    15.585    debuggerTop/video_output/D[8]
    SLICE_X12Y148        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[110][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y148        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[110][20]/C
                         clock pessimism              0.488    38.581    
                         clock uncertainty           -0.138    38.443    
    SLICE_X12Y148        FDCE (Setup_fdce_C_D)       -0.031    38.412    debuggerTop/video_output/r_linebuffer1_reg[110][20]
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                         -15.585    
  -------------------------------------------------------------------
                         slack                                 22.827    

Slack (MET) :             22.896ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[125][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.401ns  (logic 2.454ns (14.963%)  route 13.947ns (85.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.947    15.516    debuggerTop/video_output/D[8]
    SLICE_X12Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[125][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[125][20]/C
                         clock pessimism              0.488    38.581    
                         clock uncertainty           -0.138    38.443    
    SLICE_X12Y147        FDCE (Setup_fdce_C_D)       -0.031    38.412    debuggerTop/video_output/r_linebuffer1_reg[125][20]
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                         -15.516    
  -------------------------------------------------------------------
                         slack                                 22.896    

Slack (MET) :             22.987ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[116][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.276ns  (logic 2.454ns (15.077%)  route 13.822ns (84.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.095 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.822    15.392    debuggerTop/video_output/D[8]
    SLICE_X11Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[116][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.512    38.095    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[116][20]/C
                         clock pessimism              0.488    38.584    
                         clock uncertainty           -0.138    38.446    
    SLICE_X11Y147        FDCE (Setup_fdce_C_D)       -0.067    38.379    debuggerTop/video_output/r_linebuffer1_reg[116][20]
  -------------------------------------------------------------------
                         required time                         38.379    
                         arrival time                         -15.392    
  -------------------------------------------------------------------
                         slack                                 22.987    

Slack (MET) :             22.989ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[105][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.280ns  (logic 2.454ns (15.074%)  route 13.826ns (84.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.826    15.396    debuggerTop/video_output/D[8]
    SLICE_X13Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[105][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y147        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[105][20]/C
                         clock pessimism              0.488    38.581    
                         clock uncertainty           -0.138    38.443    
    SLICE_X13Y147        FDCE (Setup_fdce_C_D)       -0.058    38.385    debuggerTop/video_output/r_linebuffer1_reg[105][20]
  -------------------------------------------------------------------
                         required time                         38.385    
                         arrival time                         -15.396    
  -------------------------------------------------------------------
                         slack                                 22.989    

Slack (MET) :             23.030ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[119][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.242ns  (logic 2.454ns (15.109%)  route 13.788ns (84.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.788    15.357    debuggerTop/video_output/D[8]
    SLICE_X11Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[119][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y146        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[119][20]/C
                         clock pessimism              0.488    38.583    
                         clock uncertainty           -0.138    38.445    
    SLICE_X11Y146        FDCE (Setup_fdce_C_D)       -0.058    38.387    debuggerTop/video_output/r_linebuffer1_reg[119][20]
  -------------------------------------------------------------------
                         required time                         38.387    
                         arrival time                         -15.357    
  -------------------------------------------------------------------
                         slack                                 23.030    

Slack (MET) :             23.055ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[117][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.205ns  (logic 2.454ns (15.144%)  route 13.751ns (84.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.751    15.320    debuggerTop/video_output/D[8]
    SLICE_X9Y145         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[117][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X9Y145         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[117][20]/C
                         clock pessimism              0.488    38.580    
                         clock uncertainty           -0.138    38.442    
    SLICE_X9Y145         FDCE (Setup_fdce_C_D)       -0.067    38.375    debuggerTop/video_output/r_linebuffer1_reg[117][20]
  -------------------------------------------------------------------
                         required time                         38.375    
                         arrival time                         -15.320    
  -------------------------------------------------------------------
                         slack                                 23.055    

Slack (MET) :             23.062ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[99][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.237ns  (logic 2.454ns (15.113%)  route 13.783ns (84.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.095 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.783    15.353    debuggerTop/video_output/D[8]
    SLICE_X10Y148        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[99][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.512    38.095    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y148        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[99][20]/C
                         clock pessimism              0.488    38.584    
                         clock uncertainty           -0.138    38.446    
    SLICE_X10Y148        FDCE (Setup_fdce_C_D)       -0.031    38.415    debuggerTop/video_output/r_linebuffer1_reg[99][20]
  -------------------------------------------------------------------
                         required time                         38.415    
                         arrival time                         -15.353    
  -------------------------------------------------------------------
                         slack                                 23.062    

Slack (MET) :             23.073ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[112][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.226ns  (logic 2.454ns (15.124%)  route 13.772ns (84.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.655    -0.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y54         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.569 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        13.772    15.341    debuggerTop/video_output/D[8]
    SLICE_X10Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[112][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[112][20]/C
                         clock pessimism              0.488    38.583    
                         clock uncertainty           -0.138    38.445    
    SLICE_X10Y145        FDCE (Setup_fdce_C_D)       -0.031    38.414    debuggerTop/video_output/r_linebuffer1_reg[112][20]
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -15.341    
  -------------------------------------------------------------------
                         slack                                 23.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.645    -0.519    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y164        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y164        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/Q
                         net (fo=97, routed)          0.110    -0.268    debuggerTop/vga_generator/r_x_reg[1]_rep__0_0
    SLICE_X27Y164        LUT3 (Prop_lut3_I1_O)        0.045    -0.223 r  debuggerTop/vga_generator/r_x[2]_rep__10_i_1/O
                         net (fo=1, routed)           0.000    -0.223    debuggerTop/vga_generator/r_x[2]_rep__10_i_1_n_2
    SLICE_X27Y164        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.920    -0.753    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y164        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.247    -0.506    
                         clock uncertainty            0.138    -0.368    
    SLICE_X27Y164        FDCE (Hold_fdce_C_D)         0.092    -0.276    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.181%)  route 0.164ns (46.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.164    -0.301    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X42Y134        LUT6 (Prop_lut6_I1_O)        0.045    -0.256 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X42Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.847    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.255    -0.592    
                         clock uncertainty            0.138    -0.454    
    SLICE_X42Y134        FDRE (Hold_fdre_C_D)         0.121    -0.333    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.378%)  route 0.132ns (44.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.132    -0.310    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.255    -0.591    
                         clock uncertainty            0.138    -0.453    
    SLICE_X42Y135        FDRE (Hold_fdre_C_D)         0.063    -0.390    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X40Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y134        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.359    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X40Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X40Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X40Y134        FDRE (Hold_fdre_C_D)         0.017    -0.451    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y134        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.359    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X41Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X41Y134        FDRE (Hold_fdre_C_D)         0.017    -0.451    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.130    -0.312    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X42Y135        FDRE (Hold_fdre_C_D)         0.063    -0.405    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X45Y135        LUT3 (Prop_lut3_I2_O)        0.098    -0.280 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X45Y135        FDRE (Hold_fdre_C_D)         0.092    -0.376    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X45Y135        LUT2 (Prop_lut2_I0_O)        0.098    -0.280 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X45Y135        FDRE (Hold_fdre_C_D)         0.092    -0.376    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.754%)  route 0.154ns (45.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y168        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y168        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]/Q
                         net (fo=75, routed)          0.154    -0.227    debuggerTop/video_output/r_linebuffer_write_index_reg_n_2_[3]
    SLICE_X27Y169        LUT6 (Prop_lut6_I5_O)        0.045    -0.182 r  debuggerTop/video_output/r_linebuffer_write_index[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.182    debuggerTop/video_output/r_linebuffer_write_index[3]_rep__0_i_1_n_2
    SLICE_X27Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.138    -0.371    
    SLICE_X27Y169        FDCE (Hold_fdce_C_D)         0.092    -0.279    debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.115%)  route 0.162ns (55.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.556    -0.608    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=6, routed)           0.162    -0.318    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X44Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.138    -0.433    
    SLICE_X44Y135        FDRE (Hold_fdre_C_D)         0.013    -0.420    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      185.100ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             185.100ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.167ns  (logic 0.419ns (35.901%)  route 0.748ns (64.099%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.748     1.167    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.268   186.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        186.267    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                185.100    

Slack (MET) :             185.232ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.038ns  (logic 0.419ns (40.374%)  route 0.619ns (59.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.619     1.038    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X48Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X48Y135        FDRE (Setup_fdre_C_D)       -0.265   186.270    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        186.270    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                185.232    

Slack (MET) :             185.241ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.852%)  route 0.607ns (59.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.607     1.026    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.268   186.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        186.267    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                185.241    

Slack (MET) :             185.371ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.573%)  route 0.615ns (57.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.615     1.071    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X48Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X48Y135        FDRE (Setup_fdre_C_D)       -0.093   186.442    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        186.442    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                185.371    

Slack (MET) :             185.376ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.847%)  route 0.608ns (57.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.608     1.064    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X45Y135        FDRE (Setup_fdre_C_D)       -0.095   186.440    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        186.440    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                185.376    

Slack (MET) :             185.380ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.887ns  (logic 0.419ns (47.237%)  route 0.468ns (52.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.468     0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X45Y135        FDRE (Setup_fdre_C_D)       -0.268   186.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        186.267    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                185.380    

Slack (MET) :             185.499ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.978ns  (logic 0.456ns (46.616%)  route 0.522ns (53.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.522     0.978    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X48Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X48Y135        FDRE (Setup_fdre_C_D)       -0.058   186.477    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        186.477    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                185.499    

Slack (MET) :             185.547ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.932%)  route 0.439ns (49.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.439     0.895    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.093   186.442    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        186.442    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                185.547    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      185.100ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             185.100ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.167ns  (logic 0.419ns (35.901%)  route 0.748ns (64.099%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.748     1.167    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.268   186.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        186.267    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                185.100    

Slack (MET) :             185.232ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.038ns  (logic 0.419ns (40.374%)  route 0.619ns (59.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.619     1.038    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X48Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X48Y135        FDRE (Setup_fdre_C_D)       -0.265   186.270    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        186.270    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                185.232    

Slack (MET) :             185.241ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.852%)  route 0.607ns (59.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.607     1.026    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.268   186.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        186.267    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                185.241    

Slack (MET) :             185.371ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.573%)  route 0.615ns (57.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.615     1.071    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X48Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X48Y135        FDRE (Setup_fdre_C_D)       -0.093   186.442    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        186.442    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                185.371    

Slack (MET) :             185.376ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.847%)  route 0.608ns (57.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.608     1.064    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X45Y135        FDRE (Setup_fdre_C_D)       -0.095   186.440    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        186.440    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                185.376    

Slack (MET) :             185.380ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.887ns  (logic 0.419ns (47.237%)  route 0.468ns (52.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.468     0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X45Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X45Y135        FDRE (Setup_fdre_C_D)       -0.268   186.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        186.267    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                185.380    

Slack (MET) :             185.499ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.978ns  (logic 0.456ns (46.616%)  route 0.522ns (53.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.522     0.978    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X48Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X48Y135        FDRE (Setup_fdre_C_D)       -0.058   186.477    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        186.477    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                185.499    

Slack (MET) :             185.547ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.932%)  route 0.439ns (49.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.439     0.895    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.093   186.442    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        186.442    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                185.547    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.444ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.444ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.995%)  route 0.473ns (53.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.473     0.892    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X44Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X44Y133        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 38.444    

Slack (MET) :             38.469ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.184%)  route 0.451ns (51.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.451     0.870    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X44Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X44Y133        FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                 38.469    

Slack (MET) :             38.479ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.293%)  route 0.574ns (55.707%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X48Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.574     1.030    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X47Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y134        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 38.479    

Slack (MET) :             38.496ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.082%)  route 0.471ns (52.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X45Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.471     0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y134        FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 38.496    

Slack (MET) :             38.509ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.618%)  route 0.544ns (54.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.544     1.000    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X44Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X44Y133        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                 38.509    

Slack (MET) :             38.519ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.990ns  (logic 0.456ns (46.039%)  route 0.534ns (53.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.534     0.990    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X45Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X45Y133        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                 38.519    

Slack (MET) :             38.608ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.460%)  route 0.448ns (49.540%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X45Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.448     0.904    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X44Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X44Y133        FDRE (Setup_fdre_C_D)       -0.092    39.512    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.512    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                 38.608    

Slack (MET) :             38.650ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.279%)  route 0.451ns (49.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X45Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.451     0.907    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X46Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y134        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 38.650    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.553ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        60.090ns  (logic 9.948ns (16.555%)  route 50.142ns (83.445%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 185.250 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          4.322   152.428    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.735   185.250    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.730    
                         clock uncertainty           -0.183   185.547    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.981    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.981    
                         arrival time                        -152.428    
  -------------------------------------------------------------------
                         slack                                 32.553    

Slack (MET) :             32.722ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        59.752ns  (logic 9.948ns (16.649%)  route 49.804ns (83.351%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 185.081 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.984   152.090    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.567   185.081    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.561    
                         clock uncertainty           -0.183   185.378    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.812    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.812    
                         arrival time                        -152.090    
  -------------------------------------------------------------------
                         slack                                 32.722    

Slack (MET) :             33.033ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        59.440ns  (logic 9.948ns (16.736%)  route 49.492ns (83.264%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 185.080 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.672   151.778    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.566   185.080    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.560    
                         clock uncertainty           -0.183   185.377    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.811    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.811    
                         arrival time                        -151.778    
  -------------------------------------------------------------------
                         slack                                 33.033    

Slack (MET) :             33.048ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        59.417ns  (logic 9.948ns (16.743%)  route 49.469ns (83.257%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 185.064 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.650   151.755    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y28         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.550   185.064    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   185.553    
                         clock uncertainty           -0.183   185.370    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.804    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.804    
                         arrival time                        -151.756    
  -------------------------------------------------------------------
                         slack                                 33.048    

Slack (MET) :             33.091ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        59.552ns  (logic 10.176ns (17.088%)  route 49.376ns (82.912%))
  Logic Levels:           52  (LUT2=5 LUT3=8 LUT4=3 LUT5=14 LUT6=22)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 185.250 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.764   144.375    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X65Y115        LUT3 (Prop_lut3_I2_O)        0.352   144.727 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   145.160    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X65Y115        LUT5 (Prop_lut5_I2_O)        0.326   145.486 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.531   146.018    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.124   146.142 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.909   147.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   147.174 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.608   147.783    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X56Y100        LUT6 (Prop_lut6_I1_O)        0.124   147.907 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.983   151.890    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.735   185.250    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.730    
                         clock uncertainty           -0.183   185.547    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.981    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.981    
                         arrival time                        -151.890    
  -------------------------------------------------------------------
                         slack                                 33.091    

Slack (MET) :             33.191ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        59.275ns  (logic 10.176ns (17.168%)  route 49.099ns (82.832%))
  Logic Levels:           52  (LUT2=5 LUT3=8 LUT4=3 LUT5=14 LUT6=22)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 185.064 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.764   144.375    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X65Y115        LUT3 (Prop_lut3_I2_O)        0.352   144.727 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   145.160    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X65Y115        LUT5 (Prop_lut5_I2_O)        0.326   145.486 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.531   146.018    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.124   146.142 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.909   147.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   147.174 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.608   147.783    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X56Y100        LUT6 (Prop_lut6_I1_O)        0.124   147.907 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.706   151.613    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y28         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.550   185.064    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   185.553    
                         clock uncertainty           -0.183   185.370    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.804    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.804    
                         arrival time                        -151.613    
  -------------------------------------------------------------------
                         slack                                 33.191    

Slack (MET) :             33.216ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        59.253ns  (logic 9.948ns (16.789%)  route 49.305ns (83.211%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 185.076 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.485   151.591    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   185.076    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.556    
                         clock uncertainty           -0.183   185.373    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.807    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.807    
                         arrival time                        -151.591    
  -------------------------------------------------------------------
                         slack                                 33.216    

Slack (MET) :             33.238ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        59.224ns  (logic 9.948ns (16.797%)  route 49.276ns (83.203%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 185.061 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.457   151.562    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y27         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.547   185.061    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488   185.550    
                         clock uncertainty           -0.183   185.367    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.801    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.801    
                         arrival time                        -151.562    
  -------------------------------------------------------------------
                         slack                                 33.238    

Slack (MET) :             33.295ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        59.179ns  (logic 10.176ns (17.195%)  route 49.003ns (82.805%))
  Logic Levels:           52  (LUT2=5 LUT3=8 LUT4=3 LUT5=14 LUT6=22)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 185.081 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.764   144.375    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X65Y115        LUT3 (Prop_lut3_I2_O)        0.352   144.727 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   145.160    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X65Y115        LUT5 (Prop_lut5_I2_O)        0.326   145.486 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.531   146.018    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.124   146.142 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.909   147.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   147.174 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.608   147.783    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X56Y100        LUT6 (Prop_lut6_I1_O)        0.124   147.907 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.611   151.518    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.567   185.081    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.561    
                         clock uncertainty           -0.183   185.378    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.812    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.812    
                         arrival time                        -151.518    
  -------------------------------------------------------------------
                         slack                                 33.295    

Slack (MET) :             33.402ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        59.062ns  (logic 9.948ns (16.843%)  route 49.114ns (83.157%))
  Logic Levels:           52  (LUT2=6 LUT3=6 LUT4=4 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 185.071 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 92.338 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.611    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.484    92.822 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=191, routed)         3.814    96.636    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[4]
    SLICE_X70Y129        LUT4 (Prop_lut4_I0_O)        0.319    96.955 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_37/O
                         net (fo=13, routed)          1.563    98.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_11
    SLICE_X72Y123        LUT6 (Prop_lut6_I1_O)        0.328    98.846 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16/O
                         net (fo=1, routed)           0.598    99.444    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_16_n_2
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    99.568 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8/O
                         net (fo=1, routed)           1.040   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_8_n_2
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.124   100.732 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_5/O
                         net (fo=13, routed)          1.250   101.982    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124   102.106 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=2, routed)           0.603   102.709    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9_n_2
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.124   102.833 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.942   103.775    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   103.925 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.022   104.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X61Y105        LUT2 (Prop_lut2_I1_O)        0.332   105.279 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          1.039   106.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.124   106.442 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.303   106.745    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X55Y102        LUT2 (Prop_lut2_I0_O)        0.124   106.869 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.753   107.621    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.124   107.745 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.142   108.887    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   109.037 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.845   109.882    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.332   110.214 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.492   110.707    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.150   110.857 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.849   111.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.321   112.026 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           1.025   113.052    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y105        LUT2 (Prop_lut2_I0_O)        0.358   113.410 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.782   114.191    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.326   114.517 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.764   115.281    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   115.405 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           1.064   116.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.124   116.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.635   117.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124   117.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.089   118.441    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.150   118.591 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.799   119.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.348   119.738 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.761   120.499    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X47Y103        LUT5 (Prop_lut5_I1_O)        0.124   120.623 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.726   121.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124   121.474 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   122.524    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.150   122.674 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.859   123.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.326   123.859 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.414   124.273    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.124   124.397 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.799   125.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.118   125.314 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.274   126.588    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.326   126.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          0.876   127.790    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.124   127.914 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.615   128.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.841   129.494    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X61Y113        LUT3 (Prop_lut3_I2_O)        0.124   129.618 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.761   130.380    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.124   130.504 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.295   130.799    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.124   130.923 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.924   131.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.150   131.996 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.784   132.780    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.326   133.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.303   133.409    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.124   133.533 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.533   134.066    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I0_O)        0.124   134.190 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.366   135.556    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.124   135.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.637   136.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X64Y119        LUT2 (Prop_lut2_I1_O)        0.118   136.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.303   136.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326   137.065 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.934   137.999    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.116   138.115 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.863   138.978    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.328   139.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.415   140.721    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124   140.845 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.599   141.444    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124   141.568 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.479   142.047    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I2_O)        0.124   142.171 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.322   143.493    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y112        LUT3 (Prop_lut3_I2_O)        0.118   143.611 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.908   144.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.326   144.845 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   145.252    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.124   145.376 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.845   146.221    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y107        LUT4 (Prop_lut4_I2_O)        0.124   146.345 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.879   147.224    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124   147.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.634   147.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124   148.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.294   151.400    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.557   185.071    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.551    
                         clock uncertainty           -0.183   185.368    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.802    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.802    
                         arrival time                        -151.400    
  -------------------------------------------------------------------
                         slack                                 33.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.634%)  route 0.190ns (57.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.555    -0.609    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=2, routed)           0.190    -0.278    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[3]
    SLICE_X50Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.823    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.275    -0.575    
                         clock uncertainty            0.183    -0.392    
    SLICE_X50Y134        FDRE (Hold_fdre_C_D)         0.063    -0.329    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.148ns (51.988%)  route 0.137ns (48.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.555    -0.609    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        FDRE (Prop_fdre_C_Q)         0.148    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.324    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[0]
    SLICE_X49Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.825    -0.848    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.183    -0.390    
    SLICE_X49Y134        FDRE (Hold_fdre_C_D)         0.013    -0.377    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_t_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/ppu/r_v_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        0.351ns  (logic 0.232ns (66.130%)  route 0.119ns (33.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( 92.433 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( 92.672 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.569    92.672    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X43Y97         FDCE                                         r  debuggerTop/nes/ppu/r_t_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.133    92.805 r  debuggerTop/nes/ppu/r_t_reg[8]/Q
                         net (fo=2, routed)           0.119    92.924    debuggerTop/nes/ppu/ppuIncrementX/r_v_reg[8]
    SLICE_X43Y98         LUT6 (Prop_lut6_I0_O)        0.099    93.023 r  debuggerTop/nes/ppu/ppuIncrementX/r_v[8]_i_1/O
                         net (fo=1, routed)           0.000    93.023    debuggerTop/nes/ppu/ppuIncrementX_n_8
    SLICE_X43Y98         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.839    92.433    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X43Y98         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.255    92.688    
                         clock uncertainty            0.183    92.871    
    SLICE_X43Y98         FDCE (Hold_fdce_C_D)         0.099    92.970    debuggerTop/nes/ppu/r_v_reg[8]
  -------------------------------------------------------------------
                         required time                        -92.970    
                         arrival time                          93.023    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_address_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/mcu_nametable/r_nes_write_address_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        0.334ns  (logic 0.146ns (43.729%)  route 0.188ns (56.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 92.424 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.603ns = ( 92.664 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.561    92.664    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X49Y101        FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.146    92.810 r  debuggerTop/nes/ppu/r_video_address_reg[10]/Q
                         net (fo=4, routed)           0.188    92.998    debuggerTop/mcu_nametable/o_address_nametable[10]
    SLICE_X50Y100        FDCE                                         r  debuggerTop/mcu_nametable/r_nes_write_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    92.424    debuggerTop/mcu_nametable/o_clk_5mhz
    SLICE_X50Y100        FDCE                                         r  debuggerTop/mcu_nametable/r_nes_write_address_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.275    92.699    
                         clock uncertainty            0.183    92.882    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.063    92.945    debuggerTop/mcu_nametable/r_nes_write_address_reg[10]
  -------------------------------------------------------------------
                         required time                        -92.945    
                         arrival time                          92.998    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_buffer_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/mcu_nametable/r_nes_write_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        0.330ns  (logic 0.146ns (44.274%)  route 0.184ns (55.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 92.427 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 92.666 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.563    92.666    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X44Y102        FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.146    92.812 r  debuggerTop/nes/ppu/r_video_buffer_reg[4]/Q
                         net (fo=3, routed)           0.184    92.996    debuggerTop/mcu_nametable/r_nes_write_data_reg[7]_1[4]
    SLICE_X43Y102        FDCE                                         r  debuggerTop/mcu_nametable/r_nes_write_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.833    92.427    debuggerTop/mcu_nametable/o_clk_5mhz
    SLICE_X43Y102        FDCE                                         r  debuggerTop/mcu_nametable/r_nes_write_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.255    92.682    
                         clock uncertainty            0.183    92.865    
    SLICE_X43Y102        FDCE (Hold_fdce_C_D)         0.077    92.942    debuggerTop/mcu_nametable/r_nes_write_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.942    
                         arrival time                          92.996    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.160%)  route 0.157ns (42.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.555    -0.609    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=2, routed)           0.157    -0.289    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[0]
    SLICE_X49Y135        LUT2 (Prop_lut2_I1_O)        0.045    -0.244 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[0]
    SLICE_X49Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X49Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.183    -0.389    
    SLICE_X49Y135        FDRE (Hold_fdre_C_D)         0.091    -0.298    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.635%)  route 0.182ns (56.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/debugger/o_clk_5mhz
    SLICE_X63Y103        FDCE                                         r  debuggerTop/debugger/r_value_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/debugger/r_value_data_reg[10]/Q
                         net (fo=3, routed)           0.182    -0.279    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[9]
    SLICE_X65Y103        FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.834    -0.839    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y103        FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[10]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.183    -0.381    
    SLICE_X65Y103        FDRE (Hold_fdre_C_D)         0.046    -0.335    debuggerTop/values/r_profiler_sample_index_reg[10]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        0.350ns  (logic 0.191ns (54.549%)  route 0.159ns (45.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 92.426 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.603ns = ( 92.664 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.561    92.664    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y101        FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDCE (Prop_fdce_C_Q)         0.146    92.810 r  debuggerTop/nes/ppu/r_ppuaddr_reg[13]/Q
                         net (fo=3, routed)           0.159    92.969    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_video_address_reg[13][5]
    SLICE_X49Y101        LUT6 (Prop_lut6_I0_O)        0.045    93.014 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_video_address[13]_i_2/O
                         net (fo=1, routed)           0.000    93.014    debuggerTop/nes/ppu/r_video_address_reg[13]_11[5]
    SLICE_X49Y101        FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    92.426    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X49Y101        FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.677    
                         clock uncertainty            0.183    92.860    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.098    92.958    debuggerTop/nes/ppu/r_video_address_reg[13]
  -------------------------------------------------------------------
                         required time                        -92.958    
                         arrival time                          93.014    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        0.354ns  (logic 0.191ns (53.905%)  route 0.163ns (46.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 92.426 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.603ns = ( 92.664 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.561    92.664    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y100        FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.146    92.810 r  debuggerTop/nes/ppu/r_ppuaddr_reg[10]/Q
                         net (fo=3, routed)           0.163    92.973    debuggerTop/nes/ppu/r_ppuaddr_reg[15]_0[10]
    SLICE_X49Y101        LUT5 (Prop_lut5_I0_O)        0.045    93.018 r  debuggerTop/nes/ppu/r_video_address[10]_i_1/O
                         net (fo=1, routed)           0.000    93.018    debuggerTop/nes/ppu/r_video_address[10]_i_1_n_2
    SLICE_X49Y101        FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    92.426    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X49Y101        FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.254    92.680    
                         clock uncertainty            0.183    92.863    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.099    92.962    debuggerTop/nes/ppu/r_video_address_reg[10]
  -------------------------------------------------------------------
                         required time                        -92.962    
                         arrival time                          93.018    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.555    -0.609    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.168    -0.300    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[6]
    SLICE_X49Y133        LUT3 (Prop_lut3_I0_O)        0.042    -0.258 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[7]
    SLICE_X49Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.824    -0.849    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.240    -0.609    
                         clock uncertainty            0.183    -0.426    
    SLICE_X49Y133        FDRE (Hold_fdre_C_D)         0.107    -0.319    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.444ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.444ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.995%)  route 0.473ns (53.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.473     0.892    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X44Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X44Y133        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 38.444    

Slack (MET) :             38.469ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.184%)  route 0.451ns (51.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.451     0.870    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X44Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X44Y133        FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                 38.469    

Slack (MET) :             38.479ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.293%)  route 0.574ns (55.707%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X48Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.574     1.030    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X47Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y134        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 38.479    

Slack (MET) :             38.496ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.082%)  route 0.471ns (52.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X45Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.471     0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y134        FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 38.496    

Slack (MET) :             38.509ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.618%)  route 0.544ns (54.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.544     1.000    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X44Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X44Y133        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                 38.509    

Slack (MET) :             38.519ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.990ns  (logic 0.456ns (46.039%)  route 0.534ns (53.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.534     0.990    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X45Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X45Y133        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                 38.519    

Slack (MET) :             38.608ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.460%)  route 0.448ns (49.540%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X45Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.448     0.904    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X44Y133        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X44Y133        FDRE (Setup_fdre_C_D)       -0.092    39.512    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.512    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                 38.608    

Slack (MET) :             38.650ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.279%)  route 0.451ns (49.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X45Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.451     0.907    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X46Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y134        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 38.650    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.815ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.030ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.030    

Slack (MET) :             36.030ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__11/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.030    

Slack (MET) :             36.030ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.030    

Slack (MET) :             36.030ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.030    

Slack (MET) :             36.030ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.030    

Slack (MET) :             36.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.580ns (21.592%)  route 2.106ns (78.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.141     1.949    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X19Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X19Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 36.334    

Slack (MET) :             36.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.580ns (21.592%)  route 2.106ns (78.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.141     1.949    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X19Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X19Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 36.334    

Slack (MET) :             36.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.580ns (21.592%)  route 2.106ns (78.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.141     1.949    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X19Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X19Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 36.334    

Slack (MET) :             36.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.580ns (21.592%)  route 2.106ns (78.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.141     1.949    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X19Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X19Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 36.334    

Slack (MET) :             36.341ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.666%)  route 2.097ns (78.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.132     1.940    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y168        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.672    38.255    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y168        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep/C
                         clock pessimism              0.569    38.824    
                         clock uncertainty           -0.138    38.686    
    SLICE_X20Y168        FDCE (Recov_fdce_C_CLR)     -0.405    38.281    debuggerTop/vga_generator/r_x_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         38.281    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.365%)  route 0.547ns (74.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.195     0.213    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X27Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.249    -0.511    
    SLICE_X27Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.365%)  route 0.547ns (74.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.195     0.213    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X27Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.249    -0.511    
    SLICE_X27Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.365%)  route 0.547ns (74.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.195     0.213    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X27Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.249    -0.511    
    SLICE_X27Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.215%)  route 0.552ns (74.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.199     0.217    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X26Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
                         clock pessimism              0.249    -0.511    
    SLICE_X26Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    debuggerTop/vga_generator/r_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.215%)  route 0.552ns (74.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.199     0.217    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X26Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.249    -0.511    
    SLICE_X26Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.417%)  route 0.576ns (75.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.223     0.241    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.249    -0.511    
    SLICE_X25Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.543%)  route 0.604ns (76.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.251     0.269    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X26Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X26Y169        FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    debuggerTop/vga_generator/r_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.543%)  route 0.604ns (76.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.251     0.269    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X26Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X26Y169        FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.512%)  route 0.640ns (77.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.287     0.305    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X25Y169        FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.512%)  route 0.640ns (77.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.287     0.305    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X25Y169        FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.906    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.030ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.030    

Slack (MET) :             36.030ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__11/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.030    

Slack (MET) :             36.030ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.030    

Slack (MET) :             36.030ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.030    

Slack (MET) :             36.030ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.030    

Slack (MET) :             36.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.580ns (21.592%)  route 2.106ns (78.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.141     1.949    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X19Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X19Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 36.334    

Slack (MET) :             36.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.580ns (21.592%)  route 2.106ns (78.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.141     1.949    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X19Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X19Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 36.334    

Slack (MET) :             36.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.580ns (21.592%)  route 2.106ns (78.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.141     1.949    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X19Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X19Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 36.334    

Slack (MET) :             36.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.580ns (21.592%)  route 2.106ns (78.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.141     1.949    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X19Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X19Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 36.334    

Slack (MET) :             36.341ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.666%)  route 2.097ns (78.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.132     1.940    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y168        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.672    38.255    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y168        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep/C
                         clock pessimism              0.569    38.824    
                         clock uncertainty           -0.138    38.686    
    SLICE_X20Y168        FDCE (Recov_fdce_C_CLR)     -0.405    38.281    debuggerTop/vga_generator/r_x_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         38.281    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.365%)  route 0.547ns (74.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.195     0.213    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X27Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.249    -0.511    
                         clock uncertainty            0.138    -0.373    
    SLICE_X27Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.365%)  route 0.547ns (74.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.195     0.213    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X27Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.249    -0.511    
                         clock uncertainty            0.138    -0.373    
    SLICE_X27Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.365%)  route 0.547ns (74.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.195     0.213    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X27Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.249    -0.511    
                         clock uncertainty            0.138    -0.373    
    SLICE_X27Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.215%)  route 0.552ns (74.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.199     0.217    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X26Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
                         clock pessimism              0.249    -0.511    
                         clock uncertainty            0.138    -0.373    
    SLICE_X26Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    debuggerTop/vga_generator/r_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.215%)  route 0.552ns (74.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.199     0.217    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X26Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.249    -0.511    
                         clock uncertainty            0.138    -0.373    
    SLICE_X26Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.417%)  route 0.576ns (75.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.223     0.241    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.249    -0.511    
                         clock uncertainty            0.138    -0.373    
    SLICE_X25Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.543%)  route 0.604ns (76.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.251     0.269    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X26Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.138    -0.371    
    SLICE_X26Y169        FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    debuggerTop/vga_generator/r_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.543%)  route 0.604ns (76.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.251     0.269    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X26Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.138    -0.371    
    SLICE_X26Y169        FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.512%)  route 0.640ns (77.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.287     0.305    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.138    -0.371    
    SLICE_X25Y169        FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.512%)  route 0.640ns (77.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.287     0.305    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.138    -0.371    
    SLICE_X25Y169        FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.768    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.030ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.030    

Slack (MET) :             36.030ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__11/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.030    

Slack (MET) :             36.030ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.030    

Slack (MET) :             36.030ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.030    

Slack (MET) :             36.030ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.030    

Slack (MET) :             36.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.580ns (21.592%)  route 2.106ns (78.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.141     1.949    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X19Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X19Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 36.334    

Slack (MET) :             36.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.580ns (21.592%)  route 2.106ns (78.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.141     1.949    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X19Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X19Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 36.334    

Slack (MET) :             36.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.580ns (21.592%)  route 2.106ns (78.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.141     1.949    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X19Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X19Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 36.334    

Slack (MET) :             36.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.580ns (21.592%)  route 2.106ns (78.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.141     1.949    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X19Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X19Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 36.334    

Slack (MET) :             36.341ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.666%)  route 2.097ns (78.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.132     1.940    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y168        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.672    38.255    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y168        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep/C
                         clock pessimism              0.569    38.824    
                         clock uncertainty           -0.138    38.686    
    SLICE_X20Y168        FDCE (Recov_fdce_C_CLR)     -0.405    38.281    debuggerTop/vga_generator/r_x_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         38.281    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.365%)  route 0.547ns (74.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.195     0.213    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X27Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.249    -0.511    
                         clock uncertainty            0.138    -0.373    
    SLICE_X27Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.365%)  route 0.547ns (74.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.195     0.213    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X27Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.249    -0.511    
                         clock uncertainty            0.138    -0.373    
    SLICE_X27Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.365%)  route 0.547ns (74.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.195     0.213    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X27Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.249    -0.511    
                         clock uncertainty            0.138    -0.373    
    SLICE_X27Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.215%)  route 0.552ns (74.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.199     0.217    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X26Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
                         clock pessimism              0.249    -0.511    
                         clock uncertainty            0.138    -0.373    
    SLICE_X26Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    debuggerTop/vga_generator/r_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.215%)  route 0.552ns (74.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.199     0.217    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X26Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.249    -0.511    
                         clock uncertainty            0.138    -0.373    
    SLICE_X26Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.417%)  route 0.576ns (75.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.223     0.241    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.249    -0.511    
                         clock uncertainty            0.138    -0.373    
    SLICE_X25Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.543%)  route 0.604ns (76.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.251     0.269    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X26Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.138    -0.371    
    SLICE_X26Y169        FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    debuggerTop/vga_generator/r_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.543%)  route 0.604ns (76.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.251     0.269    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X26Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.138    -0.371    
    SLICE_X26Y169        FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.512%)  route 0.640ns (77.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.287     0.305    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.138    -0.371    
    SLICE_X25Y169        FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.512%)  route 0.640ns (77.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.287     0.305    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.138    -0.371    
    SLICE_X25Y169        FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.768    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.815ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.035ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.132    38.694    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.289    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.035    

Slack (MET) :             36.035ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__11/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.132    38.694    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.289    debuggerTop/vga_generator/r_x_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.035    

Slack (MET) :             36.035ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.132    38.694    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.289    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.035    

Slack (MET) :             36.035ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.132    38.694    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.289    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.035    

Slack (MET) :             36.035ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.394%)  route 2.411ns (80.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.446     2.254    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.132    38.694    
    SLICE_X20Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.289    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 36.035    

Slack (MET) :             36.340ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.580ns (21.592%)  route 2.106ns (78.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.141     1.949    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X19Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X19Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.132    38.694    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.289    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 36.340    

Slack (MET) :             36.340ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.580ns (21.592%)  route 2.106ns (78.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.141     1.949    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X19Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X19Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.132    38.694    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.289    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 36.340    

Slack (MET) :             36.340ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.580ns (21.592%)  route 2.106ns (78.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.141     1.949    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X19Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X19Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.132    38.694    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.289    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 36.340    

Slack (MET) :             36.340ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.580ns (21.592%)  route 2.106ns (78.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.141     1.949    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X19Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X19Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.132    38.694    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.405    38.289    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 36.340    

Slack (MET) :             36.347ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.666%)  route 2.097ns (78.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.965     0.684    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.124     0.808 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.132     1.940    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y168        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.672    38.255    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y168        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep/C
                         clock pessimism              0.569    38.824    
                         clock uncertainty           -0.132    38.692    
    SLICE_X20Y168        FDCE (Recov_fdce_C_CLR)     -0.405    38.287    debuggerTop/vga_generator/r_x_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         38.287    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.365%)  route 0.547ns (74.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.195     0.213    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X27Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.249    -0.511    
    SLICE_X27Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.365%)  route 0.547ns (74.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.195     0.213    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X27Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.249    -0.511    
    SLICE_X27Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.365%)  route 0.547ns (74.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.195     0.213    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X27Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.249    -0.511    
    SLICE_X27Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.215%)  route 0.552ns (74.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.199     0.217    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X26Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
                         clock pessimism              0.249    -0.511    
    SLICE_X26Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    debuggerTop/vga_generator/r_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.215%)  route 0.552ns (74.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.199     0.217    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X26Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.249    -0.511    
    SLICE_X26Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.417%)  route 0.576ns (75.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.223     0.241    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.249    -0.511    
    SLICE_X25Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.543%)  route 0.604ns (76.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.251     0.269    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X26Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X26Y169        FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    debuggerTop/vga_generator/r_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.543%)  route 0.604ns (76.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.251     0.269    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X26Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X26Y169        FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.512%)  route 0.640ns (77.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.287     0.305    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X25Y169        FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.512%)  route 0.640ns (77.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.353    -0.027    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.018 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.287     0.305    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X25Y169        FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.906    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       85.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.715ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.580ns (8.453%)  route 6.281ns (91.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.354     5.938    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y95         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y95         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[0]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 85.715    

Slack (MET) :             85.715ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.580ns (8.453%)  route 6.281ns (91.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.354     5.938    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y95         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y95         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[1]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 85.715    

Slack (MET) :             85.715ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.580ns (8.453%)  route 6.281ns (91.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.354     5.938    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y95         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y95         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[2]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 85.715    

Slack (MET) :             85.715ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.580ns (8.453%)  route 6.281ns (91.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.354     5.938    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y95         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y95         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[3]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 85.715    

Slack (MET) :             85.807ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.580ns (8.568%)  route 6.189ns (91.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.262     5.846    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y96         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y96         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[4]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 85.807    

Slack (MET) :             85.807ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.580ns (8.568%)  route 6.189ns (91.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.262     5.846    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y96         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y96         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[5]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 85.807    

Slack (MET) :             85.807ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.580ns (8.568%)  route 6.189ns (91.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.262     5.846    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y96         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y96         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[6]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 85.807    

Slack (MET) :             85.807ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.580ns (8.568%)  route 6.189ns (91.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.262     5.846    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y96         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y96         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[7]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 85.807    

Slack (MET) :             85.857ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.580ns (8.631%)  route 6.140ns (91.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.759 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.213     5.797    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y97         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.512    91.759    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y97         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.240    
                         clock uncertainty           -0.183    92.056    
    SLICE_X63Y97         FDCE (Recov_fdce_C_CLR)     -0.402    91.654    debuggerTop/profiler/r_sample_write_index_reg[10]
  -------------------------------------------------------------------
                         required time                         91.654    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                 85.857    

Slack (MET) :             85.857ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[11]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.580ns (8.631%)  route 6.140ns (91.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.759 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.213     5.797    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y97         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.512    91.759    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y97         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.240    
                         clock uncertainty           -0.183    92.056    
    SLICE_X63Y97         FDCE (Recov_fdce_C_CLR)     -0.402    91.654    debuggerTop/profiler/r_sample_write_index_reg[11]
  -------------------------------------------------------------------
                         required time                         91.654    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                 85.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.921ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.186ns (9.988%)  route 1.676ns (90.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         0.841     1.260    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X59Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X59Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X59Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.661    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.921ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.186ns (9.988%)  route 1.676ns (90.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         0.841     1.260    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X59Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X59Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X59Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.661    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             2.064ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.174%)  route 1.841ns (90.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.006     1.425    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X58Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.639    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.064ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.174%)  route 1.841ns (90.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.006     1.425    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X58Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.639    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.064ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.174%)  route 1.841ns (90.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.006     1.425    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X58Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.639    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.088ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.186ns (9.165%)  route 1.843ns (90.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.008     1.427    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y110        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y110        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X61Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.661    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.131ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.186ns (8.881%)  route 1.908ns (91.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.073     1.492    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X60Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X60Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X60Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.639    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.131ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.186ns (8.881%)  route 1.908ns (91.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.073     1.492    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X60Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X60Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X60Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.639    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.185ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.186ns (8.742%)  route 1.942ns (91.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.106     1.525    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X63Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X63Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.185ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.186ns (8.742%)  route 1.942ns (91.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.106     1.525    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X63Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X63Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  2.185    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       85.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.715ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.580ns (8.453%)  route 6.281ns (91.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.354     5.938    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y95         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y95         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[0]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 85.715    

Slack (MET) :             85.715ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.580ns (8.453%)  route 6.281ns (91.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.354     5.938    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y95         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y95         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[1]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 85.715    

Slack (MET) :             85.715ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.580ns (8.453%)  route 6.281ns (91.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.354     5.938    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y95         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y95         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[2]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 85.715    

Slack (MET) :             85.715ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.580ns (8.453%)  route 6.281ns (91.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.354     5.938    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y95         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y95         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[3]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 85.715    

Slack (MET) :             85.807ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.580ns (8.568%)  route 6.189ns (91.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.262     5.846    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y96         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y96         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[4]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 85.807    

Slack (MET) :             85.807ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.580ns (8.568%)  route 6.189ns (91.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.262     5.846    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y96         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y96         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[5]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 85.807    

Slack (MET) :             85.807ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.580ns (8.568%)  route 6.189ns (91.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.262     5.846    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y96         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y96         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[6]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 85.807    

Slack (MET) :             85.807ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.580ns (8.568%)  route 6.189ns (91.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.262     5.846    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y96         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y96         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[7]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 85.807    

Slack (MET) :             85.857ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.580ns (8.631%)  route 6.140ns (91.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.759 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.213     5.797    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y97         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.512    91.759    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y97         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.240    
                         clock uncertainty           -0.183    92.056    
    SLICE_X63Y97         FDCE (Recov_fdce_C_CLR)     -0.402    91.654    debuggerTop/profiler/r_sample_write_index_reg[10]
  -------------------------------------------------------------------
                         required time                         91.654    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                 85.857    

Slack (MET) :             85.857ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[11]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.580ns (8.631%)  route 6.140ns (91.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.759 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.213     5.797    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y97         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.512    91.759    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y97         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.240    
                         clock uncertainty           -0.183    92.056    
    SLICE_X63Y97         FDCE (Recov_fdce_C_CLR)     -0.402    91.654    debuggerTop/profiler/r_sample_write_index_reg[11]
  -------------------------------------------------------------------
                         required time                         91.654    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                 85.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.186ns (9.988%)  route 1.676ns (90.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         0.841     1.260    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X59Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X59Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.183    -0.386    
    SLICE_X59Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.186ns (9.988%)  route 1.676ns (90.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         0.841     1.260    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X59Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X59Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.183    -0.386    
    SLICE_X59Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.881ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.174%)  route 1.841ns (90.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.006     1.425    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X58Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.183    -0.389    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.456    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.881ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.174%)  route 1.841ns (90.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.006     1.425    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X58Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.183    -0.389    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.456    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.881ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.174%)  route 1.841ns (90.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.006     1.425    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X58Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.183    -0.389    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.456    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.905ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.186ns (9.165%)  route 1.843ns (90.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.008     1.427    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y110        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y110        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.183    -0.386    
    SLICE_X61Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.948ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.186ns (8.881%)  route 1.908ns (91.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.073     1.492    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X60Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X60Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.183    -0.389    
    SLICE_X60Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.456    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.948ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.186ns (8.881%)  route 1.908ns (91.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.073     1.492    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X60Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X60Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.183    -0.389    
    SLICE_X60Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.456    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             2.001ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.186ns (8.742%)  route 1.942ns (91.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.106     1.525    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X63Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.183    -0.384    
    SLICE_X63Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.476    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.001ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.186ns (8.742%)  route 1.942ns (91.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.106     1.525    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X63Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.183    -0.384    
    SLICE_X63Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.476    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  2.001    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       85.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.715ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.580ns (8.453%)  route 6.281ns (91.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.354     5.938    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y95         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y95         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[0]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 85.715    

Slack (MET) :             85.715ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.580ns (8.453%)  route 6.281ns (91.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.354     5.938    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y95         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y95         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[1]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 85.715    

Slack (MET) :             85.715ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.580ns (8.453%)  route 6.281ns (91.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.354     5.938    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y95         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y95         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[2]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 85.715    

Slack (MET) :             85.715ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.580ns (8.453%)  route 6.281ns (91.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.354     5.938    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y95         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y95         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[3]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 85.715    

Slack (MET) :             85.807ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.580ns (8.568%)  route 6.189ns (91.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.262     5.846    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y96         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y96         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[4]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 85.807    

Slack (MET) :             85.807ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.580ns (8.568%)  route 6.189ns (91.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.262     5.846    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y96         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y96         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[5]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 85.807    

Slack (MET) :             85.807ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.580ns (8.568%)  route 6.189ns (91.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.262     5.846    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y96         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y96         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[6]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 85.807    

Slack (MET) :             85.807ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.580ns (8.568%)  route 6.189ns (91.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.262     5.846    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y96         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.183    92.055    
    SLICE_X63Y96         FDCE (Recov_fdce_C_CLR)     -0.402    91.653    debuggerTop/profiler/r_sample_write_index_reg[7]
  -------------------------------------------------------------------
                         required time                         91.653    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 85.807    

Slack (MET) :             85.857ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.580ns (8.631%)  route 6.140ns (91.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.759 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.213     5.797    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y97         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.512    91.759    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y97         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.240    
                         clock uncertainty           -0.183    92.056    
    SLICE_X63Y97         FDCE (Recov_fdce_C_CLR)     -0.402    91.654    debuggerTop/profiler/r_sample_write_index_reg[10]
  -------------------------------------------------------------------
                         required time                         91.654    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                 85.857    

Slack (MET) :             85.857ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[11]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.580ns (8.631%)  route 6.140ns (91.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.759 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.213     5.797    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y97         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.512    91.759    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y97         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.240    
                         clock uncertainty           -0.183    92.056    
    SLICE_X63Y97         FDCE (Recov_fdce_C_CLR)     -0.402    91.654    debuggerTop/profiler/r_sample_write_index_reg[11]
  -------------------------------------------------------------------
                         required time                         91.654    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                 85.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.186ns (9.988%)  route 1.676ns (90.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         0.841     1.260    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X59Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X59Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.183    -0.386    
    SLICE_X59Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.186ns (9.988%)  route 1.676ns (90.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         0.841     1.260    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X59Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X59Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.183    -0.386    
    SLICE_X59Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.881ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.174%)  route 1.841ns (90.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.006     1.425    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X58Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.183    -0.389    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.456    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.881ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.174%)  route 1.841ns (90.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.006     1.425    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X58Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.183    -0.389    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.456    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.881ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.174%)  route 1.841ns (90.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.006     1.425    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X58Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.183    -0.389    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.456    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.905ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.186ns (9.165%)  route 1.843ns (90.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.008     1.427    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y110        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y110        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.183    -0.386    
    SLICE_X61Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.948ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.186ns (8.881%)  route 1.908ns (91.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.073     1.492    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X60Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X60Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.183    -0.389    
    SLICE_X60Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.456    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.948ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.186ns (8.881%)  route 1.908ns (91.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.073     1.492    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X60Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X60Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.183    -0.389    
    SLICE_X60Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.456    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             2.001ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.186ns (8.742%)  route 1.942ns (91.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.106     1.525    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X63Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.183    -0.384    
    SLICE_X63Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.476    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.001ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.186ns (8.742%)  route 1.942ns (91.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.106     1.525    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X63Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.183    -0.384    
    SLICE_X63Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.476    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  2.001    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       85.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.724ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.580ns (8.453%)  route 6.281ns (91.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.354     5.938    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y95         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y95         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.174    92.064    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.402    91.662    debuggerTop/profiler/r_sample_write_index_reg[0]
  -------------------------------------------------------------------
                         required time                         91.662    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 85.724    

Slack (MET) :             85.724ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.580ns (8.453%)  route 6.281ns (91.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.354     5.938    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y95         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y95         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.174    92.064    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.402    91.662    debuggerTop/profiler/r_sample_write_index_reg[1]
  -------------------------------------------------------------------
                         required time                         91.662    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 85.724    

Slack (MET) :             85.724ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.580ns (8.453%)  route 6.281ns (91.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.354     5.938    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y95         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y95         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.174    92.064    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.402    91.662    debuggerTop/profiler/r_sample_write_index_reg[2]
  -------------------------------------------------------------------
                         required time                         91.662    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 85.724    

Slack (MET) :             85.724ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.580ns (8.453%)  route 6.281ns (91.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.354     5.938    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y95         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y95         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.174    92.064    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.402    91.662    debuggerTop/profiler/r_sample_write_index_reg[3]
  -------------------------------------------------------------------
                         required time                         91.662    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 85.724    

Slack (MET) :             85.816ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.580ns (8.568%)  route 6.189ns (91.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.262     5.846    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y96         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.174    92.064    
    SLICE_X63Y96         FDCE (Recov_fdce_C_CLR)     -0.402    91.662    debuggerTop/profiler/r_sample_write_index_reg[4]
  -------------------------------------------------------------------
                         required time                         91.662    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 85.816    

Slack (MET) :             85.816ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.580ns (8.568%)  route 6.189ns (91.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.262     5.846    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y96         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.174    92.064    
    SLICE_X63Y96         FDCE (Recov_fdce_C_CLR)     -0.402    91.662    debuggerTop/profiler/r_sample_write_index_reg[5]
  -------------------------------------------------------------------
                         required time                         91.662    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 85.816    

Slack (MET) :             85.816ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.580ns (8.568%)  route 6.189ns (91.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.262     5.846    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y96         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.174    92.064    
    SLICE_X63Y96         FDCE (Recov_fdce_C_CLR)     -0.402    91.662    debuggerTop/profiler/r_sample_write_index_reg[6]
  -------------------------------------------------------------------
                         required time                         91.662    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 85.816    

Slack (MET) :             85.816ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.580ns (8.568%)  route 6.189ns (91.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.758 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.262     5.846    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y96         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.511    91.758    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.239    
                         clock uncertainty           -0.174    92.064    
    SLICE_X63Y96         FDCE (Recov_fdce_C_CLR)     -0.402    91.662    debuggerTop/profiler/r_sample_write_index_reg[7]
  -------------------------------------------------------------------
                         required time                         91.662    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 85.816    

Slack (MET) :             85.866ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.580ns (8.631%)  route 6.140ns (91.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.759 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.213     5.797    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y97         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.512    91.759    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y97         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.240    
                         clock uncertainty           -0.174    92.065    
    SLICE_X63Y97         FDCE (Recov_fdce_C_CLR)     -0.402    91.663    debuggerTop/profiler/r_sample_write_index_reg[10]
  -------------------------------------------------------------------
                         required time                         91.663    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                 85.866    

Slack (MET) :             85.866ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[11]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.580ns (8.631%)  route 6.140ns (91.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.759 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.928     1.461    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.585 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.213     5.797    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X63Y97         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.512    91.759    debuggerTop/profiler/o_clk_5mhz
    SLICE_X63Y97         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.240    
                         clock uncertainty           -0.174    92.065    
    SLICE_X63Y97         FDCE (Recov_fdce_C_CLR)     -0.402    91.663    debuggerTop/profiler/r_sample_write_index_reg[11]
  -------------------------------------------------------------------
                         required time                         91.663    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                 85.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.921ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.186ns (9.988%)  route 1.676ns (90.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         0.841     1.260    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X59Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X59Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X59Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.661    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.921ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.186ns (9.988%)  route 1.676ns (90.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         0.841     1.260    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X59Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X59Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X59Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.661    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             2.064ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.174%)  route 1.841ns (90.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.006     1.425    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X58Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.639    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.064ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.174%)  route 1.841ns (90.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.006     1.425    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X58Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.639    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.064ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.174%)  route 1.841ns (90.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.006     1.425    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X58Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.639    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.088ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.186ns (9.165%)  route 1.843ns (90.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.008     1.427    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y110        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y110        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X61Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.661    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.131ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.186ns (8.881%)  route 1.908ns (91.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.073     1.492    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X60Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X60Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X60Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.639    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.131ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.186ns (8.881%)  route 1.908ns (91.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.073     1.492    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X60Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X60Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X60Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.639    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.185ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.186ns (8.742%)  route 1.942ns (91.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.106     1.525    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X63Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X63Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.185ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.186ns (8.742%)  route 1.942ns (91.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.836     0.374    debuggerTop/values/w_nes_reset_n
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.419 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.106     1.525    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X63Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X63Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  2.185    





