{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612164547028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612164547033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 01 10:29:06 2021 " "Processing started: Mon Feb 01 10:29:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612164547033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612164547033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612164547033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612164547505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612164547505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK main.v(9) " "Verilog HDL Declaration information at main.v(9): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612164555124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612164555126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612164555126 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/UART_Rx.v " "Can't analyze file -- file output_files/UART_Rx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "UART_Rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/UART_Rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612164555134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612164555134 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mem.v " "Can't analyze file -- file mem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555139 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/RAM.v " "Can't analyze file -- file output_files/RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555141 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse1.v " "Can't analyze file -- file Pulse1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "Delay.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Delay.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612164555150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612164555150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.v 1 1 " "Found 1 design units, including 1 entities, in source file start.v" { { "Info" "ISGN_ENTITY_NAME" "1 Start " "Found entity 1: Start" {  } { { "Start.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612164555154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612164555154 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "st_Pulse.v " "Can't analyze file -- file st_Pulse.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555158 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "st_Delay.v " "Can't analyze file -- file st_Delay.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555163 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_CH2.v " "Can't analyze file -- file Pulse_CH2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555167 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Delay_CH2.v " "Can't analyze file -- file Delay_CH2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pulse " "Found entity 1: Pulse" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612164555175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612164555175 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL1.v " "Can't analyze file -- file Pulse_PL1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555180 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL2.v " "Can't analyze file -- file Pulse_PL2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555185 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL3.v " "Can't analyze file -- file Pulse_PL3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555190 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL4.v " "Can't analyze file -- file Pulse_PL4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555195 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL5.v " "Can't analyze file -- file Pulse_PL5.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555199 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL6.v " "Can't analyze file -- file Pulse_PL6.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555204 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL7.v " "Can't analyze file -- file Pulse_PL7.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555209 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Pulse_PL8.v " "Can't analyze file -- file output_files/Pulse_PL8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555212 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Delay_DL1.v " "Can't analyze file -- file Delay_DL1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555217 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL2.v " "Can't analyze file -- file output_files/Delay_DL2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555219 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL3.v " "Can't analyze file -- file output_files/Delay_DL3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555222 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL4.v " "Can't analyze file -- file output_files/Delay_DL4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555225 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL5.v " "Can't analyze file -- file output_files/Delay_DL5.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555228 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL6.v " "Can't analyze file -- file output_files/Delay_DL6.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555231 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL7.v " "Can't analyze file -- file output_files/Delay_DL7.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555234 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL8.v " "Can't analyze file -- file output_files/Delay_DL8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612164555243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612164555243 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_st.v " "Can't analyze file -- file Pulse_st.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612164555249 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 DLST.v(23) " "Verilog HDL Expression warning at DLST.v(23): truncated literal to match 24 bits" {  } { { "DLST.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/DLST.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1612164555251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlst.v 1 1 " "Found 1 design units, including 1 entities, in source file dlst.v" { { "Info" "ISGN_ENTITY_NAME" "1 DLST " "Found entity 1: DLST" {  } { { "DLST.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/DLST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612164555253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612164555253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_UART_clk main.v(179) " "Verilog HDL Implicit Net warning at main.v(179): created implicit net for \"control_UART_clk\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612164555253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIV_CLK main.v(202) " "Verilog HDL Implicit Net warning at main.v(202): created implicit net for \"DIV_CLK\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612164555253 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(176) " "Verilog HDL Instantiation warning at main.v(176): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 176 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1612164555253 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(179) " "Verilog HDL Instantiation warning at main.v(179): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 179 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1612164555253 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(196) " "Verilog HDL Instantiation warning at main.v(196): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 196 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1612164555253 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612164555294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll_inst\"" {  } { { "main.v" "pll_inst" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612164555302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612164555346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612164555348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612164555349 ""}  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612164555349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612164555392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612164555392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612164555394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Start Start:comb_11 " "Elaborating entity \"Start\" for hierarchy \"Start:comb_11\"" {  } { { "main.v" "comb_11" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612164555401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Rx:comb_12 " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Rx:comb_12\"" {  } { { "main.v" "comb_12" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612164555404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_Rx.v(40) " "Verilog HDL assignment warning at UART_Rx.v(40): truncated value with size 32 to match size of target (16)" {  } { { "UART_Rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/UART_Rx.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555404 "|main|UART_Rx:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 UART_Rx.v(60) " "Verilog HDL assignment warning at UART_Rx.v(60): truncated value with size 9 to match size of target (8)" {  } { { "UART_Rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/UART_Rx.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555404 "|main|UART_Rx:comb_12"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram.v(126) " "Verilog HDL information at ram.v(126): always construct contains both blocking and non-blocking assignments" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1612164555419 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram.v 1 1 " "Using design file ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612164555423 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612164555423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:comb_13 " "Elaborating entity \"RAM\" for hierarchy \"RAM:comb_13\"" {  } { { "main.v" "comb_13" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612164555426 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(138) " "Verilog HDL assignment warning at ram.v(138): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555430 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(140) " "Verilog HDL assignment warning at ram.v(140): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555430 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(141) " "Verilog HDL assignment warning at ram.v(141): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555430 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(145) " "Verilog HDL assignment warning at ram.v(145): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555430 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(147) " "Verilog HDL assignment warning at ram.v(147): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555431 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(148) " "Verilog HDL assignment warning at ram.v(148): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555431 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(152) " "Verilog HDL assignment warning at ram.v(152): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555431 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(154) " "Verilog HDL assignment warning at ram.v(154): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555431 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(155) " "Verilog HDL assignment warning at ram.v(155): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555431 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(158) " "Verilog HDL assignment warning at ram.v(158): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555431 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(160) " "Verilog HDL assignment warning at ram.v(160): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555431 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(161) " "Verilog HDL assignment warning at ram.v(161): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555431 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(164) " "Verilog HDL assignment warning at ram.v(164): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555431 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(166) " "Verilog HDL assignment warning at ram.v(166): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555431 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(167) " "Verilog HDL assignment warning at ram.v(167): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555431 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(170) " "Verilog HDL assignment warning at ram.v(170): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555432 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(172) " "Verilog HDL assignment warning at ram.v(172): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555432 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(173) " "Verilog HDL assignment warning at ram.v(173): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555432 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(176) " "Verilog HDL assignment warning at ram.v(176): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555432 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(178) " "Verilog HDL assignment warning at ram.v(178): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555432 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(179) " "Verilog HDL assignment warning at ram.v(179): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555432 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(182) " "Verilog HDL assignment warning at ram.v(182): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555432 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(184) " "Verilog HDL assignment warning at ram.v(184): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555432 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(185) " "Verilog HDL assignment warning at ram.v(185): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555432 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(188) " "Verilog HDL assignment warning at ram.v(188): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555432 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(190) " "Verilog HDL assignment warning at ram.v(190): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555432 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(191) " "Verilog HDL assignment warning at ram.v(191): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555432 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(194) " "Verilog HDL assignment warning at ram.v(194): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555433 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(196) " "Verilog HDL assignment warning at ram.v(196): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555433 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(197) " "Verilog HDL assignment warning at ram.v(197): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555433 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(200) " "Verilog HDL assignment warning at ram.v(200): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555433 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(202) " "Verilog HDL assignment warning at ram.v(202): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555433 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(203) " "Verilog HDL assignment warning at ram.v(203): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555433 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(206) " "Verilog HDL assignment warning at ram.v(206): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555433 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(208) " "Verilog HDL assignment warning at ram.v(208): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555433 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(209) " "Verilog HDL assignment warning at ram.v(209): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555433 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(212) " "Verilog HDL assignment warning at ram.v(212): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555433 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(214) " "Verilog HDL assignment warning at ram.v(214): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555433 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(215) " "Verilog HDL assignment warning at ram.v(215): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555433 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(218) " "Verilog HDL assignment warning at ram.v(218): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555433 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(220) " "Verilog HDL assignment warning at ram.v(220): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555433 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(221) " "Verilog HDL assignment warning at ram.v(221): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555433 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(224) " "Verilog HDL assignment warning at ram.v(224): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555433 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(226) " "Verilog HDL assignment warning at ram.v(226): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555433 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(227) " "Verilog HDL assignment warning at ram.v(227): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555434 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(230) " "Verilog HDL assignment warning at ram.v(230): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555434 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(232) " "Verilog HDL assignment warning at ram.v(232): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555434 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(233) " "Verilog HDL assignment warning at ram.v(233): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555434 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL16 ram.v(105) " "Output port \"Mult_PL16\" at ram.v(105) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612164555449 "|main|RAM:comb_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pulse Pulse:PL1 " "Elaborating entity \"Pulse\" for hierarchy \"Pulse:PL1\"" {  } { { "main.v" "PL1" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612164555535 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Pulse.v(38) " "Verilog HDL assignment warning at Pulse.v(38): truncated value with size 32 to match size of target (26)" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555536 "|main|Pulse:PL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Pulse.v(42) " "Verilog HDL assignment warning at Pulse.v(42): truncated value with size 32 to match size of target (26)" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555536 "|main|Pulse:PL1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay Delay:DL1 " "Elaborating entity \"Delay\" for hierarchy \"Delay:DL1\"" {  } { { "main.v" "DL1" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612164555537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 26 Delay.v(17) " "Verilog HDL assignment warning at Delay.v(17): truncated value with size 35 to match size of target (26)" {  } { { "Delay.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Delay.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555538 "|main|Delay:DL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Delay.v(40) " "Verilog HDL assignment warning at Delay.v(40): truncated value with size 32 to match size of target (26)" {  } { { "Delay.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Delay.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555538 "|main|Delay:DL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Delay.v(44) " "Verilog HDL assignment warning at Delay.v(44): truncated value with size 32 to match size of target (26)" {  } { { "Delay.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Delay.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612164555538 "|main|Delay:DL1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DLST DLST:ST1 " "Elaborating entity \"DLST\" for hierarchy \"DLST:ST1\"" {  } { { "main.v" "ST1" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612164555551 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL1_DRT\[17\] " "Net \"PL1_DRT\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL1_DRT\[17\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555638 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1612164555638 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL1_DRT\[17\] " "Net \"PL1_DRT\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL1_DRT\[17\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555638 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1612164555638 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL1_DRT\[17\] " "Net \"PL1_DRT\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL1_DRT\[17\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555639 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1612164555639 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL1_DRT\[17\] " "Net \"PL1_DRT\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL1_DRT\[17\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612164555639 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1612164555639 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1612164556641 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1612164557266 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/main.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612164558099 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1612164558286 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612164558286 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2239 " "Implemented 2239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612164558458 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612164558458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2226 " "Implemented 2226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1612164558458 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1612164558458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612164558458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612164558496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 01 10:29:18 2021 " "Processing ended: Mon Feb 01 10:29:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612164558496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612164558496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612164558496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612164558496 ""}
