v 20140308 2
P 1200 2800 1200 2400 1 0 0
{
T 1300 2450 5 8 1 1 0 0 1
pinnumber=5
T 1100 2450 5 8 0 1 0 6 1
pinseq=5
T 1200 2300 9 10 1 1 0 5 1
pinlabel=VDD
T 1200 2000 5 10 0 1 0 5 1
pintype=pwr
}
P 1200 400 1200 800 1 0 0
{
T 1300 750 5 8 1 1 0 2 1
pinnumber=2
T 1100 750 5 8 0 1 0 8 1
pinseq=2
T 1200 900 9 10 1 1 0 3 1
pinlabel=GND
T 1200 1200 5 10 0 1 0 3 1
pintype=pwr
}
P 200 1600 600 1600 1 0 0
{
T 550 1700 5 8 1 1 0 6 1
pinnumber=1
T 550 1500 5 8 0 1 0 8 1
pinseq=1
T 700 1600 9 10 1 1 0 1 1
pinlabel=I1
T 700 1600 5 10 0 1 0 2 1
pintype=in
}
P 200 1200 600 1200 1 0 0
{
T 550 1300 5 8 1 1 0 6 1
pinnumber=6
T 550 1100 5 8 0 1 0 8 1
pinseq=6
T 700 1200 9 10 1 1 0 1 1
pinlabel=I2
T 700 1200 5 10 0 1 0 2 1
pintype=in
}
P 200 2000 600 2000 1 0 0
{
T 550 2100 5 8 1 1 0 6 1
pinnumber=3
T 550 1900 5 8 0 1 0 8 1
pinseq=3
T 700 2000 9 10 1 1 0 1 1
pinlabel=I0
T 700 2000 5 10 0 1 0 2 1
pintype=in
}
P 2200 1600 1800 1600 1 0 0
{
T 1850 1700 5 8 1 1 0 0 1
pinnumber=4
T 1850 1500 5 8 0 1 0 2 1
pinseq=4
T 1700 1600 9 10 1 1 0 7 1
pinlabel=Y
T 1700 1600 5 10 0 1 0 8 1
pintype=out
}
B 600 800 1200 1600 3 30 0 0 -2 -2 0 -2 -1 -2 -1 -2
T 600 2500 8 10 1 1 0 0 1
refdes=U?
T 200 700 8 10 1 1 0 2 1
value=NC7SZ57
T 600 3000 5 10 0 0 0 0 1
symversion=1.1
T 600 3200 5 10 0 0 0 0 1
device=IC
T 600 3400 5 10 0 0 0 0 1
footprint=SC70_6
T 600 3600 5 10 0 0 0 0 1
author=Wojciech Krutnik
T 600 3800 5 10 0 0 0 0 1
documentation=http://www.fairchildsemi.com/datasheets/NC/NC7SZ57.pdf
T 600 4000 5 10 0 0 0 0 1
description=TinyLogicÂ® UHS Universal Configurable Two-Input Logic Gates 
T 600 4200 5 10 0 0 0 0 1
numslots=0
T 600 4400 5 10 0 0 0 0 1
dist-license=GPL
T 600 4600 5 10 0 0 0 0 1
use-license=unlimited
