INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/ADDSUB_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDSUB_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/AND32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4
INFO: [VRFC 10-2458] undeclared symbol t01, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:42]
INFO: [VRFC 10-2458] undeclared symbol t1, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:43]
INFO: [VRFC 10-2458] undeclared symbol t11, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:45]
INFO: [VRFC 10-2458] undeclared symbol t12, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:46]
INFO: [VRFC 10-2458] undeclared symbol t21, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:49]
INFO: [VRFC 10-2458] undeclared symbol t22, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:50]
INFO: [VRFC 10-2458] undeclared symbol t23, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:51]
INFO: [VRFC 10-2458] undeclared symbol t31, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:54]
INFO: [VRFC 10-2458] undeclared symbol t32, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:55]
INFO: [VRFC 10-2458] undeclared symbol t33, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:56]
INFO: [VRFC 10-2458] undeclared symbol t34, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:57]
INFO: [VRFC 10-2458] undeclared symbol t3, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:60]
INFO: [VRFC 10-2458] undeclared symbol t2, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:61]
INFO: [VRFC 10-2458] undeclared symbol t0, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CLA_4.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CONUNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONUNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/DEC5T32E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC5T32E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_FFEC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/D_Latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATAMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/EXT16T32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT16T32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/Instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2458] undeclared symbol s_n, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v:26]
INFO: [VRFC 10-2458] undeclared symbol and_1, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v:27]
INFO: [VRFC 10-2458] undeclared symbol and_2, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X1.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX2X5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32X1
INFO: [VRFC 10-2458] undeclared symbol d31, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:28]
INFO: [VRFC 10-2458] undeclared symbol d30, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:29]
INFO: [VRFC 10-2458] undeclared symbol d29, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:30]
INFO: [VRFC 10-2458] undeclared symbol d28, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:31]
INFO: [VRFC 10-2458] undeclared symbol d27, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:32]
INFO: [VRFC 10-2458] undeclared symbol d26, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:33]
INFO: [VRFC 10-2458] undeclared symbol d25, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:34]
INFO: [VRFC 10-2458] undeclared symbol d24, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:35]
INFO: [VRFC 10-2458] undeclared symbol d23, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:36]
INFO: [VRFC 10-2458] undeclared symbol d22, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:37]
INFO: [VRFC 10-2458] undeclared symbol d21, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:38]
INFO: [VRFC 10-2458] undeclared symbol d20, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:39]
INFO: [VRFC 10-2458] undeclared symbol d19, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:40]
INFO: [VRFC 10-2458] undeclared symbol d18, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:41]
INFO: [VRFC 10-2458] undeclared symbol d17, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:42]
INFO: [VRFC 10-2458] undeclared symbol d16, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:43]
INFO: [VRFC 10-2458] undeclared symbol d15, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:44]
INFO: [VRFC 10-2458] undeclared symbol d14, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:45]
INFO: [VRFC 10-2458] undeclared symbol d13, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:46]
INFO: [VRFC 10-2458] undeclared symbol d12, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:47]
INFO: [VRFC 10-2458] undeclared symbol d11, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:48]
INFO: [VRFC 10-2458] undeclared symbol d10, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:49]
INFO: [VRFC 10-2458] undeclared symbol d9, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:50]
INFO: [VRFC 10-2458] undeclared symbol d8, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:51]
INFO: [VRFC 10-2458] undeclared symbol d7, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:52]
INFO: [VRFC 10-2458] undeclared symbol d6, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:53]
INFO: [VRFC 10-2458] undeclared symbol d5, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:54]
INFO: [VRFC 10-2458] undeclared symbol d4, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:55]
INFO: [VRFC 10-2458] undeclared symbol d3, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:56]
INFO: [VRFC 10-2458] undeclared symbol d2, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:57]
INFO: [VRFC 10-2458] undeclared symbol d1, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:58]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X1.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/MUX4X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/OR32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/PC_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/SHIFTER32_L2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTER32_L2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/isZero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isZero
INFO: [VRFC 10-2458] undeclared symbol Z_n, assumed default net type wire [C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sources_1/new/isZero.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/周半仙/Desktop/计组/Computer_composition/CPU/CPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
