INFO-FLOW: Workspace /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1 opened at Sat Sep 02 22:07:51 EDT 2023
Command     open_solution done; 0.61 sec.
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 3.64 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.24 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 3.98 sec.
Execute     create_clock -period 10 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling kernel.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         is_encrypted kernel.cpp 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "kernel.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E kernel.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp
Command         clang done; 1.99 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Workspace /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1 opened at Sat Sep 02 22:09:26 EDT 2023
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xc7z020-clg484-1 
Execute         create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/2022.1/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/2022.1/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command         create_platform done; 4.62 sec.
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.78 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 4.81 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.15 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling kernel.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang kernel.cpp -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.cpp.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.cpp.clang.err.log 
Command         ap_eval done; 0.49 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
Execute         set_directive_top Bert_layer -name=Bert_layer 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.78 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.97 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.04 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.81 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 5.4 sec.
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.83 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.73 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.78 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.38 seconds. CPU system time: 1.84 seconds. Elapsed time: 23.79 seconds; current allocated memory: 456.180 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.g.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.36 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.37 sec.
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Bert_layer -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Bert_layer -reflow-float-conversion -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.37 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.38 sec.
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.55 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.56 sec.
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Bert_layer 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.53 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.54 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Bert_layer -mllvm -hls-db-dir -mllvm /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 6.82 sec.
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'Softmax_layer(float (*) [12], float (*) [12])' (kernel.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'Attention_layer(float (*) [64], float (*) [64], float (*) [12])' into 'Self_attention(float (*) [768], float (*) [768], float (*) [768], float (*) [768])' (kernel.cpp:138:0)
INFO: [HLS 214-178] Inlining function 'Softmax_layer(float (*) [12], float (*) [12])' into 'Self_attention(float (*) [768], float (*) [768], float (*) [768], float (*) [768])' (kernel.cpp:138:0)
INFO: [HLS 214-178] Inlining function 'Context_layer(float (*) [12], float (*) [64], float (*) [64])' into 'Self_attention(float (*) [768], float (*) [768], float (*) [768], float (*) [768])' (kernel.cpp:138:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'Layer_norm(float (*) [768], float*, float*, float (*) [768])' (kernel.cpp:221:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.143.152.162.172.182.192.202.212.279.289)' into 'fp_struct<double>::to_double() const (.140.149.159.169.179.189.199.209.276.286)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.140.149.159.169.179.189.199.209.276.286)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:416:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.332.342.351.362.371.382.391.402.411.422)' into 'fp_struct<float>::to_float() const (.329.339.348.359.368.379.388.399.408.419)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.329.339.348.359.368.379.388.399.408.419)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'exp_reduce_::expm1(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_nan<float>(char const*)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'tanhf' into 'std::tanh(float)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' into 'Gelu_layer(float (*) [3072], float (*) [3072])' (kernel.cpp:311:0)
INFO: [HLS 214-178] Inlining function 'std::tanh(float)' into 'Gelu_layer(float (*) [3072], float (*) [3072])' (kernel.cpp:311:0)
INFO: [HLS 214-178] Inlining function 'Linear_layer_ds0(float (*) [768], float (*) [768], float*, float (*) [768])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:380:0)
INFO: [HLS 214-178] Inlining function 'Res_layer(float (*) [768], float (*) [768], float (*) [768])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:380:0)
INFO: [HLS 214-178] Inlining function 'Linear_layer_ds1(float (*) [768], float (*) [768], float*, float (*) [3072])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:380:0)
INFO: [HLS 214-178] Inlining function 'Gelu_layer(float (*) [3072], float (*) [3072])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:380:0)
INFO: [HLS 214-178] Inlining function 'Linear_layer_ds2(float (*) [3072], float (*) [3072], float*, float (*) [768])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:380:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 12 seconds. CPU system time: 1.15 seconds. Elapsed time: 13.82 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 456.180 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Bert_layer -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.0.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 13.15 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 12.93 seconds. CPU system time: 0.2 seconds. Elapsed time: 13.27 seconds; current allocated memory: 712.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
Command           transform done; 13.55 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 1.08 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 14.19 seconds. CPU system time: 0.36 seconds. Elapsed time: 14.64 seconds; current allocated memory: 952.184 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.g.1.bc to /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.o.1.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'l_j7' (kernel.cpp:144) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_2' (kernel.cpp:55) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j2' (kernel.cpp:60) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j3' (kernel.cpp:72) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_1' (kernel.cpp:85) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_exp_sum_i4' (kernel.cpp:88) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_update_i5' (kernel.cpp:99) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_115_2' (kernel.cpp:115) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j6' (kernel.cpp:120) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j8' (kernel.cpp:160) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (kernel.cpp:23) in function 'Linear_layer_qkv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_S_k_0_k' (kernel.cpp:29) in function 'Linear_layer_qkv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j1' (kernel.cpp:40) in function 'Linear_layer_qkv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_1' (kernel.cpp:223) in function 'Layer_norm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_227_2' (kernel.cpp:227) in function 'Layer_norm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j12' (kernel.cpp:232) in function 'Layer_norm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_mean_var_i13' (kernel.cpp:244) in function 'Layer_norm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j13' (kernel.cpp:258) in function 'Layer_norm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_1' (kernel.cpp:223) in function 'Layer_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_227_2' (kernel.cpp:227) in function 'Layer_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j12' (kernel.cpp:232) in function 'Layer_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_mean_var_i13' (kernel.cpp:244) in function 'Layer_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j13' (kernel.cpp:258) in function 'Layer_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_2' (kernel.cpp:175) in function 'Bert_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_S_k_0_k3' (kernel.cpp:181) in function 'Bert_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j10' (kernel.cpp:192) in function 'Bert_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j11' (kernel.cpp:207) in function 'Bert_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_282_2' (kernel.cpp:282) in function 'Bert_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_S_k_0_k4' (kernel.cpp:288) in function 'Bert_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j15' (kernel.cpp:299) in function 'Bert_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j16' (kernel.cpp:313) in function 'Bert_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_335_2' (kernel.cpp:335) in function 'Bert_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_S_k_0_k5' (kernel.cpp:341) in function 'Bert_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j18' (kernel.cpp:352) in function 'Bert_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j11' (kernel.cpp:207) in function 'Bert_layer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j2' (kernel.cpp:60) in function 'Self_attention' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_exp_sum_i4' (kernel.cpp:88) in function 'Self_attention' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_update_i5' (kernel.cpp:99) in function 'Self_attention' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j6' (kernel.cpp:120) in function 'Self_attention' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_S_k_0_k1' (kernel.cpp:61) in function 'Self_attention' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'l_j4' (kernel.cpp:89) in function 'Self_attention' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j5' (kernel.cpp:100) in function 'Self_attention' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_S_k_0_k2' (kernel.cpp:121) in function 'Self_attention' completely with a factor of 12.
INFO: [XFORM 203-102] Partitioning array 'v79' (kernel.cpp:155) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
Command           transform done; 8.39 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:187:9) to (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
Command           transform done; 1.46 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9.28 seconds. CPU system time: 0.35 seconds. Elapsed time: 9.91 seconds; current allocated memory: 1.242 GB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_separate_i7' (kernel.cpp:143:32) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (kernel.cpp:54:29) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i2' (kernel.cpp:59:23) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_norm_i3' (kernel.cpp:71:23) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_114_1' (kernel.cpp:114:30) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i6' (kernel.cpp:119:23) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_merge_i8' (kernel.cpp:159:29) in function 'Self_attention'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_S_h_0_h' (kernel.cpp:140:11) in function 'Self_attention' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_1' (kernel.cpp:22:29) in function 'Linear_layer_qkv'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_j' (kernel.cpp:28:19) in function 'Linear_layer_qkv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i' (kernel.cpp:27:22) in function 'Linear_layer_qkv'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i1' (kernel.cpp:39:23) in function 'Linear_layer_qkv'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_sum_i12' (kernel.cpp:231:23) in function 'Layer_norm.1' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i14' (kernel.cpp:257:24) in function 'Layer_norm.1' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_sum_i12' (kernel.cpp:231:23) in function 'Layer_norm' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i14' (kernel.cpp:257:24) in function 'Layer_norm' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_174_1' (kernel.cpp:174:30) in function 'Bert_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_j9' (kernel.cpp:180:20) in function 'Bert_layer' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i9' (kernel.cpp:179:23) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i10' (kernel.cpp:191:24) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i11' (kernel.cpp:206:27) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_281_1' (kernel.cpp:281:30) in function 'Bert_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_j14' (kernel.cpp:287:21) in function 'Bert_layer' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i15' (kernel.cpp:286:24) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i16' (kernel.cpp:298:24) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i17' (kernel.cpp:312:27) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_334_1' (kernel.cpp:334:30) in function 'Bert_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_j17' (kernel.cpp:340:21) in function 'Bert_layer' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i18' (kernel.cpp:339:24) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i19' (kernel.cpp:351:24) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i11' (kernel.cpp:206:27) in function 'Bert_layer'.
INFO: [HLS 200-472] Inferring partial write operation for 'Q_h' (kernel.cpp:146:21)
INFO: [HLS 200-472] Inferring partial write operation for 'K_h' (kernel.cpp:148:21)
INFO: [HLS 200-472] Inferring partial write operation for 'V_h' (kernel.cpp:150:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v78' (kernel.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v78' (kernel.cpp:65:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v78' (kernel.cpp:75:19)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:86:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v78' (kernel.cpp:92:19)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:94:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v79[0]' (kernel.cpp:104:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v80' (kernel.cpp:116:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v80' (kernel.cpp:125:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v68' (kernel.cpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (kernel.cpp:24:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (kernel.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (kernel.cpp:44:18)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:224:16)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:228:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:234:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:239:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:247:15)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:250:16)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (kernel.cpp:255:14)
INFO: [HLS 200-472] Inferring partial write operation for 'v114' (kernel.cpp:270:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v224' (kernel.cpp:176:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v224' (kernel.cpp:185:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v224' (kernel.cpp:196:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v225' (kernel.cpp:211:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v227' (kernel.cpp:283:24)
INFO: [HLS 200-472] Inferring partial write operation for 'v227' (kernel.cpp:292:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v227' (kernel.cpp:303:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v228' (kernel.cpp:323:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v229' (kernel.cpp:336:24)
INFO: [HLS 200-472] Inferring partial write operation for 'v229' (kernel.cpp:345:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v229' (kernel.cpp:356:22)
Command           transform done; 8.3 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7.71 seconds. CPU system time: 0.24 seconds. Elapsed time: 8.3 seconds; current allocated memory: 1.836 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 46.14 sec.
Command       elaborate done; 83.77 sec.
Execute       ap_eval exec zip -j /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.42 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer' ...
Execute         ap_set_top_model Bert_layer 
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_VITIS_LOOP_223_1' to 'Layer_norm_1_Pipeline_VITIS_LOOP_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_VITIS_LOOP_227_2' to 'Layer_norm_1_Pipeline_VITIS_LOOP_227_2'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_l_j12' to 'Layer_norm_1_Pipeline_l_j12'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_l_mean_var_i13' to 'Layer_norm_1_Pipeline_l_mean_var_i13'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_l_j13' to 'Layer_norm_1_Pipeline_l_j13'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1' to 'Layer_norm_1'.
Execute         get_model_list Bert_layer -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Bert_layer 
Execute         preproc_iomode -model Layer_norm.1 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_l_j13 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_l_mean_var_i13 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_l_j12 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_VITIS_LOOP_227_2 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_VITIS_LOOP_223_1 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_bias_i19_l_j18 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_k_0_k5 
Execute         preproc_iomode -model Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 
Execute         preproc_iomode -model generic_tanh<float> 
Execute         preproc_iomode -model exp_generic<double> 
Execute         preproc_iomode -model pow_generic<double> 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_bias_i16_l_j15 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_k_0_k4 
Execute         preproc_iomode -model Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 
Execute         preproc_iomode -model Layer_norm 
Execute         preproc_iomode -model Layer_norm_Pipeline_l_j13 
Execute         preproc_iomode -model Layer_norm_Pipeline_l_mean_var_i13 
Execute         preproc_iomode -model Layer_norm_Pipeline_l_j12 
Execute         preproc_iomode -model Layer_norm_Pipeline_VITIS_LOOP_227_2 
Execute         preproc_iomode -model Layer_norm_Pipeline_VITIS_LOOP_223_1 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_bias_i10_l_j10 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_k_0_k3 
Execute         preproc_iomode -model Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 
Execute         preproc_iomode -model Self_attention 
Execute         preproc_iomode -model Self_attention_Pipeline_l_mh_merge_i8_l_j8 
Execute         preproc_iomode -model Self_attention_Pipeline_l_gemm_i6_l_j6 
Execute         preproc_iomode -model Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 
Execute         preproc_iomode -model Self_attention_Pipeline_l_update_i5 
Execute         preproc_iomode -model Self_attention_Pipeline_l_exp_sum_i4 
Execute         preproc_iomode -model Self_attention_Pipeline_VITIS_LOOP_85_1 
Execute         preproc_iomode -model Self_attention_Pipeline_l_norm_i3_l_j3 
Execute         preproc_iomode -model Self_attention_Pipeline_l_gemm_i2_l_j2 
Execute         preproc_iomode -model Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 
Execute         preproc_iomode -model Self_attention_Pipeline_l_mh_separate_i7_l_j7 
Execute         preproc_iomode -model Linear_layer_qkv 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_S_k_0_k 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         get_model_list Bert_layer -filter all-wo-channel 
INFO-FLOW: Model list for configure: Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 Linear_layer_qkv_Pipeline_l_S_k_0_k Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i7_l_j7 Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 Self_attention_Pipeline_l_gemm_i2_l_j2 Self_attention_Pipeline_l_norm_i3_l_j3 Self_attention_Pipeline_VITIS_LOOP_85_1 Self_attention_Pipeline_l_exp_sum_i4 Self_attention_Pipeline_l_update_i5 Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 Self_attention_Pipeline_l_gemm_i6_l_j6 Self_attention_Pipeline_l_mh_merge_i8_l_j8 Self_attention Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 Bert_layer_Pipeline_l_S_k_0_k3 Bert_layer_Pipeline_l_bias_i10_l_j10 Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 Layer_norm_Pipeline_VITIS_LOOP_223_1 Layer_norm_Pipeline_VITIS_LOOP_227_2 Layer_norm_Pipeline_l_j12 Layer_norm_Pipeline_l_mean_var_i13 Layer_norm_Pipeline_l_j13 Layer_norm Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 Bert_layer_Pipeline_l_S_k_0_k4 Bert_layer_Pipeline_l_bias_i16_l_j15 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 Bert_layer_Pipeline_l_S_k_0_k5 Bert_layer_Pipeline_l_bias_i19_l_j18 Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 Layer_norm.1_Pipeline_VITIS_LOOP_223_1 Layer_norm.1_Pipeline_VITIS_LOOP_227_2 Layer_norm.1_Pipeline_l_j12 Layer_norm.1_Pipeline_l_mean_var_i13 Layer_norm.1_Pipeline_l_j13 Layer_norm.1 Bert_layer
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_S_k_0_k ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_S_k_0_k 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_S_k_0_k 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
INFO-FLOW: Configuring Module : Linear_layer_qkv ...
Execute         set_default_model Linear_layer_qkv 
Execute         apply_spec_resource_limit Linear_layer_qkv 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_mh_separate_i7_l_j7 ...
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i7_l_j7 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_mh_separate_i7_l_j7 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 
Execute         apply_spec_resource_limit Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_gemm_i2_l_j2 ...
Execute         set_default_model Self_attention_Pipeline_l_gemm_i2_l_j2 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_gemm_i2_l_j2 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_norm_i3_l_j3 ...
Execute         set_default_model Self_attention_Pipeline_l_norm_i3_l_j3 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_norm_i3_l_j3 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_VITIS_LOOP_85_1 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_85_1 
Execute         apply_spec_resource_limit Self_attention_Pipeline_VITIS_LOOP_85_1 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_exp_sum_i4 ...
Execute         set_default_model Self_attention_Pipeline_l_exp_sum_i4 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_exp_sum_i4 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_update_i5 ...
Execute         set_default_model Self_attention_Pipeline_l_update_i5 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_update_i5 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 
Execute         apply_spec_resource_limit Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_gemm_i6_l_j6 ...
Execute         set_default_model Self_attention_Pipeline_l_gemm_i6_l_j6 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_gemm_i6_l_j6 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_mh_merge_i8_l_j8 ...
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i8_l_j8 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_mh_merge_i8_l_j8 
INFO-FLOW: Configuring Module : Self_attention ...
Execute         set_default_model Self_attention 
Execute         apply_spec_resource_limit Self_attention 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_k_0_k3 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k3 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_k_0_k3 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_bias_i10_l_j10 ...
Execute         set_default_model Bert_layer_Pipeline_l_bias_i10_l_j10 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_bias_i10_l_j10 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_VITIS_LOOP_223_1 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_223_1 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_VITIS_LOOP_223_1 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_VITIS_LOOP_227_2 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_227_2 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_VITIS_LOOP_227_2 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_l_j12 ...
Execute         set_default_model Layer_norm_Pipeline_l_j12 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_l_j12 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_l_mean_var_i13 ...
Execute         set_default_model Layer_norm_Pipeline_l_mean_var_i13 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_l_mean_var_i13 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_l_j13 ...
Execute         set_default_model Layer_norm_Pipeline_l_j13 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_l_j13 
INFO-FLOW: Configuring Module : Layer_norm ...
Execute         set_default_model Layer_norm 
Execute         apply_spec_resource_limit Layer_norm 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_k_0_k4 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k4 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_k_0_k4 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_bias_i16_l_j15 ...
Execute         set_default_model Bert_layer_Pipeline_l_bias_i16_l_j15 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_bias_i16_l_j15 
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : exp_generic<double> ...
Execute         set_default_model exp_generic<double> 
Execute         apply_spec_resource_limit exp_generic<double> 
INFO-FLOW: Configuring Module : generic_tanh<float> ...
Execute         set_default_model generic_tanh<float> 
Execute         apply_spec_resource_limit generic_tanh<float> 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_k_0_k5 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k5 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_k_0_k5 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_bias_i19_l_j18 ...
Execute         set_default_model Bert_layer_Pipeline_l_bias_i19_l_j18 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_bias_i19_l_j18 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_VITIS_LOOP_223_1 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_223_1 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_VITIS_LOOP_223_1 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_VITIS_LOOP_227_2 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_227_2 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_VITIS_LOOP_227_2 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_l_j12 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j12 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_l_j12 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_l_mean_var_i13 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_mean_var_i13 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_l_mean_var_i13 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_l_j13 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j13 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_l_j13 
INFO-FLOW: Configuring Module : Layer_norm.1 ...
Execute         set_default_model Layer_norm.1 
Execute         apply_spec_resource_limit Layer_norm.1 
INFO-FLOW: Configuring Module : Bert_layer ...
Execute         set_default_model Bert_layer 
Execute         apply_spec_resource_limit Bert_layer 
INFO-FLOW: Model list for preprocess: Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 Linear_layer_qkv_Pipeline_l_S_k_0_k Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i7_l_j7 Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 Self_attention_Pipeline_l_gemm_i2_l_j2 Self_attention_Pipeline_l_norm_i3_l_j3 Self_attention_Pipeline_VITIS_LOOP_85_1 Self_attention_Pipeline_l_exp_sum_i4 Self_attention_Pipeline_l_update_i5 Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 Self_attention_Pipeline_l_gemm_i6_l_j6 Self_attention_Pipeline_l_mh_merge_i8_l_j8 Self_attention Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 Bert_layer_Pipeline_l_S_k_0_k3 Bert_layer_Pipeline_l_bias_i10_l_j10 Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 Layer_norm_Pipeline_VITIS_LOOP_223_1 Layer_norm_Pipeline_VITIS_LOOP_227_2 Layer_norm_Pipeline_l_j12 Layer_norm_Pipeline_l_mean_var_i13 Layer_norm_Pipeline_l_j13 Layer_norm Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 Bert_layer_Pipeline_l_S_k_0_k4 Bert_layer_Pipeline_l_bias_i16_l_j15 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 Bert_layer_Pipeline_l_S_k_0_k5 Bert_layer_Pipeline_l_bias_i19_l_j18 Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 Layer_norm.1_Pipeline_VITIS_LOOP_223_1 Layer_norm.1_Pipeline_VITIS_LOOP_227_2 Layer_norm.1_Pipeline_l_j12 Layer_norm.1_Pipeline_l_mean_var_i13 Layer_norm.1_Pipeline_l_j13 Layer_norm.1 Bert_layer
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_S_k_0_k ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_S_k_0_k 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_S_k_0_k 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_S_k_0_k 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv ...
Execute         set_default_model Linear_layer_qkv 
Execute         cdfg_preprocess -model Linear_layer_qkv 
Execute         rtl_gen_preprocess Linear_layer_qkv 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_mh_separate_i7_l_j7 ...
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i7_l_j7 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_mh_separate_i7_l_j7 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_separate_i7_l_j7 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 
Execute         cdfg_preprocess -model Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_gemm_i2_l_j2 ...
Execute         set_default_model Self_attention_Pipeline_l_gemm_i2_l_j2 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_gemm_i2_l_j2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_gemm_i2_l_j2 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_norm_i3_l_j3 ...
Execute         set_default_model Self_attention_Pipeline_l_norm_i3_l_j3 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_norm_i3_l_j3 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_norm_i3_l_j3 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_VITIS_LOOP_85_1 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_85_1 
Execute         cdfg_preprocess -model Self_attention_Pipeline_VITIS_LOOP_85_1 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_85_1 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_exp_sum_i4 ...
Execute         set_default_model Self_attention_Pipeline_l_exp_sum_i4 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_exp_sum_i4 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_exp_sum_i4 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_update_i5 ...
Execute         set_default_model Self_attention_Pipeline_l_update_i5 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_update_i5 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_update_i5 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 
Execute         cdfg_preprocess -model Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_gemm_i6_l_j6 ...
Execute         set_default_model Self_attention_Pipeline_l_gemm_i6_l_j6 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_gemm_i6_l_j6 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_gemm_i6_l_j6 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_mh_merge_i8_l_j8 ...
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i8_l_j8 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_mh_merge_i8_l_j8 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_merge_i8_l_j8 
INFO-FLOW: Preprocessing Module: Self_attention ...
Execute         set_default_model Self_attention 
Execute         cdfg_preprocess -model Self_attention 
Execute         rtl_gen_preprocess Self_attention 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_k_0_k3 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k3 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_k_0_k3 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_k_0_k3 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_bias_i10_l_j10 ...
Execute         set_default_model Bert_layer_Pipeline_l_bias_i10_l_j10 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_bias_i10_l_j10 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_bias_i10_l_j10 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_VITIS_LOOP_223_1 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_223_1 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_VITIS_LOOP_223_1 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_223_1 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_VITIS_LOOP_227_2 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_227_2 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_VITIS_LOOP_227_2 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_227_2 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_l_j12 ...
Execute         set_default_model Layer_norm_Pipeline_l_j12 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_l_j12 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j12 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_l_mean_var_i13 ...
Execute         set_default_model Layer_norm_Pipeline_l_mean_var_i13 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_l_mean_var_i13 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_mean_var_i13 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_l_j13 ...
Execute         set_default_model Layer_norm_Pipeline_l_j13 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_l_j13 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j13 
INFO-FLOW: Preprocessing Module: Layer_norm ...
Execute         set_default_model Layer_norm 
Execute         cdfg_preprocess -model Layer_norm 
Execute         rtl_gen_preprocess Layer_norm 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_k_0_k4 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k4 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_k_0_k4 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_k_0_k4 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_bias_i16_l_j15 ...
Execute         set_default_model Bert_layer_Pipeline_l_bias_i16_l_j15 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_bias_i16_l_j15 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_bias_i16_l_j15 
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         cdfg_preprocess -model pow_generic<double> 
Execute         rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: exp_generic<double> ...
Execute         set_default_model exp_generic<double> 
Execute         cdfg_preprocess -model exp_generic<double> 
Execute         rtl_gen_preprocess exp_generic<double> 
INFO-FLOW: Preprocessing Module: generic_tanh<float> ...
Execute         set_default_model generic_tanh<float> 
Execute         cdfg_preprocess -model generic_tanh<float> 
Execute         rtl_gen_preprocess generic_tanh<float> 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_k_0_k5 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k5 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_k_0_k5 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_k_0_k5 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_bias_i19_l_j18 ...
Execute         set_default_model Bert_layer_Pipeline_l_bias_i19_l_j18 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_bias_i19_l_j18 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_bias_i19_l_j18 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_VITIS_LOOP_223_1 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_223_1 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_VITIS_LOOP_223_1 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_223_1 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_VITIS_LOOP_227_2 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_227_2 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_VITIS_LOOP_227_2 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_227_2 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_l_j12 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j12 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_l_j12 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j12 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_l_mean_var_i13 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_mean_var_i13 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_l_mean_var_i13 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_mean_var_i13 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_l_j13 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j13 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_l_j13 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j13 
INFO-FLOW: Preprocessing Module: Layer_norm.1 ...
Execute         set_default_model Layer_norm.1 
Execute         cdfg_preprocess -model Layer_norm.1 
Execute         rtl_gen_preprocess Layer_norm.1 
INFO-FLOW: Preprocessing Module: Bert_layer ...
Execute         set_default_model Bert_layer 
Execute         cdfg_preprocess -model Bert_layer 
Execute         rtl_gen_preprocess Bert_layer 
INFO-FLOW: Model list for synthesis: Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 Linear_layer_qkv_Pipeline_l_S_k_0_k Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i7_l_j7 Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 Self_attention_Pipeline_l_gemm_i2_l_j2 Self_attention_Pipeline_l_norm_i3_l_j3 Self_attention_Pipeline_VITIS_LOOP_85_1 Self_attention_Pipeline_l_exp_sum_i4 Self_attention_Pipeline_l_update_i5 Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 Self_attention_Pipeline_l_gemm_i6_l_j6 Self_attention_Pipeline_l_mh_merge_i8_l_j8 Self_attention Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 Bert_layer_Pipeline_l_S_k_0_k3 Bert_layer_Pipeline_l_bias_i10_l_j10 Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 Layer_norm_Pipeline_VITIS_LOOP_223_1 Layer_norm_Pipeline_VITIS_LOOP_227_2 Layer_norm_Pipeline_l_j12 Layer_norm_Pipeline_l_mean_var_i13 Layer_norm_Pipeline_l_j13 Layer_norm Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 Bert_layer_Pipeline_l_S_k_0_k4 Bert_layer_Pipeline_l_bias_i16_l_j15 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 Bert_layer_Pipeline_l_S_k_0_k5 Bert_layer_Pipeline_l_bias_i19_l_j18 Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 Layer_norm.1_Pipeline_VITIS_LOOP_223_1 Layer_norm.1_Pipeline_VITIS_LOOP_227_2 Layer_norm.1_Pipeline_l_j12 Layer_norm.1_Pipeline_l_mean_var_i13 Layer_norm.1_Pipeline_l_j13 Layer_norm.1 Bert_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         schedule -model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         bind -model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_S_k_0_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_S_k_0_k 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_S_k_0_k 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_qkv_Pipeline_l_S_k_0_k' (loop 'l_S_k_0_k'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v12_write_ln34', kernel.cpp:34) of variable 'v13', kernel.cpp:34 on local variable 'v12' and 'load' operation ('v12_load', kernel.cpp:34) on local variable 'v12'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_qkv_Pipeline_l_S_k_0_k' (loop 'l_S_k_0_k'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v12_write_ln34', kernel.cpp:34) of variable 'v13', kernel.cpp:34 on local variable 'v12' and 'load' operation ('v12_load', kernel.cpp:34) on local variable 'v12'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_qkv_Pipeline_l_S_k_0_k' (loop 'l_S_k_0_k'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v12_write_ln34', kernel.cpp:34) of variable 'v13', kernel.cpp:34 on local variable 'v12' and 'load' operation ('v12_load', kernel.cpp:34) on local variable 'v12'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_qkv_Pipeline_l_S_k_0_k' (loop 'l_S_k_0_k'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('v12_write_ln34', kernel.cpp:34) of variable 'v13', kernel.cpp:34 on local variable 'v12' and 'load' operation ('v12_load', kernel.cpp:34) on local variable 'v12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'l_S_k_0_k'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_S_k_0_k.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_S_k_0_k 
Execute         bind -model Linear_layer_qkv_Pipeline_l_S_k_0_k 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_S_k_0_k.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i1_l_j1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'l_bias_i1_l_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
Execute         bind -model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv 
Execute         schedule -model Linear_layer_qkv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv.
Execute         set_default_model Linear_layer_qkv 
Execute         bind -model Linear_layer_qkv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_mh_separate_i7_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i7_l_j7 
Execute         schedule -model Self_attention_Pipeline_l_mh_separate_i7_l_j7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'V_h'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'K_h'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Q_h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_mh_separate_i7_l_j7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'l_mh_separate_i7_l_j7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i7_l_j7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i7_l_j7.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_mh_separate_i7_l_j7.
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i7_l_j7 
Execute         bind -model Self_attention_Pipeline_l_mh_separate_i7_l_j7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i7_l_j7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i7_l_j7.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_mh_separate_i7_l_j7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 
Execute         schedule -model Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2.
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 
Execute         bind -model Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_gemm_i2_l_j2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_gemm_i2_l_j2 
Execute         schedule -model Self_attention_Pipeline_l_gemm_i2_l_j2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'K_h'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Q_h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_i2_l_j2'.
WARNING: [HLS 200-885] The II Violation in module 'Self_attention_Pipeline_l_gemm_i2_l_j2' (loop 'l_gemm_i2_l_j2'): Unable to schedule 'load' operation ('Q_h_load_16', kernel.cpp:59) on array 'Q_h' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Q_h'.
WARNING: [HLS 200-885] The II Violation in module 'Self_attention_Pipeline_l_gemm_i2_l_j2' (loop 'l_gemm_i2_l_j2'): Unable to schedule 'load' operation ('Q_h_load_33', kernel.cpp:59) on array 'Q_h' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Q_h'.
WARNING: [HLS 200-885] The II Violation in module 'Self_attention_Pipeline_l_gemm_i2_l_j2' (loop 'l_gemm_i2_l_j2'): Unable to schedule 'load' operation ('Q_h_load_50', kernel.cpp:59) on array 'Q_h' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Q_h'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 327, loop 'l_gemm_i2_l_j2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.78 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.84 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i2_l_j2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.2 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i2_l_j2.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_gemm_i2_l_j2.
Execute         set_default_model Self_attention_Pipeline_l_gemm_i2_l_j2 
Execute         bind -model Self_attention_Pipeline_l_gemm_i2_l_j2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.62 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.86 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i2_l_j2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.88 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i2_l_j2.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_gemm_i2_l_j2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_norm_i3_l_j3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_norm_i3_l_j3 
Execute         schedule -model Self_attention_Pipeline_l_norm_i3_l_j3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_norm_i3_l_j3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'l_norm_i3_l_j3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i3_l_j3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i3_l_j3.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_norm_i3_l_j3.
Execute         set_default_model Self_attention_Pipeline_l_norm_i3_l_j3 
Execute         bind -model Self_attention_Pipeline_l_norm_i3_l_j3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i3_l_j3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i3_l_j3.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_norm_i3_l_j3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_85_1 
Execute         schedule -model Self_attention_Pipeline_VITIS_LOOP_85_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_85_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_85_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_85_1.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_VITIS_LOOP_85_1.
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_85_1 
Execute         bind -model Self_attention_Pipeline_VITIS_LOOP_85_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_85_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_85_1.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_VITIS_LOOP_85_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_exp_sum_i4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_exp_sum_i4 
Execute         schedule -model Self_attention_Pipeline_l_exp_sum_i4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_exp_sum_i4'.
WARNING: [HLS 200-885] The II Violation in module 'Self_attention_Pipeline_l_exp_sum_i4' (loop 'l_exp_sum_i4'): Unable to schedule 'load' operation ('v78_load_2', kernel.cpp:90) on array 'v78' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'v78'.
WARNING: [HLS 200-885] The II Violation in module 'Self_attention_Pipeline_l_exp_sum_i4' (loop 'l_exp_sum_i4'): Unable to schedule 'load' operation ('v78_load_4', kernel.cpp:90) on array 'v78' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'v78'.
WARNING: [HLS 200-885] The II Violation in module 'Self_attention_Pipeline_l_exp_sum_i4' (loop 'l_exp_sum_i4'): Unable to schedule 'load' operation ('v78_load_6', kernel.cpp:90) on array 'v78' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'v78'.
WARNING: [HLS 200-885] The II Violation in module 'Self_attention_Pipeline_l_exp_sum_i4' (loop 'l_exp_sum_i4'): Unable to schedule 'load' operation ('v78_load_8', kernel.cpp:90) on array 'v78' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'v78'.
WARNING: [HLS 200-885] The II Violation in module 'Self_attention_Pipeline_l_exp_sum_i4' (loop 'l_exp_sum_i4'): Unable to schedule 'store' operation ('v78_addr_write_ln92', kernel.cpp:92) of variable 'v43_9', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 on array 'v78' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'v78'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 73, loop 'l_exp_sum_i4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i4.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_exp_sum_i4.
Execute         set_default_model Self_attention_Pipeline_l_exp_sum_i4 
Execute         bind -model Self_attention_Pipeline_l_exp_sum_i4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i4.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_exp_sum_i4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_update_i5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_update_i5 
Execute         schedule -model Self_attention_Pipeline_l_update_i5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_update_i5'.
WARNING: [HLS 200-885] The II Violation in module 'Self_attention_Pipeline_l_update_i5' (loop 'l_update_i5'): Unable to schedule 'load' operation ('v78_load_1', kernel.cpp:101) on array 'v78' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'v78'.
WARNING: [HLS 200-885] The II Violation in module 'Self_attention_Pipeline_l_update_i5' (loop 'l_update_i5'): Unable to schedule 'load' operation ('v78_load_3', kernel.cpp:101) on array 'v78' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'v78'.
WARNING: [HLS 200-885] The II Violation in module 'Self_attention_Pipeline_l_update_i5' (loop 'l_update_i5'): Unable to schedule 'load' operation ('v78_load_5', kernel.cpp:101) on array 'v78' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'v78'.
WARNING: [HLS 200-885] The II Violation in module 'Self_attention_Pipeline_l_update_i5' (loop 'l_update_i5'): Unable to schedule 'load' operation ('v78_load_7', kernel.cpp:101) on array 'v78' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'v78'.
WARNING: [HLS 200-885] The II Violation in module 'Self_attention_Pipeline_l_update_i5' (loop 'l_update_i5'): Unable to schedule 'load' operation ('v78_load_9', kernel.cpp:101) on array 'v78' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'v78'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 24, loop 'l_update_i5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i5.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_update_i5.
Execute         set_default_model Self_attention_Pipeline_l_update_i5 
Execute         bind -model Self_attention_Pipeline_l_update_i5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i5.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_update_i5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 
Execute         schedule -model Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_1_VITIS_LOOP_115_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_114_1_VITIS_LOOP_115_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2.
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 
Execute         bind -model Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_gemm_i6_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_gemm_i6_l_j6 
Execute         schedule -model Self_attention_Pipeline_l_gemm_i6_l_j6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'V_h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_i6_l_j6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 67, loop 'l_gemm_i6_l_j6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i6_l_j6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i6_l_j6.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_gemm_i6_l_j6.
Execute         set_default_model Self_attention_Pipeline_l_gemm_i6_l_j6 
Execute         bind -model Self_attention_Pipeline_l_gemm_i6_l_j6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i6_l_j6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i6_l_j6.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_gemm_i6_l_j6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_mh_merge_i8_l_j8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i8_l_j8 
Execute         schedule -model Self_attention_Pipeline_l_mh_merge_i8_l_j8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mh_merge_i8_l_j8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'l_mh_merge_i8_l_j8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i8_l_j8.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i8_l_j8.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_mh_merge_i8_l_j8.
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i8_l_j8 
Execute         bind -model Self_attention_Pipeline_l_mh_merge_i8_l_j8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i8_l_j8.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i8_l_j8.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_mh_merge_i8_l_j8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention 
Execute         schedule -model Self_attention 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention.
Execute         set_default_model Self_attention 
Execute         bind -model Self_attention 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.51 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention.bind.adb -f 
INFO-FLOW: Finish binding Self_attention.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 
Execute         schedule -model Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_174_1_VITIS_LOOP_175_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_174_1_VITIS_LOOP_175_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2.
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 
Execute         bind -model Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_k_0_k3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k3 
Execute         schedule -model Bert_layer_Pipeline_l_S_k_0_k3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k3'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_S_k_0_k3' (loop 'l_S_k_0_k3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v96_write_ln186', kernel.cpp:186) of variable 'v97', kernel.cpp:186 on local variable 'v96' and 'load' operation ('v96_load', kernel.cpp:186) on local variable 'v96'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_S_k_0_k3' (loop 'l_S_k_0_k3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v96_write_ln186', kernel.cpp:186) of variable 'v97', kernel.cpp:186 on local variable 'v96' and 'load' operation ('v96_load', kernel.cpp:186) on local variable 'v96'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_S_k_0_k3' (loop 'l_S_k_0_k3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v96_write_ln186', kernel.cpp:186) of variable 'v97', kernel.cpp:186 on local variable 'v96' and 'load' operation ('v96_load', kernel.cpp:186) on local variable 'v96'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_S_k_0_k3' (loop 'l_S_k_0_k3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('v96_write_ln186', kernel.cpp:186) of variable 'v97', kernel.cpp:186 on local variable 'v96' and 'load' operation ('v96_load', kernel.cpp:186) on local variable 'v96'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'l_S_k_0_k3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_k_0_k3.
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k3 
Execute         bind -model Bert_layer_Pipeline_l_S_k_0_k3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_k_0_k3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_bias_i10_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_bias_i10_l_j10 
Execute         schedule -model Bert_layer_Pipeline_l_bias_i10_l_j10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i10_l_j10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'l_bias_i10_l_j10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_bias_i10_l_j10.
Execute         set_default_model Bert_layer_Pipeline_l_bias_i10_l_j10 
Execute         bind -model Bert_layer_Pipeline_l_bias_i10_l_j10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_bias_i10_l_j10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 
Execute         schedule -model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i11_l_j11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'l_S_i_j_0_i11_l_j11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11.
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 
Execute         bind -model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_223_1 
Execute         schedule -model Layer_norm_Pipeline_VITIS_LOOP_223_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_223_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_223_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_223_1.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_VITIS_LOOP_223_1.
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_223_1 
Execute         bind -model Layer_norm_Pipeline_VITIS_LOOP_223_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_223_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_223_1.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_VITIS_LOOP_223_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_VITIS_LOOP_227_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_227_2 
Execute         schedule -model Layer_norm_Pipeline_VITIS_LOOP_227_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_227_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_227_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_227_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_227_2.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_VITIS_LOOP_227_2.
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_227_2 
Execute         bind -model Layer_norm_Pipeline_VITIS_LOOP_227_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_227_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_227_2.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_VITIS_LOOP_227_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_l_j12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_l_j12 
Execute         schedule -model Layer_norm_Pipeline_l_j12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j12'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j12' (loop 'l_j12'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v123_write_ln235', kernel.cpp:235) of variable 'v124', kernel.cpp:235 on local variable 'v123' and 'load' operation ('v123_load', kernel.cpp:235) on local variable 'v123'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j12' (loop 'l_j12'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v123_write_ln235', kernel.cpp:235) of variable 'v124', kernel.cpp:235 on local variable 'v123' and 'load' operation ('v123_load', kernel.cpp:235) on local variable 'v123'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j12' (loop 'l_j12'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v123_write_ln235', kernel.cpp:235) of variable 'v124', kernel.cpp:235 on local variable 'v123' and 'load' operation ('v123_load', kernel.cpp:235) on local variable 'v123'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j12' (loop 'l_j12'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('v123_write_ln235', kernel.cpp:235) of variable 'v124', kernel.cpp:235 on local variable 'v123' and 'load' operation ('v123_load', kernel.cpp:235) on local variable 'v123'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'l_j12'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j12.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j12.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_l_j12.
Execute         set_default_model Layer_norm_Pipeline_l_j12 
Execute         bind -model Layer_norm_Pipeline_l_j12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j12.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j12.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_l_j12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_l_mean_var_i13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_l_mean_var_i13 
Execute         schedule -model Layer_norm_Pipeline_l_mean_var_i13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_i13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'l_mean_var_i13'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i13.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i13.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_l_mean_var_i13.
Execute         set_default_model Layer_norm_Pipeline_l_mean_var_i13 
Execute         bind -model Layer_norm_Pipeline_l_mean_var_i13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i13.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i13.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_l_mean_var_i13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_l_j13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_l_j13 
Execute         schedule -model Layer_norm_Pipeline_l_j13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'l_j13'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j13.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j13.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_l_j13.
Execute         set_default_model Layer_norm_Pipeline_l_j13 
Execute         bind -model Layer_norm_Pipeline_l_j13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j13.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j13.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_l_j13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm 
Execute         schedule -model Layer_norm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.
Execute         set_default_model Layer_norm 
Execute         bind -model Layer_norm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 
Execute         schedule -model Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_1_VITIS_LOOP_282_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_281_1_VITIS_LOOP_282_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2.
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 
Execute         bind -model Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_k_0_k4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k4 
Execute         schedule -model Bert_layer_Pipeline_l_S_k_0_k4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k4'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_S_k_0_k4' (loop 'l_S_k_0_k4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v163_write_ln293', kernel.cpp:293) of variable 'v164', kernel.cpp:293 on local variable 'v163' and 'load' operation ('v163_load', kernel.cpp:293) on local variable 'v163'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_S_k_0_k4' (loop 'l_S_k_0_k4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v163_write_ln293', kernel.cpp:293) of variable 'v164', kernel.cpp:293 on local variable 'v163' and 'load' operation ('v163_load', kernel.cpp:293) on local variable 'v163'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_S_k_0_k4' (loop 'l_S_k_0_k4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v163_write_ln293', kernel.cpp:293) of variable 'v164', kernel.cpp:293 on local variable 'v163' and 'load' operation ('v163_load', kernel.cpp:293) on local variable 'v163'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_S_k_0_k4' (loop 'l_S_k_0_k4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('v163_write_ln293', kernel.cpp:293) of variable 'v164', kernel.cpp:293 on local variable 'v163' and 'load' operation ('v163_load', kernel.cpp:293) on local variable 'v163'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'l_S_k_0_k4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_k_0_k4.
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k4 
Execute         bind -model Bert_layer_Pipeline_l_S_k_0_k4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_k_0_k4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_bias_i16_l_j15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_bias_i16_l_j15 
Execute         schedule -model Bert_layer_Pipeline_l_bias_i16_l_j15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i16_l_j15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'l_bias_i16_l_j15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i16_l_j15.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i16_l_j15.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_bias_i16_l_j15.
Execute         set_default_model Bert_layer_Pipeline_l_bias_i16_l_j15 
Execute         bind -model Bert_layer_Pipeline_l_bias_i16_l_j15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i16_l_j15.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i16_l_j15.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_bias_i16_l_j15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pow_generic<double> 
Execute         schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 86, function 'pow_generic<double>'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'pow_generic_double_s' consists of the following:	'add' operation ('ret.V') [176]  (0 ns)
	'sub' operation ('ret.V') [183]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute         set_default_model pow_generic<double> 
Execute         bind -model pow_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.41 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model exp_generic<double> 
Execute         schedule -model exp_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 29, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp_generic<double>.
Execute         set_default_model exp_generic<double> 
Execute         bind -model exp_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding exp_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model generic_tanh<float> 
Execute         schedule -model generic_tanh<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, function 'generic_tanh<float>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_tanh<float>.
Execute         set_default_model generic_tanh<float> 
Execute         bind -model generic_tanh<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_tanh<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 
Execute         schedule -model Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i17_l_j16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 203, loop 'l_S_i_j_0_i17_l_j16'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16' consists of the following:	'call' operation ('tmp', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [54]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.43 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16.
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 
Execute         bind -model Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.54 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.64 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 
Execute         schedule -model Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_1_VITIS_LOOP_335_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_334_1_VITIS_LOOP_335_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2.
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 
Execute         bind -model Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_k_0_k5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k5 
Execute         schedule -model Bert_layer_Pipeline_l_S_k_0_k5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k5'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_S_k_0_k5' (loop 'l_S_k_0_k5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v195_write_ln346', kernel.cpp:346) of variable 'v196', kernel.cpp:346 on local variable 'v195' and 'load' operation ('v195_load', kernel.cpp:346) on local variable 'v195'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_S_k_0_k5' (loop 'l_S_k_0_k5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v195_write_ln346', kernel.cpp:346) of variable 'v196', kernel.cpp:346 on local variable 'v195' and 'load' operation ('v195_load', kernel.cpp:346) on local variable 'v195'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_S_k_0_k5' (loop 'l_S_k_0_k5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v195_write_ln346', kernel.cpp:346) of variable 'v196', kernel.cpp:346 on local variable 'v195' and 'load' operation ('v195_load', kernel.cpp:346) on local variable 'v195'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_S_k_0_k5' (loop 'l_S_k_0_k5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('v195_write_ln346', kernel.cpp:346) of variable 'v196', kernel.cpp:346 on local variable 'v195' and 'load' operation ('v195_load', kernel.cpp:346) on local variable 'v195'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'l_S_k_0_k5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_k_0_k5.
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k5 
Execute         bind -model Bert_layer_Pipeline_l_S_k_0_k5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_k_0_k5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_bias_i19_l_j18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_bias_i19_l_j18 
Execute         schedule -model Bert_layer_Pipeline_l_bias_i19_l_j18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i19_l_j18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'l_bias_i19_l_j18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i19_l_j18.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i19_l_j18.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_bias_i19_l_j18.
Execute         set_default_model Bert_layer_Pipeline_l_bias_i19_l_j18 
Execute         bind -model Bert_layer_Pipeline_l_bias_i19_l_j18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i19_l_j18.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i19_l_j18.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_bias_i19_l_j18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 
Execute         schedule -model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i11_l_j11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'l_S_i_j_0_i11_l_j11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117.
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 
Execute         bind -model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_223_1 
Execute         schedule -model Layer_norm.1_Pipeline_VITIS_LOOP_223_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_223_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_223_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_223_1.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_VITIS_LOOP_223_1.
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_223_1 
Execute         bind -model Layer_norm.1_Pipeline_VITIS_LOOP_223_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_223_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_223_1.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_VITIS_LOOP_223_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_VITIS_LOOP_227_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_227_2 
Execute         schedule -model Layer_norm.1_Pipeline_VITIS_LOOP_227_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_227_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_227_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_227_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_227_2.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_VITIS_LOOP_227_2.
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_227_2 
Execute         bind -model Layer_norm.1_Pipeline_VITIS_LOOP_227_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_227_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_227_2.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_VITIS_LOOP_227_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_l_j12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_l_j12 
Execute         schedule -model Layer_norm.1_Pipeline_l_j12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j12'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j12' (loop 'l_j12'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v123_write_ln235', kernel.cpp:235) of variable 'v124', kernel.cpp:235 on local variable 'v123' and 'load' operation ('v123_load', kernel.cpp:235) on local variable 'v123'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j12' (loop 'l_j12'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v123_write_ln235', kernel.cpp:235) of variable 'v124', kernel.cpp:235 on local variable 'v123' and 'load' operation ('v123_load', kernel.cpp:235) on local variable 'v123'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j12' (loop 'l_j12'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v123_write_ln235', kernel.cpp:235) of variable 'v124', kernel.cpp:235 on local variable 'v123' and 'load' operation ('v123_load', kernel.cpp:235) on local variable 'v123'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j12' (loop 'l_j12'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('v123_write_ln235', kernel.cpp:235) of variable 'v124', kernel.cpp:235 on local variable 'v123' and 'load' operation ('v123_load', kernel.cpp:235) on local variable 'v123'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'l_j12'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j12.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j12.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_l_j12.
Execute         set_default_model Layer_norm.1_Pipeline_l_j12 
Execute         bind -model Layer_norm.1_Pipeline_l_j12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j12.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j12.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_l_j12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_l_mean_var_i13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_l_mean_var_i13 
Execute         schedule -model Layer_norm.1_Pipeline_l_mean_var_i13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_i13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'l_mean_var_i13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i13.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i13.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_l_mean_var_i13.
Execute         set_default_model Layer_norm.1_Pipeline_l_mean_var_i13 
Execute         bind -model Layer_norm.1_Pipeline_l_mean_var_i13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i13.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i13.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_l_mean_var_i13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_l_j13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_l_j13 
Execute         schedule -model Layer_norm.1_Pipeline_l_j13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'l_j13'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j13.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j13.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_l_j13.
Execute         set_default_model Layer_norm.1_Pipeline_l_j13 
Execute         bind -model Layer_norm.1_Pipeline_l_j13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j13.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j13.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_l_j13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1 
Execute         schedule -model Layer_norm.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1.
Execute         set_default_model Layer_norm.1 
Execute         bind -model Layer_norm.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer 
Execute         schedule -model Bert_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer.
Execute         set_default_model Bert_layer 
Execute         bind -model Bert_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.68 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.63 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer.
Execute         get_model_list Bert_layer -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_S_k_0_k 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
Execute         rtl_gen_preprocess Linear_layer_qkv 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_separate_i7_l_j7 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_gemm_i2_l_j2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_norm_i3_l_j3 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_85_1 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_exp_sum_i4 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_update_i5 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_gemm_i6_l_j6 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_merge_i8_l_j8 
Execute         rtl_gen_preprocess Self_attention 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_k_0_k3 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_bias_i10_l_j10 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_223_1 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_227_2 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j12 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_mean_var_i13 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j13 
Execute         rtl_gen_preprocess Layer_norm 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_k_0_k4 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_bias_i16_l_j15 
Execute         rtl_gen_preprocess pow_generic<double> 
Execute         rtl_gen_preprocess exp_generic<double> 
Execute         rtl_gen_preprocess generic_tanh<float> 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_k_0_k5 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_bias_i19_l_j18 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_223_1 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_227_2 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j12 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_mean_var_i13 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j13 
Execute         rtl_gen_preprocess Layer_norm.1 
Execute         rtl_gen_preprocess Bert_layer 
INFO-FLOW: Model list for RTL generation: Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 Linear_layer_qkv_Pipeline_l_S_k_0_k Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i7_l_j7 Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 Self_attention_Pipeline_l_gemm_i2_l_j2 Self_attention_Pipeline_l_norm_i3_l_j3 Self_attention_Pipeline_VITIS_LOOP_85_1 Self_attention_Pipeline_l_exp_sum_i4 Self_attention_Pipeline_l_update_i5 Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 Self_attention_Pipeline_l_gemm_i6_l_j6 Self_attention_Pipeline_l_mh_merge_i8_l_j8 Self_attention Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 Bert_layer_Pipeline_l_S_k_0_k3 Bert_layer_Pipeline_l_bias_i10_l_j10 Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 Layer_norm_Pipeline_VITIS_LOOP_223_1 Layer_norm_Pipeline_VITIS_LOOP_227_2 Layer_norm_Pipeline_l_j12 Layer_norm_Pipeline_l_mean_var_i13 Layer_norm_Pipeline_l_j13 Layer_norm Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 Bert_layer_Pipeline_l_S_k_0_k4 Bert_layer_Pipeline_l_bias_i16_l_j15 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 Bert_layer_Pipeline_l_S_k_0_k5 Bert_layer_Pipeline_l_bias_i19_l_j18 Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 Layer_norm.1_Pipeline_VITIS_LOOP_223_1 Layer_norm.1_Pipeline_VITIS_LOOP_227_2 Layer_norm.1_Pipeline_l_j12 Layer_norm.1_Pipeline_l_mean_var_i13 Layer_norm.1_Pipeline_l_j13 Layer_norm.1 Bert_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline 'VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.77 seconds; current allocated memory: 1.836 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         gen_rtl Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_S_k_0_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_S_k_0_k -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_S_k_0_k' pipeline 'l_S_k_0_k' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_S_k_0_k'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.836 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_S_k_0_k -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_S_k_0_k 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_S_k_0_k -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_S_k_0_k 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_S_k_0_k -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_S_k_0_k_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_S_k_0_k -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_S_k_0_k_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_S_k_0_k -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_S_k_0_k -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_S_k_0_k -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_S_k_0_k -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1' pipeline 'l_bias_i1_l_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.836 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.836 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv 
Execute         gen_rtl Linear_layer_qkv -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv 
Execute         syn_report -csynth -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Linear_layer_qkv_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Linear_layer_qkv_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model Linear_layer_qkv -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.adb 
Execute         db_write -model Linear_layer_qkv -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_mh_separate_i7_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_mh_separate_i7_l_j7 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i7_l_j7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_mh_separate_i7_l_j7' pipeline 'l_mh_separate_i7_l_j7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_mh_separate_i7_l_j7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.836 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_mh_separate_i7_l_j7 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_mh_separate_i7_l_j7 
Execute         gen_rtl Self_attention_Pipeline_l_mh_separate_i7_l_j7 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_mh_separate_i7_l_j7 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_mh_separate_i7_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_separate_i7_l_j7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_mh_separate_i7_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_separate_i7_l_j7_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_mh_separate_i7_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i7_l_j7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_mh_separate_i7_l_j7 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i7_l_j7.adb 
Execute         db_write -model Self_attention_Pipeline_l_mh_separate_i7_l_j7 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_mh_separate_i7_l_j7 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i7_l_j7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2' pipeline 'VITIS_LOOP_54_1_VITIS_LOOP_55_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.836 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 
Execute         syn_report -csynth -model Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2.adb 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_gemm_i2_l_j2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_gemm_i2_l_j2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i2_l_j2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_gemm_i2_l_j2' pipeline 'l_gemm_i2_l_j2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Self_attention_Pipeline_l_gemm_i2_l_j2' is 35047 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_gemm_i2_l_j2'.
Command         create_rtl_model done; 0.49 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.836 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_gemm_i2_l_j2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_gemm_i2_l_j2 
Execute         gen_rtl Self_attention_Pipeline_l_gemm_i2_l_j2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_gemm_i2_l_j2 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_gemm_i2_l_j2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_gemm_i2_l_j2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.37 sec.
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_gemm_i2_l_j2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_gemm_i2_l_j2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_gemm_i2_l_j2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i2_l_j2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.08 sec.
Execute         db_write -model Self_attention_Pipeline_l_gemm_i2_l_j2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i2_l_j2.adb 
Command         db_write done; 0.25 sec.
Execute         db_write -model Self_attention_Pipeline_l_gemm_i2_l_j2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_gemm_i2_l_j2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i2_l_j2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_norm_i3_l_j3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_norm_i3_l_j3 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i3_l_j3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_norm_i3_l_j3' pipeline 'l_norm_i3_l_j3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_norm_i3_l_j3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.28 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_norm_i3_l_j3 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_norm_i3_l_j3 
Execute         gen_rtl Self_attention_Pipeline_l_norm_i3_l_j3 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_norm_i3_l_j3 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_norm_i3_l_j3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_norm_i3_l_j3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_norm_i3_l_j3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_norm_i3_l_j3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_norm_i3_l_j3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i3_l_j3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_norm_i3_l_j3 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i3_l_j3.adb 
Execute         db_write -model Self_attention_Pipeline_l_norm_i3_l_j3 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_norm_i3_l_j3 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i3_l_j3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_VITIS_LOOP_85_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_85_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_85_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_85_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_85_1 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_85_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_85_1 
Execute         syn_report -csynth -model Self_attention_Pipeline_VITIS_LOOP_85_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_85_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_VITIS_LOOP_85_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_85_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_VITIS_LOOP_85_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_85_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_85_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_85_1.adb 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_85_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_VITIS_LOOP_85_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_85_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_exp_sum_i4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_exp_sum_i4 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_exp_sum_i4' pipeline 'l_exp_sum_i4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_exp_sum_i4'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_exp_sum_i4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_exp_sum_i4 
Execute         gen_rtl Self_attention_Pipeline_l_exp_sum_i4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_exp_sum_i4 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_exp_sum_i4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_exp_sum_i4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_exp_sum_i4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_exp_sum_i4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_exp_sum_i4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -model Self_attention_Pipeline_l_exp_sum_i4 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i4.adb 
Execute         db_write -model Self_attention_Pipeline_l_exp_sum_i4 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_exp_sum_i4 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_update_i5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_update_i5 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_update_i5' pipeline 'l_update_i5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_update_i5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_update_i5 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_update_i5 
Execute         gen_rtl Self_attention_Pipeline_l_update_i5 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_update_i5 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_update_i5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_update_i5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_update_i5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_update_i5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_update_i5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model Self_attention_Pipeline_l_update_i5 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i5.adb 
Execute         db_write -model Self_attention_Pipeline_l_update_i5 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_update_i5 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2' pipeline 'VITIS_LOOP_114_1_VITIS_LOOP_115_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 
Execute         syn_report -csynth -model Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2.adb 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_gemm_i6_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_gemm_i6_l_j6 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i6_l_j6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_gemm_i6_l_j6' pipeline 'l_gemm_i6_l_j6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Self_attention_Pipeline_l_gemm_i6_l_j6' is 15591 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_gemm_i6_l_j6'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_gemm_i6_l_j6 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_gemm_i6_l_j6 
Execute         gen_rtl Self_attention_Pipeline_l_gemm_i6_l_j6 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_gemm_i6_l_j6 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_gemm_i6_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_gemm_i6_l_j6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_gemm_i6_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_gemm_i6_l_j6_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_gemm_i6_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i6_l_j6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.3 sec.
Execute         db_write -model Self_attention_Pipeline_l_gemm_i6_l_j6 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i6_l_j6.adb 
Execute         db_write -model Self_attention_Pipeline_l_gemm_i6_l_j6 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_gemm_i6_l_j6 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i6_l_j6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_mh_merge_i8_l_j8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_mh_merge_i8_l_j8 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i8_l_j8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_mh_merge_i8_l_j8' pipeline 'l_mh_merge_i8_l_j8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_mh_merge_i8_l_j8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_mh_merge_i8_l_j8 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_mh_merge_i8_l_j8 
Execute         gen_rtl Self_attention_Pipeline_l_mh_merge_i8_l_j8 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_mh_merge_i8_l_j8 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_mh_merge_i8_l_j8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_merge_i8_l_j8_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_mh_merge_i8_l_j8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_merge_i8_l_j8_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_mh_merge_i8_l_j8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i8_l_j8.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_mh_merge_i8_l_j8 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i8_l_j8.adb 
Execute         db_write -model Self_attention_Pipeline_l_mh_merge_i8_l_j8 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_mh_merge_i8_l_j8 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i8_l_j8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Self_attention/grp_fu_1138_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention 
Execute         gen_rtl Self_attention -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention 
Execute         syn_report -csynth -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Self_attention_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.65 sec.
Execute         db_write -model Self_attention -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention.adb 
Execute         db_write -model Self_attention -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2' pipeline 'VITIS_LOOP_174_1_VITIS_LOOP_175_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 
Execute         syn_report -csynth -model Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2.adb 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_k_0_k3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_k_0_k3 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_k_0_k3' pipeline 'l_S_k_0_k3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_k_0_k3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_k_0_k3 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k3 
Execute         gen_rtl Bert_layer_Pipeline_l_S_k_0_k3 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k3 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_k_0_k3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_k_0_k3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_k_0_k3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_k_0_k3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_k_0_k3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_S_k_0_k3 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_k_0_k3 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_k_0_k3 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_bias_i10_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_bias_i10_l_j10 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_bias_i10_l_j10' pipeline 'l_bias_i10_l_j10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_bias_i10_l_j10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_bias_i10_l_j10 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_bias_i10_l_j10 
Execute         gen_rtl Bert_layer_Pipeline_l_bias_i10_l_j10 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_bias_i10_l_j10 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_bias_i10_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_bias_i10_l_j10_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_bias_i10_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_bias_i10_l_j10_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_bias_i10_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_bias_i10_l_j10 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.adb 
Execute         db_write -model Bert_layer_Pipeline_l_bias_i10_l_j10 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_bias_i10_l_j10 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11' pipeline 'l_S_i_j_0_i11_l_j11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_VITIS_LOOP_223_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_223_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_VITIS_LOOP_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_223_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_223_1 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_223_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_223_1 
Execute         syn_report -csynth -model Layer_norm_Pipeline_VITIS_LOOP_223_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_223_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_VITIS_LOOP_223_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_223_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_VITIS_LOOP_223_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_223_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_223_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_223_1.adb 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_223_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm_Pipeline_VITIS_LOOP_223_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_223_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_VITIS_LOOP_227_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_VITIS_LOOP_227_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_227_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_VITIS_LOOP_227_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_227_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_227_2 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_227_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_227_2 
Execute         syn_report -csynth -model Layer_norm_Pipeline_VITIS_LOOP_227_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_227_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_VITIS_LOOP_227_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_227_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_VITIS_LOOP_227_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_227_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_227_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_227_2.adb 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_227_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm_Pipeline_VITIS_LOOP_227_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_227_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_l_j12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_l_j12 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_Pipeline_l_j12' pipeline 'l_j12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_l_j12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_l_j12 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_l_j12 
Execute         gen_rtl Layer_norm_Pipeline_l_j12 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_l_j12 
Execute         syn_report -csynth -model Layer_norm_Pipeline_l_j12 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j12_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_l_j12 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j12_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_l_j12 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j12.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_l_j12 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j12.adb 
Execute         db_write -model Layer_norm_Pipeline_l_j12 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm_Pipeline_l_j12 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_l_mean_var_i13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_l_mean_var_i13 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_Pipeline_l_mean_var_i13' pipeline 'l_mean_var_i13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_l_mean_var_i13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_l_mean_var_i13 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_l_mean_var_i13 
Execute         gen_rtl Layer_norm_Pipeline_l_mean_var_i13 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_l_mean_var_i13 
Execute         syn_report -csynth -model Layer_norm_Pipeline_l_mean_var_i13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_mean_var_i13_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_l_mean_var_i13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_mean_var_i13_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_l_mean_var_i13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i13.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_l_mean_var_i13 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i13.adb 
Execute         db_write -model Layer_norm_Pipeline_l_mean_var_i13 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm_Pipeline_l_mean_var_i13 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_l_j13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_l_j13 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_Pipeline_l_j13' pipeline 'l_j13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_l_j13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_l_j13 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_l_j13 
Execute         gen_rtl Layer_norm_Pipeline_l_j13 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_l_j13 
Execute         syn_report -csynth -model Layer_norm_Pipeline_l_j13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j13_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_l_j13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j13_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_l_j13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j13.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_l_j13 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j13.adb 
Execute         db_write -model Layer_norm_Pipeline_l_j13 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm_Pipeline_l_j13 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer_norm/grp_fu_1138_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm 
Execute         gen_rtl Layer_norm -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm 
Execute         syn_report -csynth -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model Layer_norm -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm.adb 
Execute         db_write -model Layer_norm -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2' pipeline 'VITIS_LOOP_281_1_VITIS_LOOP_282_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 
Execute         syn_report -csynth -model Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2.adb 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_k_0_k4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_k_0_k4 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_k_0_k4' pipeline 'l_S_k_0_k4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_k_0_k4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_k_0_k4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k4 
Execute         gen_rtl Bert_layer_Pipeline_l_S_k_0_k4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k4 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_k_0_k4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_k_0_k4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_k_0_k4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_k_0_k4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_k_0_k4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_S_k_0_k4 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_k_0_k4 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_k_0_k4 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_bias_i16_l_j15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_bias_i16_l_j15 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i16_l_j15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_bias_i16_l_j15' pipeline 'l_bias_i16_l_j15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_bias_i16_l_j15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_bias_i16_l_j15 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_bias_i16_l_j15 
Execute         gen_rtl Bert_layer_Pipeline_l_bias_i16_l_j15 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_bias_i16_l_j15 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_bias_i16_l_j15 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_bias_i16_l_j15_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_bias_i16_l_j15 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_bias_i16_l_j15_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_bias_i16_l_j15 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i16_l_j15.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_bias_i16_l_j15 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i16_l_j15.adb 
Execute         db_write -model Bert_layer_Pipeline_l_bias_i16_l_j15 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_bias_i16_l_j15 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i16_l_j15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pow_generic<double> -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 12308 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_73ns_6ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77ns_6ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_54ns_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_55ns_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_82ns_6ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_87ns_6ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_92ns_6ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
Command         create_rtl_model done; 0.78 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_pow_generic_double_s 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_pow_generic_double_s 
Execute         syn_report -csynth -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/pow_generic_double_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         syn_report -rtlxml -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/pow_generic_double_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.53 sec.
Execute         db_write -model pow_generic<double> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.adb 
Command         db_write done; 0.16 sec.
Execute         db_write -model pow_generic<double> -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pow_generic<double> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model exp_generic<double> -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrapcA' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_generic_double_s' pipeline 'exp_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl exp_generic<double> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_exp_generic_double_s 
Execute         gen_rtl exp_generic<double> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_exp_generic_double_s 
Execute         syn_report -csynth -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/exp_generic_double_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/exp_generic_double_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.28 sec.
Execute         db_write -model exp_generic<double> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.adb 
Execute         db_write -model exp_generic<double> -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info exp_generic<double> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model generic_tanh<float> -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_tanh_float_s' pipeline 'generic_tanh<float>' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fdiv_32ns_32ns_32_16_no_dsp_1' is changed to 'fdiv_32ns_32ns_32_16_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fptrunc_64ns_32_2_no_dsp_1' is changed to 'fptrunc_64ns_32_2_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fpext_32ns_64_2_no_dsp_1' is changed to 'fpext_32ns_64_2_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'dadd_64ns_64ns_64_7_full_dsp_1' is changed to 'dadd_64ns_64ns_64_7_full_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
Command         create_rtl_model done; 0.73 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.899 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl generic_tanh<float> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_generic_tanh_float_s 
Execute         gen_rtl generic_tanh<float> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_generic_tanh_float_s 
Execute         syn_report -csynth -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/generic_tanh_float_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/generic_tanh_float_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.36 sec.
Execute         db_write -model generic_tanh<float> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.adb 
Execute         db_write -model generic_tanh<float> -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info generic_tanh<float> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16' pipeline 'l_S_i_j_0_i17_l_j16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16' is 19783 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16'.
Command         create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.67 sec.
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2' pipeline 'VITIS_LOOP_334_1_VITIS_LOOP_335_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 
Execute         syn_report -csynth -model Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2.adb 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_k_0_k5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_k_0_k5 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_k_0_k5' pipeline 'l_S_k_0_k5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_k_0_k5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_k_0_k5 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k5 
Execute         gen_rtl Bert_layer_Pipeline_l_S_k_0_k5 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k5 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_k_0_k5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_k_0_k5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_k_0_k5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_k_0_k5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_k_0_k5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_S_k_0_k5 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_k_0_k5 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_k_0_k5 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_bias_i19_l_j18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_bias_i19_l_j18 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i19_l_j18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_bias_i19_l_j18' pipeline 'l_bias_i19_l_j18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_bias_i19_l_j18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_bias_i19_l_j18 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_bias_i19_l_j18 
Execute         gen_rtl Bert_layer_Pipeline_l_bias_i19_l_j18 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_bias_i19_l_j18 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_bias_i19_l_j18 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_bias_i19_l_j18_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_bias_i19_l_j18 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_bias_i19_l_j18_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_bias_i19_l_j18 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i19_l_j18.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_bias_i19_l_j18 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i19_l_j18.adb 
Execute         db_write -model Bert_layer_Pipeline_l_bias_i19_l_j18 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_bias_i19_l_j18 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i19_l_j18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117' pipeline 'l_S_i_j_0_i11_l_j11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_VITIS_LOOP_223_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_223_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_VITIS_LOOP_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_223_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_223_1 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_223_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_223_1 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_VITIS_LOOP_223_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_223_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_VITIS_LOOP_223_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_223_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_VITIS_LOOP_223_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_223_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_223_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_223_1.adb 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_223_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1_Pipeline_VITIS_LOOP_223_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_223_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_VITIS_LOOP_227_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_VITIS_LOOP_227_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_227_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_VITIS_LOOP_227_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_227_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_227_2 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_227_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_227_2 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_VITIS_LOOP_227_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_227_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_VITIS_LOOP_227_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_227_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_VITIS_LOOP_227_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_227_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_227_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_227_2.adb 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_227_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1_Pipeline_VITIS_LOOP_227_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_227_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_l_j12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_l_j12 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_1_Pipeline_l_j12' pipeline 'l_j12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_l_j12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j12 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_l_j12 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j12 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_l_j12 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_l_j12 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j12_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_l_j12 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j12_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_l_j12 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j12.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_l_j12 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j12.adb 
Execute         db_write -model Layer_norm.1_Pipeline_l_j12 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1_Pipeline_l_j12 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_l_mean_var_i13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_l_mean_var_i13 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_1_Pipeline_l_mean_var_i13' pipeline 'l_mean_var_i13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_l_mean_var_i13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_l_mean_var_i13 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_l_mean_var_i13 
Execute         gen_rtl Layer_norm.1_Pipeline_l_mean_var_i13 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_l_mean_var_i13 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_l_mean_var_i13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_mean_var_i13_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_l_mean_var_i13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_mean_var_i13_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_l_mean_var_i13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i13.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_l_mean_var_i13 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i13.adb 
Execute         db_write -model Layer_norm.1_Pipeline_l_mean_var_i13 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1_Pipeline_l_mean_var_i13 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_l_j13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_l_j13 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_1_Pipeline_l_j13' pipeline 'l_j13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_l_j13'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j13 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_l_j13 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j13 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_l_j13 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_l_j13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j13_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_l_j13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j13_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_l_j13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j13.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_l_j13 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j13.adb 
Execute         db_write -model Layer_norm.1_Pipeline_l_j13 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1_Pipeline_l_j13 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer_norm_1/grp_fu_1138_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1 
Execute         gen_rtl Layer_norm.1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1 
Execute         syn_report -csynth -model Layer_norm.1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Layer_norm_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model Layer_norm.1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.adb 
Execute         db_write -model Layer_norm.1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer -top_prefix  -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v202' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v203' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v204' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v205' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v206' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v207' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v208' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v211' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v213' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v215' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v217' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v219' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer'.
Command         create_rtl_model done; 0.7 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer -istop -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/vhdl/Bert_layer 
Execute         gen_rtl Bert_layer -istop -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/verilog/Bert_layer 
Execute         syn_report -csynth -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/Bert_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.84 sec.
Execute         db_write -model Bert_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.adb 
Execute         db_write -model Bert_layer -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer 
Execute         export_constraint_db -f -tool general -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         syn_report -designview -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.design.xml 
Command         syn_report done; 1.66 sec.
Execute         syn_report -csynthDesign -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks Bert_layer 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain Bert_layer 
INFO-FLOW: Model list for RTL component generation: Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 Linear_layer_qkv_Pipeline_l_S_k_0_k Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i7_l_j7 Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 Self_attention_Pipeline_l_gemm_i2_l_j2 Self_attention_Pipeline_l_norm_i3_l_j3 Self_attention_Pipeline_VITIS_LOOP_85_1 Self_attention_Pipeline_l_exp_sum_i4 Self_attention_Pipeline_l_update_i5 Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 Self_attention_Pipeline_l_gemm_i6_l_j6 Self_attention_Pipeline_l_mh_merge_i8_l_j8 Self_attention Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 Bert_layer_Pipeline_l_S_k_0_k3 Bert_layer_Pipeline_l_bias_i10_l_j10 Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 Layer_norm_Pipeline_VITIS_LOOP_223_1 Layer_norm_Pipeline_VITIS_LOOP_227_2 Layer_norm_Pipeline_l_j12 Layer_norm_Pipeline_l_mean_var_i13 Layer_norm_Pipeline_l_j13 Layer_norm Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 Bert_layer_Pipeline_l_S_k_0_k4 Bert_layer_Pipeline_l_bias_i16_l_j15 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 Bert_layer_Pipeline_l_S_k_0_k5 Bert_layer_Pipeline_l_bias_i19_l_j18 Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 Layer_norm.1_Pipeline_VITIS_LOOP_223_1 Layer_norm.1_Pipeline_VITIS_LOOP_227_2 Layer_norm.1_Pipeline_l_j12 Layer_norm.1_Pipeline_l_mean_var_i13 Layer_norm.1_Pipeline_l_j13 Layer_norm.1 Bert_layer
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_S_k_0_k] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_bias_i1_l_j1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_mh_separate_i7_l_j7] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i7_l_j7.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_gemm_i2_l_j2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i2_l_j2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_norm_i3_l_j3] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i3_l_j3.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_VITIS_LOOP_85_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_85_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_exp_sum_i4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i4.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1.
INFO-FLOW: Append model Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_update_i5] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i5.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_gemm_i6_l_j6] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i6_l_j6.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_mh_merge_i8_l_j8] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i8_l_j8.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO-FLOW: Found component Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_v78_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_v78_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_v80_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_v80_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_k_0_k3] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_bias_i10_l_j10] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_VITIS_LOOP_223_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_223_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_VITIS_LOOP_227_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_227_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_l_j12] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j12.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_l_mean_var_i13] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i13.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_l_j13] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j13.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
INFO-FLOW: Found component Bert_layer_Layer_norm_mean_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Layer_norm_mean_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Layer_norm_var_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Layer_norm_var_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_k_0_k4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_bias_i16_l_j15] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i16_l_j15.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mul_54s_6ns_54_5_1.
INFO-FLOW: Append model Bert_layer_mul_54s_6ns_54_5_1
INFO-FLOW: Found component Bert_layer_mul_71ns_4ns_75_5_1.
INFO-FLOW: Append model Bert_layer_mul_71ns_4ns_75_5_1
INFO-FLOW: Found component Bert_layer_mul_73ns_6ns_79_5_1.
INFO-FLOW: Append model Bert_layer_mul_73ns_6ns_79_5_1
INFO-FLOW: Found component Bert_layer_mul_83ns_6ns_89_5_1.
INFO-FLOW: Append model Bert_layer_mul_83ns_6ns_89_5_1
INFO-FLOW: Found component Bert_layer_mul_92ns_6ns_98_5_1.
INFO-FLOW: Append model Bert_layer_mul_92ns_6ns_98_5_1
INFO-FLOW: Found component Bert_layer_mul_87ns_6ns_93_5_1.
INFO-FLOW: Append model Bert_layer_mul_87ns_6ns_93_5_1
INFO-FLOW: Found component Bert_layer_mul_82ns_6ns_88_5_1.
INFO-FLOW: Append model Bert_layer_mul_82ns_6ns_88_5_1
INFO-FLOW: Found component Bert_layer_mul_77ns_6ns_83_5_1.
INFO-FLOW: Append model Bert_layer_mul_77ns_6ns_83_5_1
INFO-FLOW: Found component Bert_layer_mul_12s_80ns_90_5_1.
INFO-FLOW: Append model Bert_layer_mul_12s_80ns_90_5_1
INFO-FLOW: Found component Bert_layer_mul_40ns_40ns_80_2_1.
INFO-FLOW: Append model Bert_layer_mul_40ns_40ns_80_2_1
INFO-FLOW: Found component Bert_layer_mul_77s_54ns_130_5_1.
INFO-FLOW: Append model Bert_layer_mul_77s_54ns_130_5_1
INFO-FLOW: Found component Bert_layer_mul_77s_55ns_130_5_1.
INFO-FLOW: Append model Bert_layer_mul_77s_55ns_130_5_1
INFO-FLOW: Found component Bert_layer_mul_13s_71s_71_5_1.
INFO-FLOW: Append model Bert_layer_mul_13s_71s_71_5_1
INFO-FLOW: Found component Bert_layer_mul_43ns_36ns_79_3_1.
INFO-FLOW: Append model Bert_layer_mul_43ns_36ns_79_3_1
INFO-FLOW: Found component Bert_layer_mul_49ns_44ns_93_5_1.
INFO-FLOW: Append model Bert_layer_mul_49ns_44ns_93_5_1
INFO-FLOW: Found component Bert_layer_mul_50ns_50ns_100_5_1.
INFO-FLOW: Append model Bert_layer_mul_50ns_50ns_100_5_1
INFO-FLOW: Found component Bert_layer_mac_muladd_16s_15ns_19s_31_4_1.
INFO-FLOW: Append model Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
INFO-FLOW: Handling components in module [exp_generic_double_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO-FLOW: Handling components in module [generic_tanh_float_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
INFO-FLOW: Found component Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
INFO-FLOW: Found component Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fpext_32ns_64_2_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fpext_32ns_64_2_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x.
INFO-FLOW: Append model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16.compgen.tcl 
INFO-FLOW: Found component Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1.
INFO-FLOW: Append model Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_k_0_k5] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_bias_i19_l_j18] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i19_l_j18.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_VITIS_LOOP_223_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_223_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_VITIS_LOOP_227_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_227_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_l_j12] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j12.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_l_mean_var_i13] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i13.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_l_j13] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j13.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.compgen.tcl 
INFO-FLOW: Handling components in module [Bert_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO-FLOW: Found component Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component Bert_layer_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1.
INFO-FLOW: Append model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: Found component Bert_layer_v220_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v220_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v223_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v223_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v227_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v227_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v228_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v228_RAM_AUTO_1R1W
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_S_k_0_k
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1
INFO-FLOW: Append model Linear_layer_qkv
INFO-FLOW: Append model Self_attention_Pipeline_l_mh_separate_i7_l_j7
INFO-FLOW: Append model Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2
INFO-FLOW: Append model Self_attention_Pipeline_l_gemm_i2_l_j2
INFO-FLOW: Append model Self_attention_Pipeline_l_norm_i3_l_j3
INFO-FLOW: Append model Self_attention_Pipeline_VITIS_LOOP_85_1
INFO-FLOW: Append model Self_attention_Pipeline_l_exp_sum_i4
INFO-FLOW: Append model Self_attention_Pipeline_l_update_i5
INFO-FLOW: Append model Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2
INFO-FLOW: Append model Self_attention_Pipeline_l_gemm_i6_l_j6
INFO-FLOW: Append model Self_attention_Pipeline_l_mh_merge_i8_l_j8
INFO-FLOW: Append model Self_attention
INFO-FLOW: Append model Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_k_0_k3
INFO-FLOW: Append model Bert_layer_Pipeline_l_bias_i10_l_j10
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11
INFO-FLOW: Append model Layer_norm_Pipeline_VITIS_LOOP_223_1
INFO-FLOW: Append model Layer_norm_Pipeline_VITIS_LOOP_227_2
INFO-FLOW: Append model Layer_norm_Pipeline_l_j12
INFO-FLOW: Append model Layer_norm_Pipeline_l_mean_var_i13
INFO-FLOW: Append model Layer_norm_Pipeline_l_j13
INFO-FLOW: Append model Layer_norm
INFO-FLOW: Append model Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_k_0_k4
INFO-FLOW: Append model Bert_layer_Pipeline_l_bias_i16_l_j15
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model exp_generic_double_s
INFO-FLOW: Append model generic_tanh_float_s
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16
INFO-FLOW: Append model Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_k_0_k5
INFO-FLOW: Append model Bert_layer_Pipeline_l_bias_i19_l_j18
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117
INFO-FLOW: Append model Layer_norm_1_Pipeline_VITIS_LOOP_223_1
INFO-FLOW: Append model Layer_norm_1_Pipeline_VITIS_LOOP_227_2
INFO-FLOW: Append model Layer_norm_1_Pipeline_l_j12
INFO-FLOW: Append model Layer_norm_1_Pipeline_l_mean_var_i13
INFO-FLOW: Append model Layer_norm_1_Pipeline_l_j13
INFO-FLOW: Append model Layer_norm_1
INFO-FLOW: Append model Bert_layer
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W Bert_layer_Self_attention_v78_RAM_AUTO_1R1W Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W Bert_layer_Self_attention_v80_RAM_AUTO_1R1W Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_Layer_norm_mean_RAM_AUTO_1R1W Bert_layer_Layer_norm_var_RAM_AUTO_1R1W Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_mul_54s_6ns_54_5_1 Bert_layer_mul_71ns_4ns_75_5_1 Bert_layer_mul_73ns_6ns_79_5_1 Bert_layer_mul_83ns_6ns_89_5_1 Bert_layer_mul_92ns_6ns_98_5_1 Bert_layer_mul_87ns_6ns_93_5_1 Bert_layer_mul_82ns_6ns_88_5_1 Bert_layer_mul_77ns_6ns_83_5_1 Bert_layer_mul_12s_80ns_90_5_1 Bert_layer_mul_40ns_40ns_80_2_1 Bert_layer_mul_77s_54ns_130_5_1 Bert_layer_mul_77s_55ns_130_5_1 Bert_layer_mul_13s_71s_71_5_1 Bert_layer_mul_43ns_36ns_79_3_1 Bert_layer_mul_49ns_44ns_93_5_1 Bert_layer_mul_50ns_50ns_100_5_1 Bert_layer_mac_muladd_16s_15ns_19s_31_4_1 Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6 Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1 Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x Bert_layer_fpext_32ns_64_2_no_dsp_1_x Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1 Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1 Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1 Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1 Bert_layer_fptrunc_64ns_32_2_no_dsp_1 Bert_layer_fpext_32ns_64_2_no_dsp_1 Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1 Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1 Bert_layer_v220_RAM_AUTO_1R1W Bert_layer_v223_RAM_AUTO_1R1W Bert_layer_v227_RAM_AUTO_1R1W Bert_layer_v228_RAM_AUTO_1R1W Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 Linear_layer_qkv_Pipeline_l_S_k_0_k Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i7_l_j7 Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 Self_attention_Pipeline_l_gemm_i2_l_j2 Self_attention_Pipeline_l_norm_i3_l_j3 Self_attention_Pipeline_VITIS_LOOP_85_1 Self_attention_Pipeline_l_exp_sum_i4 Self_attention_Pipeline_l_update_i5 Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 Self_attention_Pipeline_l_gemm_i6_l_j6 Self_attention_Pipeline_l_mh_merge_i8_l_j8 Self_attention Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 Bert_layer_Pipeline_l_S_k_0_k3 Bert_layer_Pipeline_l_bias_i10_l_j10 Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 Layer_norm_Pipeline_VITIS_LOOP_223_1 Layer_norm_Pipeline_VITIS_LOOP_227_2 Layer_norm_Pipeline_l_j12 Layer_norm_Pipeline_l_mean_var_i13 Layer_norm_Pipeline_l_j13 Layer_norm Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 Bert_layer_Pipeline_l_S_k_0_k4 Bert_layer_Pipeline_l_bias_i16_l_j15 pow_generic_double_s exp_generic_double_s generic_tanh_float_s Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 Bert_layer_Pipeline_l_S_k_0_k5 Bert_layer_Pipeline_l_bias_i19_l_j18 Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 Layer_norm_1_Pipeline_VITIS_LOOP_223_1 Layer_norm_1_Pipeline_VITIS_LOOP_227_2 Layer_norm_1_Pipeline_l_j12 Layer_norm_1_Pipeline_l_mean_var_i13 Layer_norm_1_Pipeline_l_j13 Layer_norm_1 Bert_layer
INFO-FLOW: Generating /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_v78_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_v80_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_Layer_norm_mean_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Layer_norm_var_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_mul_54s_6ns_54_5_1
INFO-FLOW: To file: write model Bert_layer_mul_71ns_4ns_75_5_1
INFO-FLOW: To file: write model Bert_layer_mul_73ns_6ns_79_5_1
INFO-FLOW: To file: write model Bert_layer_mul_83ns_6ns_89_5_1
INFO-FLOW: To file: write model Bert_layer_mul_92ns_6ns_98_5_1
INFO-FLOW: To file: write model Bert_layer_mul_87ns_6ns_93_5_1
INFO-FLOW: To file: write model Bert_layer_mul_82ns_6ns_88_5_1
INFO-FLOW: To file: write model Bert_layer_mul_77ns_6ns_83_5_1
INFO-FLOW: To file: write model Bert_layer_mul_12s_80ns_90_5_1
INFO-FLOW: To file: write model Bert_layer_mul_40ns_40ns_80_2_1
INFO-FLOW: To file: write model Bert_layer_mul_77s_54ns_130_5_1
INFO-FLOW: To file: write model Bert_layer_mul_77s_55ns_130_5_1
INFO-FLOW: To file: write model Bert_layer_mul_13s_71s_71_5_1
INFO-FLOW: To file: write model Bert_layer_mul_43ns_36ns_79_3_1
INFO-FLOW: To file: write model Bert_layer_mul_49ns_44ns_93_5_1
INFO-FLOW: To file: write model Bert_layer_mul_50ns_50ns_100_5_1
INFO-FLOW: To file: write model Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
INFO-FLOW: To file: write model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fpext_32ns_64_2_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_v220_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v223_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v227_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v228_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_S_k_0_k
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1
INFO-FLOW: To file: write model Linear_layer_qkv
INFO-FLOW: To file: write model Self_attention_Pipeline_l_mh_separate_i7_l_j7
INFO-FLOW: To file: write model Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2
INFO-FLOW: To file: write model Self_attention_Pipeline_l_gemm_i2_l_j2
INFO-FLOW: To file: write model Self_attention_Pipeline_l_norm_i3_l_j3
INFO-FLOW: To file: write model Self_attention_Pipeline_VITIS_LOOP_85_1
INFO-FLOW: To file: write model Self_attention_Pipeline_l_exp_sum_i4
INFO-FLOW: To file: write model Self_attention_Pipeline_l_update_i5
INFO-FLOW: To file: write model Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2
INFO-FLOW: To file: write model Self_attention_Pipeline_l_gemm_i6_l_j6
INFO-FLOW: To file: write model Self_attention_Pipeline_l_mh_merge_i8_l_j8
INFO-FLOW: To file: write model Self_attention
INFO-FLOW: To file: write model Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_k_0_k3
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_bias_i10_l_j10
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11
INFO-FLOW: To file: write model Layer_norm_Pipeline_VITIS_LOOP_223_1
INFO-FLOW: To file: write model Layer_norm_Pipeline_VITIS_LOOP_227_2
INFO-FLOW: To file: write model Layer_norm_Pipeline_l_j12
INFO-FLOW: To file: write model Layer_norm_Pipeline_l_mean_var_i13
INFO-FLOW: To file: write model Layer_norm_Pipeline_l_j13
INFO-FLOW: To file: write model Layer_norm
INFO-FLOW: To file: write model Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_k_0_k4
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_bias_i16_l_j15
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model exp_generic_double_s
INFO-FLOW: To file: write model generic_tanh_float_s
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16
INFO-FLOW: To file: write model Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_k_0_k5
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_bias_i19_l_j18
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_VITIS_LOOP_223_1
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_VITIS_LOOP_227_2
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_l_j12
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_l_mean_var_i13
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_l_j13
INFO-FLOW: To file: write model Layer_norm_1
INFO-FLOW: To file: write model Bert_layer
INFO-FLOW: Generating /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/vlog' tclDir='/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db' modelList='Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W
Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W
Bert_layer_Self_attention_v78_RAM_AUTO_1R1W
Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W
Bert_layer_Self_attention_v80_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Layer_norm_mean_RAM_AUTO_1R1W
Bert_layer_Layer_norm_var_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mul_54s_6ns_54_5_1
Bert_layer_mul_71ns_4ns_75_5_1
Bert_layer_mul_73ns_6ns_79_5_1
Bert_layer_mul_83ns_6ns_89_5_1
Bert_layer_mul_92ns_6ns_98_5_1
Bert_layer_mul_87ns_6ns_93_5_1
Bert_layer_mul_82ns_6ns_88_5_1
Bert_layer_mul_77ns_6ns_83_5_1
Bert_layer_mul_12s_80ns_90_5_1
Bert_layer_mul_40ns_40ns_80_2_1
Bert_layer_mul_77s_54ns_130_5_1
Bert_layer_mul_77s_55ns_130_5_1
Bert_layer_mul_13s_71s_71_5_1
Bert_layer_mul_43ns_36ns_79_3_1
Bert_layer_mul_49ns_44ns_93_5_1
Bert_layer_mul_50ns_50ns_100_5_1
Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
Bert_layer_fpext_32ns_64_2_no_dsp_1_x
Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
Bert_layer_fptrunc_64ns_32_2_no_dsp_1
Bert_layer_fpext_32ns_64_2_no_dsp_1
Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
Bert_layer_v220_RAM_AUTO_1R1W
Bert_layer_v223_RAM_AUTO_1R1W
Bert_layer_v227_RAM_AUTO_1R1W
Bert_layer_v228_RAM_AUTO_1R1W
Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2
Linear_layer_qkv_Pipeline_l_S_k_0_k
Linear_layer_qkv_Pipeline_l_bias_i1_l_j1
Linear_layer_qkv
Self_attention_Pipeline_l_mh_separate_i7_l_j7
Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2
Self_attention_Pipeline_l_gemm_i2_l_j2
Self_attention_Pipeline_l_norm_i3_l_j3
Self_attention_Pipeline_VITIS_LOOP_85_1
Self_attention_Pipeline_l_exp_sum_i4
Self_attention_Pipeline_l_update_i5
Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2
Self_attention_Pipeline_l_gemm_i6_l_j6
Self_attention_Pipeline_l_mh_merge_i8_l_j8
Self_attention
Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2
Bert_layer_Pipeline_l_S_k_0_k3
Bert_layer_Pipeline_l_bias_i10_l_j10
Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11
Layer_norm_Pipeline_VITIS_LOOP_223_1
Layer_norm_Pipeline_VITIS_LOOP_227_2
Layer_norm_Pipeline_l_j12
Layer_norm_Pipeline_l_mean_var_i13
Layer_norm_Pipeline_l_j13
Layer_norm
Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2
Bert_layer_Pipeline_l_S_k_0_k4
Bert_layer_Pipeline_l_bias_i16_l_j15
pow_generic_double_s
exp_generic_double_s
generic_tanh_float_s
Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16
Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2
Bert_layer_Pipeline_l_S_k_0_k5
Bert_layer_Pipeline_l_bias_i19_l_j18
Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117
Layer_norm_1_Pipeline_VITIS_LOOP_223_1
Layer_norm_1_Pipeline_VITIS_LOOP_227_2
Layer_norm_1_Pipeline_l_j12
Layer_norm_1_Pipeline_l_mean_var_i13
Layer_norm_1_Pipeline_l_j13
Layer_norm_1
Bert_layer
' expOnly='0'
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i7_l_j7.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i2_l_j2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i3_l_j3.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_85_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i5.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i6_l_j6.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i8_l_j8.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v78_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v80_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.31 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_223_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_227_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j12.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i13.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j13.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Layer_norm_mean_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Layer_norm_var_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i16_l_j15.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.34 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i19_l_j18.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_223_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_227_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j12.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i13.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j13.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v220_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v223_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v227_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v228_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.21 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.65 seconds. CPU system time: 0.42 seconds. Elapsed time: 8.98 seconds; current allocated memory: 1.961 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Bert_layer_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -ignore_long_run_time 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_auto_restart_counter 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -deadlock_detection 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W
Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W
Bert_layer_Self_attention_v78_RAM_AUTO_1R1W
Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W
Bert_layer_Self_attention_v80_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Layer_norm_mean_RAM_AUTO_1R1W
Bert_layer_Layer_norm_var_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mul_54s_6ns_54_5_1
Bert_layer_mul_71ns_4ns_75_5_1
Bert_layer_mul_73ns_6ns_79_5_1
Bert_layer_mul_83ns_6ns_89_5_1
Bert_layer_mul_92ns_6ns_98_5_1
Bert_layer_mul_87ns_6ns_93_5_1
Bert_layer_mul_82ns_6ns_88_5_1
Bert_layer_mul_77ns_6ns_83_5_1
Bert_layer_mul_12s_80ns_90_5_1
Bert_layer_mul_40ns_40ns_80_2_1
Bert_layer_mul_77s_54ns_130_5_1
Bert_layer_mul_77s_55ns_130_5_1
Bert_layer_mul_13s_71s_71_5_1
Bert_layer_mul_43ns_36ns_79_3_1
Bert_layer_mul_49ns_44ns_93_5_1
Bert_layer_mul_50ns_50ns_100_5_1
Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
Bert_layer_fpext_32ns_64_2_no_dsp_1_x
Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
Bert_layer_fptrunc_64ns_32_2_no_dsp_1
Bert_layer_fpext_32ns_64_2_no_dsp_1
Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
Bert_layer_v220_RAM_AUTO_1R1W
Bert_layer_v223_RAM_AUTO_1R1W
Bert_layer_v227_RAM_AUTO_1R1W
Bert_layer_v228_RAM_AUTO_1R1W
Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2
Linear_layer_qkv_Pipeline_l_S_k_0_k
Linear_layer_qkv_Pipeline_l_bias_i1_l_j1
Linear_layer_qkv
Self_attention_Pipeline_l_mh_separate_i7_l_j7
Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2
Self_attention_Pipeline_l_gemm_i2_l_j2
Self_attention_Pipeline_l_norm_i3_l_j3
Self_attention_Pipeline_VITIS_LOOP_85_1
Self_attention_Pipeline_l_exp_sum_i4
Self_attention_Pipeline_l_update_i5
Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2
Self_attention_Pipeline_l_gemm_i6_l_j6
Self_attention_Pipeline_l_mh_merge_i8_l_j8
Self_attention
Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2
Bert_layer_Pipeline_l_S_k_0_k3
Bert_layer_Pipeline_l_bias_i10_l_j10
Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11
Layer_norm_Pipeline_VITIS_LOOP_223_1
Layer_norm_Pipeline_VITIS_LOOP_227_2
Layer_norm_Pipeline_l_j12
Layer_norm_Pipeline_l_mean_var_i13
Layer_norm_Pipeline_l_j13
Layer_norm
Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2
Bert_layer_Pipeline_l_S_k_0_k4
Bert_layer_Pipeline_l_bias_i16_l_j15
pow_generic_double_s
exp_generic_double_s
generic_tanh_float_s
Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16
Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2
Bert_layer_Pipeline_l_S_k_0_k5
Bert_layer_Pipeline_l_bias_i19_l_j18
Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117
Layer_norm_1_Pipeline_VITIS_LOOP_223_1
Layer_norm_1_Pipeline_VITIS_LOOP_227_2
Layer_norm_1_Pipeline_l_j12
Layer_norm_1_Pipeline_l_mean_var_i13
Layer_norm_1_Pipeline_l_j13
Layer_norm_1
Bert_layer
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -vendor 
Execute         get_config_export -library 
Execute         get_config_export -version 
Execute         get_config_export -ipname 
Execute         get_config_export -taxonomy 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i7_l_j7.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i2_l_j2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i3_l_j3.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_85_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_exp_sum_i4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i5.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i6_l_j6.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i8_l_j8.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Self_attention.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_223_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_227_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j12.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_mean_var_i13.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j13.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i16_l_j15.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i19_l_j18.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_223_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_227_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j12.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_mean_var_i13.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j13.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         sc_get_clocks Bert_layer 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/impl/misc/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/impl/misc/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/impl/misc/Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/impl/misc/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/impl/misc/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/impl/misc/Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/impl/misc/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/impl/misc/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/impl/misc/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/impl/misc/Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/impl/misc/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/impl/misc/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/impl/misc/Bert_layer_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/impl/misc/Bert_layer_fpext_32ns_64_2_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/impl/misc/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/impl/misc/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/impl/misc/Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_baseline.prj/out.prj/solution1/impl/misc/Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST Bert_layer MODULE2INSTS {Bert_layer Bert_layer Linear_layer_qkv grp_Linear_layer_qkv_fu_302 Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_89 Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95 Linear_layer_qkv_Pipeline_l_S_k_0_k grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103 Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 grp_Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2_fu_318 Self_attention grp_Self_attention_fu_324 Self_attention_Pipeline_l_mh_separate_i7_l_j7 grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126 Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140 Self_attention_Pipeline_VITIS_LOOP_85_1 grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145 Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150 Self_attention_Pipeline_l_gemm_i2_l_j2 grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155 Self_attention_Pipeline_l_norm_i3_l_j3 grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162 Self_attention_Pipeline_l_exp_sum_i4 grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167 Self_attention_Pipeline_l_update_i5 grp_Self_attention_Pipeline_l_update_i5_fu_173 Self_attention_Pipeline_l_gemm_i6_l_j6 grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191 Self_attention_Pipeline_l_mh_merge_i8_l_j8 grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209 Bert_layer_Pipeline_l_bias_i10_l_j10 grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_332 Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 grp_Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2_fu_339 Bert_layer_Pipeline_l_S_k_0_k3 grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_344 Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_356 Layer_norm grp_Layer_norm_fu_364 Layer_norm_Pipeline_VITIS_LOOP_223_1 grp_Layer_norm_Pipeline_VITIS_LOOP_223_1_fu_125 Layer_norm_Pipeline_VITIS_LOOP_227_2 grp_Layer_norm_Pipeline_VITIS_LOOP_227_2_fu_131 Layer_norm_Pipeline_l_mean_var_i13 grp_Layer_norm_Pipeline_l_mean_var_i13_fu_137 Layer_norm_Pipeline_l_j12 grp_Layer_norm_Pipeline_l_j12_fu_144 Layer_norm_Pipeline_l_j13 grp_Layer_norm_Pipeline_l_j13_fu_156 Bert_layer_Pipeline_l_bias_i16_l_j15 grp_Bert_layer_Pipeline_l_bias_i16_l_j15_fu_374 Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 grp_Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2_fu_381 Bert_layer_Pipeline_l_S_k_0_k4 grp_Bert_layer_Pipeline_l_S_k_0_k4_fu_386 Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_398 pow_generic_double_s grp_pow_generic_double_s_fu_128 generic_tanh_float_s grp_generic_tanh_float_s_fu_157 exp_generic_double_s grp_exp_generic_double_s_fu_89 Bert_layer_Pipeline_l_bias_i19_l_j18 grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_434 Bert_layer_Pipeline_l_S_k_0_k5 grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_441 Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117_fu_453 Layer_norm_1 grp_Layer_norm_1_fu_460 Layer_norm_1_Pipeline_VITIS_LOOP_223_1 grp_Layer_norm_1_Pipeline_VITIS_LOOP_223_1_fu_125 Layer_norm_1_Pipeline_VITIS_LOOP_227_2 grp_Layer_norm_1_Pipeline_VITIS_LOOP_227_2_fu_131 Layer_norm_1_Pipeline_l_mean_var_i13 grp_Layer_norm_1_Pipeline_l_mean_var_i13_fu_137 Layer_norm_1_Pipeline_l_j12 grp_Layer_norm_1_Pipeline_l_j12_fu_144 Layer_norm_1_Pipeline_l_j13 grp_Layer_norm_1_Pipeline_l_j13_fu_156} INST2MODULE {Bert_layer Bert_layer grp_Linear_layer_qkv_fu_302 Linear_layer_qkv grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_89 Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95 Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103 Linear_layer_qkv_Pipeline_l_S_k_0_k grp_Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2_fu_318 Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 grp_Self_attention_fu_324 Self_attention grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126 Self_attention_Pipeline_l_mh_separate_i7_l_j7 grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140 Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145 Self_attention_Pipeline_VITIS_LOOP_85_1 grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150 Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155 Self_attention_Pipeline_l_gemm_i2_l_j2 grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162 Self_attention_Pipeline_l_norm_i3_l_j3 grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167 Self_attention_Pipeline_l_exp_sum_i4 grp_Self_attention_Pipeline_l_update_i5_fu_173 Self_attention_Pipeline_l_update_i5 grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191 Self_attention_Pipeline_l_gemm_i6_l_j6 grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209 Self_attention_Pipeline_l_mh_merge_i8_l_j8 grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_332 Bert_layer_Pipeline_l_bias_i10_l_j10 grp_Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2_fu_339 Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_344 Bert_layer_Pipeline_l_S_k_0_k3 grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_356 Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 grp_Layer_norm_fu_364 Layer_norm grp_Layer_norm_Pipeline_VITIS_LOOP_223_1_fu_125 Layer_norm_Pipeline_VITIS_LOOP_223_1 grp_Layer_norm_Pipeline_VITIS_LOOP_227_2_fu_131 Layer_norm_Pipeline_VITIS_LOOP_227_2 grp_Layer_norm_Pipeline_l_mean_var_i13_fu_137 Layer_norm_Pipeline_l_mean_var_i13 grp_Layer_norm_Pipeline_l_j12_fu_144 Layer_norm_Pipeline_l_j12 grp_Layer_norm_Pipeline_l_j13_fu_156 Layer_norm_Pipeline_l_j13 grp_Bert_layer_Pipeline_l_bias_i16_l_j15_fu_374 Bert_layer_Pipeline_l_bias_i16_l_j15 grp_Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2_fu_381 Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 grp_Bert_layer_Pipeline_l_S_k_0_k4_fu_386 Bert_layer_Pipeline_l_S_k_0_k4 grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_398 Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 grp_pow_generic_double_s_fu_128 pow_generic_double_s grp_generic_tanh_float_s_fu_157 generic_tanh_float_s grp_exp_generic_double_s_fu_89 exp_generic_double_s grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_434 Bert_layer_Pipeline_l_bias_i19_l_j18 grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_441 Bert_layer_Pipeline_l_S_k_0_k5 grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117_fu_453 Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 grp_Layer_norm_1_fu_460 Layer_norm_1 grp_Layer_norm_1_Pipeline_VITIS_LOOP_223_1_fu_125 Layer_norm_1_Pipeline_VITIS_LOOP_223_1 grp_Layer_norm_1_Pipeline_VITIS_LOOP_227_2_fu_131 Layer_norm_1_Pipeline_VITIS_LOOP_227_2 grp_Layer_norm_1_Pipeline_l_mean_var_i13_fu_137 Layer_norm_1_Pipeline_l_mean_var_i13 grp_Layer_norm_1_Pipeline_l_j12_fu_144 Layer_norm_1_Pipeline_l_j12 grp_Layer_norm_1_Pipeline_l_j13_fu_156 Layer_norm_1_Pipeline_l_j13} INSTDATA {Bert_layer {DEPTH 1 CHILDREN {grp_Linear_layer_qkv_fu_302 grp_Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2_fu_318 grp_Self_attention_fu_324 grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_332 grp_Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2_fu_339 grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_344 grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_356 grp_Layer_norm_fu_364 grp_Bert_layer_Pipeline_l_bias_i16_l_j15_fu_374 grp_Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2_fu_381 grp_Bert_layer_Pipeline_l_S_k_0_k4_fu_386 grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_398 grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_434 grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_441 grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117_fu_453 grp_Layer_norm_1_fu_460}} grp_Linear_layer_qkv_fu_302 {DEPTH 2 CHILDREN {grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_89 grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95 grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103}} grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_89 {DEPTH 3 CHILDREN {}} grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95 {DEPTH 3 CHILDREN {}} grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103 {DEPTH 3 CHILDREN {}} grp_Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2_fu_318 {DEPTH 2 CHILDREN {}} grp_Self_attention_fu_324 {DEPTH 2 CHILDREN {grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126 grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140 grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145 grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150 grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155 grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162 grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167 grp_Self_attention_Pipeline_l_update_i5_fu_173 grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191 grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209}} grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_update_i5_fu_173 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209 {DEPTH 3 CHILDREN {}} grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_332 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2_fu_339 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_344 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_356 {DEPTH 2 CHILDREN {}} grp_Layer_norm_fu_364 {DEPTH 2 CHILDREN {grp_Layer_norm_Pipeline_VITIS_LOOP_223_1_fu_125 grp_Layer_norm_Pipeline_VITIS_LOOP_227_2_fu_131 grp_Layer_norm_Pipeline_l_mean_var_i13_fu_137 grp_Layer_norm_Pipeline_l_j12_fu_144 grp_Layer_norm_Pipeline_l_j13_fu_156}} grp_Layer_norm_Pipeline_VITIS_LOOP_223_1_fu_125 {DEPTH 3 CHILDREN {}} grp_Layer_norm_Pipeline_VITIS_LOOP_227_2_fu_131 {DEPTH 3 CHILDREN {}} grp_Layer_norm_Pipeline_l_mean_var_i13_fu_137 {DEPTH 3 CHILDREN {}} grp_Layer_norm_Pipeline_l_j12_fu_144 {DEPTH 3 CHILDREN {}} grp_Layer_norm_Pipeline_l_j13_fu_156 {DEPTH 3 CHILDREN {}} grp_Bert_layer_Pipeline_l_bias_i16_l_j15_fu_374 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2_fu_381 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_k_0_k4_fu_386 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_398 {DEPTH 2 CHILDREN {grp_pow_generic_double_s_fu_128 grp_generic_tanh_float_s_fu_157}} grp_pow_generic_double_s_fu_128 {DEPTH 3 CHILDREN {}} grp_generic_tanh_float_s_fu_157 {DEPTH 3 CHILDREN grp_exp_generic_double_s_fu_89} grp_exp_generic_double_s_fu_89 {DEPTH 4 CHILDREN {}} grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_434 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_441 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117_fu_453 {DEPTH 2 CHILDREN {}} grp_Layer_norm_1_fu_460 {DEPTH 2 CHILDREN {grp_Layer_norm_1_Pipeline_VITIS_LOOP_223_1_fu_125 grp_Layer_norm_1_Pipeline_VITIS_LOOP_227_2_fu_131 grp_Layer_norm_1_Pipeline_l_mean_var_i13_fu_137 grp_Layer_norm_1_Pipeline_l_j12_fu_144 grp_Layer_norm_1_Pipeline_l_j13_fu_156}} grp_Layer_norm_1_Pipeline_VITIS_LOOP_223_1_fu_125 {DEPTH 3 CHILDREN {}} grp_Layer_norm_1_Pipeline_VITIS_LOOP_227_2_fu_131 {DEPTH 3 CHILDREN {}} grp_Layer_norm_1_Pipeline_l_mean_var_i13_fu_137 {DEPTH 3 CHILDREN {}} grp_Layer_norm_1_Pipeline_l_j12_fu_144 {DEPTH 3 CHILDREN {}} grp_Layer_norm_1_Pipeline_l_j13_fu_156 {DEPTH 3 CHILDREN {}}} MODULEDATA {Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_1_fu_98_p2 SOURCE kernel.cpp:22 VARIABLE add_ln22_1 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_110_p2 SOURCE kernel.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_174_p2 SOURCE kernel.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_l_S_k_0_k {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_154_p2 SOURCE kernel.cpp:29 VARIABLE add_ln29 LOOP l_S_k_0_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_168_p2 SOURCE kernel.cpp:30 VARIABLE add_ln30 LOOP l_S_k_0_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_179_p2 SOURCE kernel.cpp:31 VARIABLE add_ln31 LOOP l_S_k_0_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3 SOURCE kernel.cpp:32 VARIABLE v11 LOOP l_S_k_0_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 3 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_1_fu_124_p2 SOURCE kernel.cpp:39 VARIABLE add_ln39_1 LOOP l_bias_i1_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_136_p2 SOURCE kernel.cpp:39 VARIABLE add_ln39 LOOP l_bias_i1_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_164_p2 SOURCE kernel.cpp:40 VARIABLE add_ln40 LOOP l_bias_i1_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_qkv {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_1_fu_141_p2 SOURCE kernel.cpp:27 VARIABLE add_ln27_1 LOOP l_gemm_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_153_p2 SOURCE kernel.cpp:27 VARIABLE add_ln27 LOOP l_gemm_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln30_fu_220_p2 SOURCE kernel.cpp:30 VARIABLE sub_ln30 LOOP l_gemm_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln31_fu_258_p2 SOURCE kernel.cpp:31 VARIABLE sub_ln31 LOOP l_gemm_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_368_fu_229_p2 SOURCE kernel.cpp:30 VARIABLE empty_368 LOOP l_gemm_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_181_p2 SOURCE kernel.cpp:28 VARIABLE add_ln28 LOOP l_gemm_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 5 BRAM 0 URAM 0}} Self_attention_Pipeline_l_mh_separate_i7_l_j7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_1_fu_187_p2 SOURCE kernel.cpp:143 VARIABLE add_ln143_1 LOOP l_mh_separate_i7_l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_199_p2 SOURCE kernel.cpp:143 VARIABLE add_ln143 LOOP l_mh_separate_i7_l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_289_p2 SOURCE kernel.cpp:146 VARIABLE add_ln146 LOOP l_mh_separate_i7_l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_231_p2 SOURCE kernel.cpp:145 VARIABLE add_ln145 LOOP l_mh_separate_i7_l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_237_p2 SOURCE kernel.cpp:144 VARIABLE add_ln144 LOOP l_mh_separate_i7_l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_1_fu_94_p2 SOURCE kernel.cpp:54 VARIABLE add_ln54_1 LOOP VITIS_LOOP_54_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_106_p2 SOURCE kernel.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_54_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_134_p2 SOURCE kernel.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_54_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_gemm_i2_l_j2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_1614_p2 SOURCE kernel.cpp:59 VARIABLE add_ln59_1 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_1623_p2 SOURCE kernel.cpp:59 VARIABLE add_ln59 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U57 SOURCE kernel.cpp:64 VARIABLE v29_11 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U58 SOURCE kernel.cpp:64 VARIABLE v29_12 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U59 SOURCE kernel.cpp:64 VARIABLE v29_13 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U60 SOURCE kernel.cpp:64 VARIABLE v29_14 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U57 SOURCE kernel.cpp:64 VARIABLE v29_27 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U58 SOURCE kernel.cpp:64 VARIABLE v29_28 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U59 SOURCE kernel.cpp:64 VARIABLE v29_29 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U60 SOURCE kernel.cpp:64 VARIABLE v29_30 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U57 SOURCE kernel.cpp:64 VARIABLE v29_43 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U58 SOURCE kernel.cpp:64 VARIABLE v29_44 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U59 SOURCE kernel.cpp:64 VARIABLE v29_45 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U60 SOURCE kernel.cpp:64 VARIABLE v29_46 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U41 SOURCE kernel.cpp:66 VARIABLE v31_47 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U41 SOURCE kernel.cpp:66 VARIABLE v31_48 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U41 SOURCE kernel.cpp:66 VARIABLE v31_49 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U41 SOURCE kernel.cpp:66 VARIABLE v31_50 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U42 SOURCE kernel.cpp:66 VARIABLE v31_51 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U42 SOURCE kernel.cpp:66 VARIABLE v31_52 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U42 SOURCE kernel.cpp:66 VARIABLE v31_53 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U42 SOURCE kernel.cpp:66 VARIABLE v31_54 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U43 SOURCE kernel.cpp:66 VARIABLE v31_55 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U43 SOURCE kernel.cpp:66 VARIABLE v31_56 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U43 SOURCE kernel.cpp:66 VARIABLE v31_57 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U43 SOURCE kernel.cpp:66 VARIABLE v31_58 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U57 SOURCE kernel.cpp:64 VARIABLE v29_59 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U44 SOURCE kernel.cpp:66 VARIABLE v31_59 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U58 SOURCE kernel.cpp:64 VARIABLE v29_60 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U44 SOURCE kernel.cpp:66 VARIABLE v31_60 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U59 SOURCE kernel.cpp:64 VARIABLE v29_61 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U44 SOURCE kernel.cpp:66 VARIABLE v31_61 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U60 SOURCE kernel.cpp:64 VARIABLE v29_62 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U44 SOURCE kernel.cpp:66 VARIABLE v31_62 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_3095_p2 SOURCE kernel.cpp:60 VARIABLE add_ln60 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 20 BRAM 0 URAM 0}} Self_attention_Pipeline_l_norm_i3_l_j3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_102_p2 SOURCE kernel.cpp:71 VARIABLE add_ln71_1 LOOP l_norm_i3_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_114_p2 SOURCE kernel.cpp:71 VARIABLE add_ln71 LOOP l_norm_i3_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_178_p2 SOURCE kernel.cpp:72 VARIABLE add_ln72 LOOP l_norm_i3_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_VITIS_LOOP_85_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_62_p2 SOURCE kernel.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_exp_sum_i4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_235_p2 SOURCE kernel.cpp:88 VARIABLE add_ln88 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_fu_266_p2 SOURCE kernel.cpp:90 VARIABLE sub_ln90 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_313_p2 SOURCE kernel.cpp:90 VARIABLE add_ln90 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_1_fu_323_p2 SOURCE kernel.cpp:90 VARIABLE add_ln90_1 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_2_fu_333_p2 SOURCE kernel.cpp:90 VARIABLE add_ln90_2 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_3_fu_343_p2 SOURCE kernel.cpp:90 VARIABLE add_ln90_3 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_4_fu_353_p2 SOURCE kernel.cpp:90 VARIABLE add_ln90_4 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_5_fu_363_p2 SOURCE kernel.cpp:90 VARIABLE add_ln90_5 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_6_fu_373_p2 SOURCE kernel.cpp:90 VARIABLE add_ln90_6 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_7_fu_383_p2 SOURCE kernel.cpp:90 VARIABLE add_ln90_7 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U68 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v3 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U68 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v43_1 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U68 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v43_2 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U68 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v43_3 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U68 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v43_4 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U68 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v43_5 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U68 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v43_6 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U68 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v43_7 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U68 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v43_8 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U68 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v43_9 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U68 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v43_s LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U68 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v43_10 LOOP l_exp_sum_i4 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}}} AREA {DSP 7 BRAM 0 URAM 0}} Self_attention_Pipeline_l_update_i5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_402_p2 SOURCE kernel.cpp:99 VARIABLE add_ln99 LOOP l_update_i5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln101_fu_433_p2 SOURCE kernel.cpp:101 VARIABLE sub_ln101 LOOP l_update_i5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_480_p2 SOURCE kernel.cpp:101 VARIABLE add_ln101 LOOP l_update_i5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_1_fu_490_p2 SOURCE kernel.cpp:101 VARIABLE add_ln101_1 LOOP l_update_i5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_2_fu_500_p2 SOURCE kernel.cpp:101 VARIABLE add_ln101_2 LOOP l_update_i5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_3_fu_510_p2 SOURCE kernel.cpp:101 VARIABLE add_ln101_3 LOOP l_update_i5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_4_fu_520_p2 SOURCE kernel.cpp:101 VARIABLE add_ln101_4 LOOP l_update_i5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_5_fu_530_p2 SOURCE kernel.cpp:101 VARIABLE add_ln101_5 LOOP l_update_i5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_6_fu_540_p2 SOURCE kernel.cpp:101 VARIABLE add_ln101_6 LOOP l_update_i5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_7_fu_550_p2 SOURCE kernel.cpp:101 VARIABLE add_ln101_7 LOOP l_update_i5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_96_p2 SOURCE kernel.cpp:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_114_1_VITIS_LOOP_115_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_108_p2 SOURCE kernel.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_114_1_VITIS_LOOP_115_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_167_p2 SOURCE kernel.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_114_1_VITIS_LOOP_115_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_136_p2 SOURCE kernel.cpp:115 VARIABLE add_ln115 LOOP VITIS_LOOP_114_1_VITIS_LOOP_115_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_gemm_i6_l_j6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_1_fu_546_p2 SOURCE kernel.cpp:119 VARIABLE add_ln119_1 LOOP l_gemm_i6_l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_558_p2 SOURCE kernel.cpp:119 VARIABLE add_ln119 LOOP l_gemm_i6_l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_687_p2 SOURCE kernel.cpp:123 VARIABLE add_ln123 LOOP l_gemm_i6_l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_1_fu_698_p2 SOURCE kernel.cpp:123 VARIABLE add_ln123_1 LOOP l_gemm_i6_l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_2_fu_709_p2 SOURCE kernel.cpp:123 VARIABLE add_ln123_2 LOOP l_gemm_i6_l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_3_fu_720_p2 SOURCE kernel.cpp:123 VARIABLE add_ln123_3 LOOP l_gemm_i6_l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_4_fu_731_p2 SOURCE kernel.cpp:123 VARIABLE add_ln123_4 LOOP l_gemm_i6_l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_5_fu_742_p2 SOURCE kernel.cpp:123 VARIABLE add_ln123_5 LOOP l_gemm_i6_l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_364_fu_760_p2 SOURCE kernel.cpp:119 VARIABLE empty_364 LOOP l_gemm_i6_l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_657_p2 SOURCE kernel.cpp:120 VARIABLE add_ln120 LOOP l_gemm_i6_l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_mh_merge_i8_l_j8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_1_fu_125_p2 SOURCE kernel.cpp:159 VARIABLE add_ln159_1 LOOP l_mh_merge_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_137_p2 SOURCE kernel.cpp:159 VARIABLE add_ln159 LOOP l_mh_merge_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_220_p2 SOURCE kernel.cpp:161 VARIABLE add_ln161 LOOP l_mh_merge_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_231_p2 SOURCE kernel.cpp:162 VARIABLE add_ln162 LOOP l_mh_merge_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_165_p2 SOURCE kernel.cpp:160 VARIABLE add_ln160 LOOP l_mh_merge_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inp_sumRow_U SOURCE kernel.cpp:84 VARIABLE inp_sumRow LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME Q_h_U SOURCE kernel.cpp:140 VARIABLE Q_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME K_h_U SOURCE kernel.cpp:141 VARIABLE K_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME V_h_U SOURCE kernel.cpp:142 VARIABLE V_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME v78_U SOURCE kernel.cpp:153 VARIABLE v78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v79_0_U SOURCE kernel.cpp:155 VARIABLE v79_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v79_1_U SOURCE kernel.cpp:155 VARIABLE v79_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v79_2_U SOURCE kernel.cpp:155 VARIABLE v79_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v79_3_U SOURCE kernel.cpp:155 VARIABLE v79_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v79_4_U SOURCE kernel.cpp:155 VARIABLE v79_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v79_5_U SOURCE kernel.cpp:155 VARIABLE v79_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v79_6_U SOURCE kernel.cpp:155 VARIABLE v79_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v79_7_U SOURCE kernel.cpp:155 VARIABLE v79_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v79_8_U SOURCE kernel.cpp:155 VARIABLE v79_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v79_9_U SOURCE kernel.cpp:155 VARIABLE v79_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v79_10_U SOURCE kernel.cpp:155 VARIABLE v79_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v79_11_U SOURCE kernel.cpp:155 VARIABLE v79_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v80_U SOURCE kernel.cpp:157 VARIABLE v80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_231_p2 SOURCE kernel.cpp:139 VARIABLE add_ln139 LOOP l_S_h_0_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 77 BRAM 86 URAM 0}} Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_1_fu_98_p2 SOURCE kernel.cpp:174 VARIABLE add_ln174_1 LOOP VITIS_LOOP_174_1_VITIS_LOOP_175_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_110_p2 SOURCE kernel.cpp:174 VARIABLE add_ln174 LOOP VITIS_LOOP_174_1_VITIS_LOOP_175_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_174_p2 SOURCE kernel.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_174_1_VITIS_LOOP_175_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_S_k_0_k3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_154_p2 SOURCE kernel.cpp:181 VARIABLE add_ln181 LOOP l_S_k_0_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_168_p2 SOURCE kernel.cpp:183 VARIABLE add_ln183 LOOP l_S_k_0_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_fu_179_p2 SOURCE kernel.cpp:182 VARIABLE add_ln182 LOOP l_S_k_0_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_bias_i10_l_j10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_1_fu_124_p2 SOURCE kernel.cpp:191 VARIABLE add_ln191_1 LOOP l_bias_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_136_p2 SOURCE kernel.cpp:191 VARIABLE add_ln191 LOOP l_bias_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_164_p2 SOURCE kernel.cpp:192 VARIABLE add_ln192 LOOP l_bias_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_2_fu_135_p2 SOURCE kernel.cpp:206 VARIABLE add_ln206_2 LOOP l_S_i_j_0_i11_l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_fu_147_p2 SOURCE kernel.cpp:206 VARIABLE add_ln206 LOOP l_S_i_j_0_i11_l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_211_p2 SOURCE kernel.cpp:207 VARIABLE add_ln207 LOOP l_S_i_j_0_i11_l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_VITIS_LOOP_223_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_fu_62_p2 SOURCE kernel.cpp:223 VARIABLE add_ln223 LOOP VITIS_LOOP_223_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_VITIS_LOOP_227_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_62_p2 SOURCE kernel.cpp:227 VARIABLE add_ln227 LOOP VITIS_LOOP_227_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_l_j12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_fu_163_p2 SOURCE kernel.cpp:232 VARIABLE add_ln232 LOOP l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln233_fu_173_p2 SOURCE kernel.cpp:233 VARIABLE add_ln233 LOOP l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_l_mean_var_i13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_117_p2 SOURCE kernel.cpp:244 VARIABLE add_ln244 LOOP l_mean_var_i13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_l_j13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_154_p2 SOURCE kernel.cpp:258 VARIABLE add_ln258 LOOP l_j13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_fu_164_p2 SOURCE kernel.cpp:260 VARIABLE add_ln260 LOOP l_j13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME mean_U SOURCE kernel.cpp:222 VARIABLE mean LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME mean2_U SOURCE kernel.cpp:226 VARIABLE mean2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME var_U SOURCE kernel.cpp:230 VARIABLE var LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_208_p2 SOURCE kernel.cpp:231 VARIABLE add_ln231 LOOP l_sum_i12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln233_fu_248_p2 SOURCE kernel.cpp:233 VARIABLE sub_ln233 LOOP l_sum_i12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_fu_264_p2 SOURCE kernel.cpp:257 VARIABLE add_ln257 LOOP l_norm_i14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln260_fu_299_p2 SOURCE kernel.cpp:260 VARIABLE sub_ln260 LOOP l_norm_i14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln281_1_fu_98_p2 SOURCE kernel.cpp:281 VARIABLE add_ln281_1 LOOP VITIS_LOOP_281_1_VITIS_LOOP_282_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln281_fu_110_p2 SOURCE kernel.cpp:281 VARIABLE add_ln281 LOOP VITIS_LOOP_281_1_VITIS_LOOP_282_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln282_fu_174_p2 SOURCE kernel.cpp:282 VARIABLE add_ln282 LOOP VITIS_LOOP_281_1_VITIS_LOOP_282_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_S_k_0_k4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_fu_156_p2 SOURCE kernel.cpp:288 VARIABLE add_ln288 LOOP l_S_k_0_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_fu_170_p2 SOURCE kernel.cpp:290 VARIABLE add_ln290 LOOP l_S_k_0_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln289_fu_181_p2 SOURCE kernel.cpp:289 VARIABLE add_ln289 LOOP l_S_k_0_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_bias_i16_l_j15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln298_1_fu_124_p2 SOURCE kernel.cpp:298 VARIABLE add_ln298_1 LOOP l_bias_i16_l_j15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln298_fu_136_p2 SOURCE kernel.cpp:298 VARIABLE add_ln298 LOOP l_bias_i16_l_j15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_fu_164_p2 SOURCE kernel.cpp:299 VARIABLE add_ln299 LOOP l_bias_i16_l_j15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pow_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_fu_636_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515 VARIABLE b_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_1_fu_713_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515 VARIABLE b_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_12s_80ns_90_5_1_U248 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE Elog2_V LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_54s_6ns_54_5_1_U240 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:838 VARIABLE mul_ln838 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_71ns_4ns_75_5_1_U241 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_73ns_6ns_79_5_1_U242 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_24 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_83ns_6ns_89_5_1_U243 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_25 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_92ns_6ns_98_5_1_U244 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_26 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_87ns_6ns_93_5_1_U245 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_27 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_82ns_6ns_88_5_1_U246 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_28 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77ns_6ns_83_5_1_U247 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_29 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_1520_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1_fu_1525_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_4_fu_1490_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40ns_40ns_80_2_1_U249 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_30 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_fu_1587_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77s_54ns_130_5_1_U250 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_frac_l_V LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77s_55ns_130_5_1_U251 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE r_V_31 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U256 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U256 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_18_fu_1746_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455 VARIABLE ret_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_1_U252 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_16 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_diff_V_fu_1787_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_diff_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_33_fu_1862_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_3_1_U253 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_18 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_7_fu_1909_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_V_fu_1918_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z2P_m_1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_5_1_U254 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_20 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_9_fu_1986_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_V_fu_1995_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z1P_m_1_l_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_35_fu_2033_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_5_1_U255 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_23_fu_2076_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_1_fu_2082_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_2_fu_2088_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_V_fu_2102_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29 VARIABLE r_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_V_fu_2201_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186 VARIABLE out_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log0_lut_table_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log0_lut_table_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 63 BRAM 30 URAM 0}} exp_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_301_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515 VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_V_1_fu_323_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE e_frac_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_345_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U291 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U291 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_511_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_1_U287 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_42 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_diff_V_fu_559_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_diff_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_44_fu_635_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_3_1_U288 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_44 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_682_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_V_fu_691_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z2P_m_1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_5_1_U289 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_45 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_12_fu_759_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_V_fu_768_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z1P_m_1_l_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_46_fu_806_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_5_1_U290 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_49 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_41_fu_849_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_3_fu_855_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_4_fu_861_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_V_fu_875_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29 VARIABLE r_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_V_fu_978_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186 VARIABLE out_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 16 BRAM 5 URAM 0}} generic_tanh_float_s {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U294 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84 VARIABLE x LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_x_U295 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87 VARIABLE x_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_7_full_dsp_1_x_U303 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12 VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_x_U296 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100 VARIABLE add2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_x_U299 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100 VARIABLE div LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U297 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100 VARIABLE resultf_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_x_U299 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95 VARIABLE resultf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_x_U293 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_x_U298 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78 VARIABLE resultf LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 32 BRAM 5 URAM 0}} Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln312_1_fu_238_p2 SOURCE kernel.cpp:312 VARIABLE add_ln312_1 LOOP l_S_i_j_0_i17_l_j16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln312_fu_250_p2 SOURCE kernel.cpp:312 VARIABLE add_ln312 LOOP l_S_i_j_0_i17_l_j16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U323 SOURCE kernel.cpp:317 VARIABLE mul10_i LOOP l_S_i_j_0_i17_l_j16 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U324 SOURCE kernel.cpp:319 VARIABLE mul13_i LOOP l_S_i_j_0_i17_l_j16 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_314_p2 SOURCE kernel.cpp:313 VARIABLE add_ln313 LOOP l_S_i_j_0_i17_l_j16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 117 BRAM 35 URAM 0}} Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln334_1_fu_98_p2 SOURCE kernel.cpp:334 VARIABLE add_ln334_1 LOOP VITIS_LOOP_334_1_VITIS_LOOP_335_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln334_fu_110_p2 SOURCE kernel.cpp:334 VARIABLE add_ln334 LOOP VITIS_LOOP_334_1_VITIS_LOOP_335_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln335_fu_174_p2 SOURCE kernel.cpp:335 VARIABLE add_ln335 LOOP VITIS_LOOP_334_1_VITIS_LOOP_335_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_S_k_0_k5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_fu_156_p2 SOURCE kernel.cpp:341 VARIABLE add_ln341 LOOP l_S_k_0_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln343_fu_170_p2 SOURCE kernel.cpp:343 VARIABLE add_ln343 LOOP l_S_k_0_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln342_fu_181_p2 SOURCE kernel.cpp:342 VARIABLE add_ln342 LOOP l_S_k_0_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_bias_i19_l_j18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln351_1_fu_124_p2 SOURCE kernel.cpp:351 VARIABLE add_ln351_1 LOOP l_bias_i19_l_j18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln351_fu_136_p2 SOURCE kernel.cpp:351 VARIABLE add_ln351 LOOP l_bias_i19_l_j18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_fu_164_p2 SOURCE kernel.cpp:352 VARIABLE add_ln352 LOOP l_bias_i19_l_j18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_fu_129_p2 SOURCE kernel.cpp:206 VARIABLE add_ln206 LOOP l_S_i_j_0_i11_l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_1_fu_141_p2 SOURCE kernel.cpp:206 VARIABLE add_ln206_1 LOOP l_S_i_j_0_i11_l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_205_p2 SOURCE kernel.cpp:207 VARIABLE add_ln207 LOOP l_S_i_j_0_i11_l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_VITIS_LOOP_223_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_fu_62_p2 SOURCE kernel.cpp:223 VARIABLE add_ln223 LOOP VITIS_LOOP_223_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_VITIS_LOOP_227_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_62_p2 SOURCE kernel.cpp:227 VARIABLE add_ln227 LOOP VITIS_LOOP_227_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_l_j12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_fu_163_p2 SOURCE kernel.cpp:232 VARIABLE add_ln232 LOOP l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln233_fu_173_p2 SOURCE kernel.cpp:233 VARIABLE add_ln233 LOOP l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_l_mean_var_i13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_117_p2 SOURCE kernel.cpp:244 VARIABLE add_ln244 LOOP l_mean_var_i13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_l_j13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_154_p2 SOURCE kernel.cpp:258 VARIABLE add_ln258 LOOP l_j13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_fu_164_p2 SOURCE kernel.cpp:260 VARIABLE add_ln260 LOOP l_j13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME mean_U SOURCE kernel.cpp:222 VARIABLE mean LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME mean2_U SOURCE kernel.cpp:226 VARIABLE mean2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME var_U SOURCE kernel.cpp:230 VARIABLE var LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_208_p2 SOURCE kernel.cpp:231 VARIABLE add_ln231 LOOP l_sum_i12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln233_fu_248_p2 SOURCE kernel.cpp:233 VARIABLE sub_ln233 LOOP l_sum_i12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_fu_264_p2 SOURCE kernel.cpp:257 VARIABLE add_ln257 LOOP l_norm_i14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln260_fu_299_p2 SOURCE kernel.cpp:260 VARIABLE sub_ln260 LOOP l_norm_i14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U392 SOURCE kernel.cpp:381 VARIABLE v220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v221_U SOURCE kernel.cpp:383 VARIABLE v221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U387 SOURCE kernel.cpp:385 VARIABLE v222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v223_U SOURCE {} VARIABLE v223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U391 SOURCE kernel.cpp:389 VARIABLE v224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v225_U SOURCE kernel.cpp:391 VARIABLE v225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U387 SOURCE {} VARIABLE v226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v227_U SOURCE kernel.cpp:395 VARIABLE v227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U392 SOURCE kernel.cpp:397 VARIABLE v228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v229_U SOURCE kernel.cpp:399 VARIABLE v229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U387 SOURCE kernel.cpp:401 VARIABLE v230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_1_fu_495_p2 SOURCE kernel.cpp:179 VARIABLE add_ln179_1 LOOP l_gemm_i9_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U391 SOURCE kernel.cpp:179 VARIABLE add_ln179 LOOP l_gemm_i9_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U390 SOURCE kernel.cpp:182 VARIABLE sub_ln182 LOOP l_gemm_i9_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln183_fu_627_p2 SOURCE kernel.cpp:183 VARIABLE sub_ln183 LOOP l_gemm_i9_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_374_fu_598_p2 SOURCE kernel.cpp:182 VARIABLE empty_374 LOOP l_gemm_i9_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_535_p2 SOURCE kernel.cpp:180 VARIABLE add_ln180 LOOP l_gemm_i9_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln286_1_fu_642_p2 SOURCE kernel.cpp:286 VARIABLE add_ln286_1 LOOP l_gemm_i15_l_j14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln286_fu_654_p2 SOURCE kernel.cpp:286 VARIABLE add_ln286 LOOP l_gemm_i15_l_j14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln289_fu_740_p2 SOURCE kernel.cpp:289 VARIABLE sub_ln289 LOOP l_gemm_i15_l_j14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln290_fu_791_p2 SOURCE kernel.cpp:290 VARIABLE sub_ln290 LOOP l_gemm_i15_l_j14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_fu_682_p2 SOURCE kernel.cpp:287 VARIABLE add_ln287 LOOP l_gemm_i15_l_j14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_1_fu_806_p2 SOURCE kernel.cpp:339 VARIABLE add_ln339_1 LOOP l_gemm_i18_l_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_fu_818_p2 SOURCE kernel.cpp:339 VARIABLE add_ln339 LOOP l_gemm_i18_l_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln342_fu_885_p2 SOURCE kernel.cpp:342 VARIABLE sub_ln342 LOOP l_gemm_i18_l_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln343_fu_940_p2 SOURCE kernel.cpp:343 VARIABLE sub_ln343 LOOP l_gemm_i18_l_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln340_fu_846_p2 SOURCE kernel.cpp:340 VARIABLE add_ln340 LOOP l_gemm_i18_l_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 212 BRAM 665 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.13 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.62 seconds; current allocated memory: 1.961 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Bert_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for Bert_layer.
Execute         syn_report -model Bert_layer -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.73 MHz
Command       autosyn done; 57.86 sec.
Command     csynth_design done; 142.06 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 123.05 seconds. CPU system time: 5.53 seconds. Elapsed time: 142.06 seconds; current allocated memory: 1.516 GB.
Execute     cleanup_all 
Command     cleanup_all done; 0.24 sec.
