{
    "PDK": "gf180mcuD",
    "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
    "DESIGN_NAME": "rle1_enc_wrap",
    "VERILOG_FILES": [
	"dir::../../verilog/rtl/defines.v",
	"dir::../../verilog/rtl/rle1_enc.v",
	"dir::../../verilog/rtl/rle1_enc_wrap.v"
    ],
    "DESIGN_IS_CORE": 0,
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "CLOCK_PERIOD": 50.0,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 100 100",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PL_BASIC_PLACEMENT": 0,
    "PL_TARGET_DENSITY": 0.60,
    "FP_CORE_UTIL": 40,
    "MAX_FANOUT_CONSTRAINT": 4,
    "RT_MAX_LAYER": "Metal4",
    "VDD_NETS": [
	"vdd"
    ],
    "GND_NETS": [
	"vss"
    ],
    "BASE_SDC_FILE": "dir::base_rle1_enc.sdc",
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "RUN_CVC": 1,
    "QUIT_ON_LINTER_ERRORS": 0
}
