#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000020a91f5a5b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020a91e76f90 .scope module, "tb" "tb" 3 3;
 .timescale -9 -12;
v0000020a91e6b1c0_0 .var "ar_addr", 31 0;
v0000020a91e739d0_0 .net "ar_ready", 0 0, v0000020a91e772b0_0;  1 drivers
v0000020a91e73a70_0 .var "ar_valid", 0 0;
v0000020a91e74010_0 .var "clk", 0 0;
v0000020a91e73cf0_0 .net "r_data", 31 0, v0000020a91e6ae00_0;  1 drivers
v0000020a91e73750_0 .var "r_ready", 0 0;
v0000020a91e73e30_0 .net "r_resp", 1 0, v0000020a91e6af40_0;  1 drivers
v0000020a91e74150_0 .net "r_valid", 0 0, v0000020a91e6afe0_0;  1 drivers
v0000020a91e73d90_0 .var "rst", 0 0;
E_0000020a91e683a0 .event posedge, v0000020a91e42e60_0;
S_0000020a91e77120 .scope module, "dut" "cache" 3 16, 4 3 0, S_0000020a91e76f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "cpu_ar_addr";
    .port_info 3 /INPUT 1 "cpu_ar_valid";
    .port_info 4 /OUTPUT 1 "cpu_ar_ready";
    .port_info 5 /OUTPUT 32 "cpu_r_data";
    .port_info 6 /OUTPUT 2 "cpu_r_resp";
    .port_info 7 /OUTPUT 1 "cpu_r_valid";
    .port_info 8 /INPUT 1 "cpu_r_ready";
P_0000020a91e42a80 .param/l "ADDR_W" 0 4 3, +C4<00000000000000000000000000100000>;
P_0000020a91e42ab8 .param/l "DATA_W" 0 4 3, +C4<00000000000000000000000000100000>;
v0000020a91e42e60_0 .net "clk", 0 0, v0000020a91e74010_0;  1 drivers
v0000020a91f5aef0_0 .net "cpu_ar_addr", 31 0, v0000020a91e6b1c0_0;  1 drivers
v0000020a91e772b0_0 .var "cpu_ar_ready", 0 0;
v0000020a91e77350_0 .net "cpu_ar_valid", 0 0, v0000020a91e73a70_0;  1 drivers
v0000020a91e6ae00_0 .var "cpu_r_data", 31 0;
v0000020a91e6aea0_0 .net "cpu_r_ready", 0 0, v0000020a91e73750_0;  1 drivers
v0000020a91e6af40_0 .var "cpu_r_resp", 1 0;
v0000020a91e6afe0_0 .var "cpu_r_valid", 0 0;
v0000020a91e6b080_0 .var "pending", 0 0;
v0000020a91e6b120_0 .net "rst", 0 0, v0000020a91e73d90_0;  1 drivers
E_0000020a91e67720 .event posedge, v0000020a91e6b120_0, v0000020a91e42e60_0;
    .scope S_0000020a91e77120;
T_0 ;
    %wait E_0000020a91e67720;
    %load/vec4 v0000020a91e6b120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a91e772b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a91e6afe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020a91e6af40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020a91e6ae00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a91e6b080_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020a91e77350_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0000020a91e772b0_0;
    %nor/r;
    %and;
T_0.2;
    %assign/vec4 v0000020a91e772b0_0, 0;
    %load/vec4 v0000020a91e77350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.5, 9;
    %load/vec4 v0000020a91e772b0_0;
    %and;
T_0.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a91e6b080_0, 0;
T_0.3 ;
    %load/vec4 v0000020a91e6b080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a91e6afe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020a91e6af40_0, 0;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v0000020a91e6ae00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a91e6b080_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0000020a91e6afe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %load/vec4 v0000020a91e6aea0_0;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a91e6afe0_0, 0;
T_0.8 ;
T_0.7 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020a91e76f90;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a91e74010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a91e73d90_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0000020a91e76f90;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0000020a91e74010_0;
    %inv;
    %store/vec4 v0000020a91e74010_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020a91e76f90;
T_3 ;
    %vpi_call/w 3 25 "$dumpfile", "sim/waves.vcd" {0 0 0};
    %vpi_call/w 3 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020a91e76f90 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000020a91e76f90;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a91e6b1c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a91e73a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a91e73750_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000020a91e76f90;
T_5 ;
    %pushi/vec4 5, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020a91e683a0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a91e73d90_0, 0, 1;
    %wait E_0000020a91e683a0;
    %pushi/vec4 64, 0, 32;
    %assign/vec4 v0000020a91e6b1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a91e73a70_0, 0;
    %wait E_0000020a91e683a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a91e73a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a91e73750_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020a91e683a0;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a91e73750_0, 0;
    %pushi/vec4 5, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020a91e683a0;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %vpi_call/w 3 57 "$display", "[%0t] DONE. r_valid=%0d r_data=0x%08h", $time, v0000020a91e74150_0, v0000020a91e73cf0_0 {0 0 0};
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000020a91e76f90;
T_6 ;
    %delay 2000000, 0;
    %vpi_call/w 3 64 "$display", "[TIMEOUT] Ending sim." {0 0 0};
    %vpi_call/w 3 65 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench/tb_cache.sv";
    "src/cache.sv";
