# RISC-V PPA Study Architecture

## Directory Structure

```
riscv-ppa-study/
â”œâ”€â”€ WORKSPACE.bazel                 # Bazel workspace configuration
â”œâ”€â”€ MODULE.bazel                    # Bazel module dependencies
â”œâ”€â”€ BUILD.bazel                     # Root build file
â”œâ”€â”€ .bazelrc                        # Bazel configuration
â”œâ”€â”€ README.md                       # Project documentation
â”‚
â”œâ”€â”€ design/                         # Design artifacts (what we're studying)
â”‚   â”œâ”€â”€ software/                   # Software applications and benchmarks
â”‚   â”‚   â”œâ”€â”€ common/                 # Shared utilities and profiling
â”‚   â”‚   â”œâ”€â”€ fft/                    # FFT benchmark variants
â”‚   â”‚   â”œâ”€â”€ matrix_mult/            # Matrix multiplication workloads
â”‚   â”‚   â””â”€â”€ crypto/                 # Cryptographic workloads
â”‚   â”‚
â”‚   â””â”€â”€ hardware/                   # Hardware design and implementation
â”‚       â”œâ”€â”€ rtl/                    # RTL design and simulation
â”‚       â”‚   â”œâ”€â”€ cores/              # RISC-V core designs (Rocket, VexRiscv, CVA6)
â”‚       â”‚   â”œâ”€â”€ testbench/          # Universal parameterized testbench
â”‚       â”‚   â”œâ”€â”€ simulation/         # RTL simulation infrastructure
â”‚       â”‚   â””â”€â”€ common/             # Shared RTL components
â”‚       â”‚
â”‚       â””â”€â”€ physical/               # Physical implementation (PDK-dependent)
â”‚           â”œâ”€â”€ sky130/             # SkyWater 130nm implementation
â”‚           â”œâ”€â”€ generic/            # Generic/educational PDK
â”‚           â”œâ”€â”€ future_nodes/       # Advanced technology nodes
â”‚           â””â”€â”€ common/             # PDK-independent utilities
â”‚
â”œâ”€â”€ flows/                          # Process definitions (how designs flow through infrastructure)
â”‚   â”œâ”€â”€ main_study_flow.py          # Complete PPA study orchestration
â”‚   â”œâ”€â”€ software_flow.py            # Software compilation and execution
â”‚   â”œâ”€â”€ simulation_flow.py          # RTL simulation workflows
â”‚   â”œâ”€â”€ synthesis_flow.py           # Physical implementation workflows
â”‚   â”œâ”€â”€ analysis_flow.py            # Results analysis workflows
â”‚   â”‚
â”‚   â”œâ”€â”€ tasks/                      # Individual process steps
â”‚   â”œâ”€â”€ bazel/                      # Build process definitions
â”‚   â””â”€â”€ utils/                      # Flow utilities and common steps
â”‚
â”œâ”€â”€ infrastructure/                 # Infrastructure & environment (where we execute)
â”‚   â”œâ”€â”€ nix/                        # Reproducible tool environments
â”‚   â”œâ”€â”€ kubernetes/                 # Distributed compute orchestration
â”‚   â”œâ”€â”€ terraform/                  # Infrastructure provisioning
â”‚   â”œâ”€â”€ cloud-research/             # Research area for deployment tools
â”‚   â””â”€â”€ targets/                    # Hardware execution environments
â”‚
â”œâ”€â”€ analysis/                       # Results processing and outputs
â”‚   â”œâ”€â”€ scripts/                    # Analysis and visualization tools
â”‚   â”œâ”€â”€ data/                       # Raw measurement data (flow outputs)
â”‚   â””â”€â”€ targets/                    # Final study deliverables
â”‚
â”œâ”€â”€ docs/                           # Documentation
â”œâ”€â”€ third_party/                    # External dependencies
â””â”€â”€ configs/                        # Environment configurations
```

## Conceptual Model: Design â†’ Flows â†’ Infrastructure â†’ Targets

```mermaid
graph LR
    subgraph "ğŸ“‹ Design (What we study)"
        D1[Software Applications<br/>FFT, Matrix, Crypto]
        D2[Hardware Cores<br/>Rocket, VexRiscv, CVA6]
        D3[Technology Nodes<br/>Sky130, Generic, Future]
    end
    
    subgraph "ğŸ”„ Flows (How we study)"
        F1[Compilation Flow<br/>Rust â†’ RISC-V binaries]
        F2[Simulation Flow<br/>RTL + software â†’ traces]
        F3[Synthesis Flow<br/>RTL + PDK â†’ silicon]
        F4[Analysis Flow<br/>Results â†’ insights]
    end
    
    subgraph "ğŸ­ Infrastructure (Where we study)"
        I1[Nix Environment<br/>Reproducible tools]
        I2[Kubernetes Cluster<br/>Distributed compute]
        I3[Bazel Cache<br/>Build artifacts]
        I4[Prefect Workers<br/>Task execution]
    end
    
    subgraph "ğŸ¯ Targets (What we produce)"
        T1[3D PPA Visualizations<br/>Performance comparisons]
        T2[Design Recommendations<br/>Optimal configurations]
        T3[Scaling Studies<br/>Technology insights]
    end
    
    D1 -->|flows through| F1
    D2 -->|flows through| F2
    D3 -->|flows through| F3
    
    F1 -->|executes on| I1
    F2 -->|executes on| I2
    F3 -->|executes on| I3
    F4 -->|executes on| I4
    
    I1 -->|produces| T1
    I2 -->|produces| T2
    I3 -->|produces| T3
    
    style D1 fill:#e3f2fd
    style F1 fill:#f3e5f5
    style I1 fill:#e8f5e8
    style T1 fill:#fff8e1
```

## Tool Philosophy: Composition of Simple, Well-Defined Tools

```mermaid
graph LR
    subgraph "Unix Philosophy Applied"
        A["ğŸ”§ Nix<br/>Dependencies &<br/>Reproducible Envs"]
        B["ğŸ—ï¸ Bazel<br/>Builds &<br/>Intelligent Caching"]  
        C["ğŸ”„ Prefect<br/>Workflow<br/>Orchestration"]
        D["â˜¸ï¸ Kubernetes<br/>Distributed<br/>Computing"]
    end
    
    subgraph "Clean Interfaces"
        A -->|provides env| B
        B -->|builds artifacts| C  
        C -->|launches tasks| D
        D -->|schedules on| E["ğŸ’» Compute Resources"]
    end
    
    subgraph "Single Responsibilities"
        A1["âœ… Nix: Do ONE thing well<br/>â€¢ Reproducible environments<br/>â€¢ Dependency management<br/>â€¢ Version pinning"]
        
        B1["âœ… Bazel: Do ONE thing well<br/>â€¢ Build orchestration<br/>â€¢ Incremental compilation<br/>â€¢ Artifact caching"]
        
        C1["âœ… Prefect: Do ONE thing well<br/>â€¢ Workflow dependencies<br/>â€¢ Resource allocation<br/>â€¢ Monitoring & retries"]
        
        D1["âœ… Kubernetes: Do ONE thing well<br/>â€¢ Container scheduling<br/>â€¢ Resource management<br/>â€¢ Service discovery"]
    end
    
    subgraph "Composability Benefits"
        F1["ğŸ”„ Easy to Replace<br/>â€¢ Swap Bazel â†’ Buck2<br/>â€¢ Swap K8s â†’ Nomad<br/>â€¢ Swap Prefect â†’ Airflow"]
        
        F2["ğŸ› Easy to Debug<br/>â€¢ Each layer isolated<br/>â€¢ Clear responsibility<br/>â€¢ Simple interfaces"]
        
        F3["ğŸ“ˆ Easy to Scale<br/>â€¢ Add tools independently<br/>â€¢ No vendor lock-in<br/>â€¢ Incremental adoption"]
    end
    
    style A fill:#e3f2fd
    style B fill:#f3e5f5  
    style C fill:#e8f5e8
    style D fill:#fff8e1
    style A1 fill:#e3f2fd
    style B1 fill:#f3e5f5
    style C1 fill:#e8f5e8 
    style D1 fill:#fff8e1
```

## Prefect Pipeline Flow

```mermaid
graph TD
    A[Start PPA Study] --> B[Configure Study Parameters]
    B --> C[Compile Software Applications]
    
    C --> D1[Compile for Rocket + Baseline ISA]
    C --> D2[Compile for Rocket + Vector ISA] 
    C --> D3[Compile for VexRiscv + Baseline ISA]
    C --> D4[Compile for VexRiscv + Compressed ISA]
    C --> D5[Compile for CVA6 + All Extensions]
    
    D1 --> E1[Simulate on Rocket Core]
    D2 --> E1
    D3 --> E2[Simulate on VexRiscv Core]
    D4 --> E2
    D5 --> E3[Simulate on CVA6 Core]
    
    E1 --> F1[Generate Switching Activity - Rocket]
    E2 --> F2[Generate Switching Activity - VexRiscv]  
    E3 --> F3[Generate Switching Activity - CVA6]
    
    F1 --> G1[Synthesize Rocket + Sky130]
    F1 --> G2[Synthesize Rocket + Generic PDK]
    F2 --> G3[Synthesize VexRiscv + Sky130]
    F2 --> G4[Synthesize VexRiscv + Generic PDK]
    F3 --> G5[Synthesize CVA6 + Sky130]
    F3 --> G6[Synthesize CVA6 + Generic PDK]
    
    G1 --> H1[Place & Route - R+Sky130]
    G2 --> H2[Place & Route - R+Generic]
    G3 --> H3[Place & Route - V+Sky130]
    G4 --> H4[Place & Route - V+Generic]
    G5 --> H5[Place & Route - C+Sky130]
    G6 --> H6[Place & Route - C+Generic]
    
    H1 --> I[Power Analysis]
    H2 --> I
    H3 --> I
    H4 --> I
    H5 --> I
    H6 --> I
    
    E1 --> J[Performance Analysis]
    E2 --> J
    E3 --> J
    
    H1 --> K[Area Analysis]
    H2 --> K
    H3 --> K
    H4 --> K
    H5 --> K
    H6 --> K
    
    I --> L[Generate PPA Report]
    J --> L
    K --> L
    
    L --> M[3D Visualization & Analysis]
    M --> N[Design Space Recommendations]
    
    style A fill:#e1f5fe
    style L fill:#f3e5f5
    style M fill:#e8f5e8
    style N fill:#fff3e0
```

## Architecture Stack

```mermaid
graph TB
    subgraph "Analysis Layer"
        A1[3D PPA Visualization]
        A2[Design Space Analysis] 
        A3[Pareto Frontier Analysis]
        A4[Technology Scaling Studies]
    end
    
    subgraph "Orchestration Layer - Prefect"
        O1[Study Flow Controller]
        O2[Resource Management]
        O3[Task Dependencies]
        O4[Failure Handling & Retries]
        O5[Progress Monitoring]
    end
    
    subgraph "Build & Compilation Layer - Bazel"
        B1[Rust Software Builds]
        B2[Multi-target Compilation] 
        B3[ISA Extension Variants]
        B4[Dependency Management]
    end
    
    subgraph "Verification Layer"
        V1[Universal Testbench]
        V2[Core Interface Wrappers]
        V3[Stimulus Generation]
        V4[Performance Monitors]
        V5[Correctness Checkers]
    end
    
    subgraph "Hardware Design Layer" 
        HD1[Hardware Design - RTL Cores]
        HD2[Universal Testbench]
        HD3[Interface Wrappers]
        HD4[Simulation Models]
    end
    
    subgraph "Physical Implementation Layer"
        PI1[Synthesis (RTL â†’ Gates)]
        PI2[Place & Route]  
        PI3[Technology Mapping]
        PI4[Power/Timing Analysis]
    end
    
    subgraph "Technology Layer"
        T1[Sky130 PDK]
        T2[Generic PDK] 
        T3[Future Technology Nodes]
    end
    
    subgraph "Infrastructure Layer"
        I1[RISC-V Hardware Boards]
        I2[High-Memory Synthesis Servers]
        I3[GPU Simulation Accelerators]
        I4[Cloud Compute Resources]
    end
    
    A1 -.->|analyze| O1
    O1 -->|orchestrate| B1
    B1 -->|compile| V1
    V1 -->|verify| HD1
    HD1 -->|implement| PI1
    PI1 -->|layout| T1
    PI1 -->|layout| T2
    O2 -->|manage| I1
    O2 -->|manage| I2
    
    style A1 fill:#e3f2fd
    style O1 fill:#f3e5f5  
    style V1 fill:#e8f5e8
    style PI1 fill:#fff8e1
    style T1 fill:#fce4ec
```

## Core Design Principles

### Mental Model
**Design Artifacts** (the subject matter) â†’ **Process Flows** (the methodology) â†’ **Infrastructure** (the execution environment) â†’ **Target Results** (the deliverables)

### Tool Responsibilities
- **Nix**: Reproducible environments and dependency management
- **Bazel**: Build orchestration and intelligent caching  
- **Prefect**: Workflow execution and pipeline orchestration
- **Kubernetes**: Scalable distributed computing

### Key Architectural Benefits
- **Clean separation**: Design (what) vs Flows (how) vs Infrastructure (where) vs Targets (results)
- **Universal testbench**: Single verification environment for fair core comparison
- **PDK-separated physical implementation**: Technology-specific synthesis flows
- **Composable tools**: Each tool excels in its domain with clean interfaces
- **3D analysis space**: Core design Ã— PDK technology Ã— software workloads

### Implementation Philosophy
Following Unix philosophy: compose simple tools that do one thing exceptionally well, rather than building monolithic solutions. This trades implementation complexity (building custom tools) for operational complexity (managing multiple specialized tools).