/*
 * Defining registers address and its bit definitions of MAX77714
 *
 * Copyright (C) 2018 Maxim Integrated. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 */

#ifndef _MFD_MAX77714_H_
#define _MFD_MAX77714_H_

#include <linux/types.h>

/*PMIC-GPIO Registers*/
#define MAX77714_REG_INT_TOP	0x00
#define MAX77714_MASK_IRQ_GLBL	BIT(7)
#define MAX77714_MASK_IRQ_SD	BIT(6)
#define MAX77714_MASK_IRQ_LDO	BIT(5)
#define MAX77714_MASK_IRQ_GPIO	BIT(4)
#define MAX77714_MASK_IRQ_RTC	BIT(3)
#define MAX77714_MASK_IRQ_ONOFF	BIT(1)
#define MAX77714_MASK_IRQ	BIT(0)
#define MAX77714_SHIFT_RQ_GLBL	7
#define MAX77714_SHIFT_IRQ_SD	6
#define MAX77714_SHIFT_IRQ_LDO	5
#define MAX77714_SHIFT_IRQ_GPIO	4
#define MAX77714_SHIFT_IRQ_RTC	3
#define MAX77714_SHIFT_IRQ_ONOFF	1
#define MAX77714_SHIFT_IRQ	0

#define MAX77714_REG_INT_MBATTRST_TEMP	0x01
#define MAX77714_MASK_MBATTRESET_R	BIT(2)
#define MAX77714_MASK_TJALRM1_R	BIT(1)
#define MAX77714_MASK_TJALRM2_R	BIT(0)
#define MAX77714_SHIFT_MBATTRESET_R	2
#define MAX77714_SHIFT_TJALRM1_R	1
#define MAX77714_SHIFT_TJALRM2_R	0

#define MAX77714_REG_INT_LVL2_ONOFF	0x02
#define MAX77714_MASK_ACOK_R	BIT(5)
#define MAX77714_MASK_ACOK_F	BIT(4)
#define MAX77714_MASK_EN0_R	BIT(3)
#define MAX77714_MASK_EN0_F	BIT(2)
#define MAX77714_MASK_EN0_1SEC	BIT(1)
#define MAX77714_MASK_MRWRN	BIT(0)
#define MAX77714_SHIFT_ACOK_R	5
#define MAX77714_SHIFT_ACOK_F	4
#define MAX77714_SHIFT_EN0_R	3
#define MAX77714_SHIFT_EN0_F	2
#define MAX77714_SHIFT_EN0_1SEC	1
#define MAX77714_SHIFT_MRWRN	0

#define MAX77714_REG_INT_LVL2_SD0_3	0x03
#define MAX77714_MASK_SD0_OV_I	BIT(7)
#define MAX77714_MASK_SD0_UV_I	BIT(6)
#define MAX77714_MASK_SD1_OV_I	BIT(5)
#define MAX77714_MASK_SD1_UV_I	BIT(4)
#define MAX77714_MASK_SD2_OV_I	BIT(3)
#define MAX77714_MASK_SD2_UV_I	BIT(2)
#define MAX77714_MASK_SD3_OV_I	BIT(1)
#define MAX77714_MASK_SD3_UV_I	BIT(0)
#define MAX77714_SHIFT_SD0_OV_I	7
#define MAX77714_SHIFT_SD0_UV_I	6
#define MAX77714_SHIFT_SD1_OV_I	5
#define MAX77714_SHIFT_SD1_UV_I	4
#define MAX77714_SHIFT_SD2_OV_I	3
#define MAX77714_SHIFT_SD2_UV_I	2
#define MAX77714_SHIFT_SD3_OV_I	1
#define MAX77714_SHIFT_SD3_UV_I	0

#define MAX77714_REG_INT_LVL2_L0_7	0x04
#define MAX77714_MASK_IRQ_LVL2_7	BIT(7)
#define MAX77714_MASK_IRQ_LVL2_6	BIT(6)
#define MAX77714_MASK_IRQ_LVL2_5	BIT(5)
#define MAX77714_MASK_IRQ_LVL2_4	BIT(4)
#define MAX77714_MASK_IRQ_LVL2_3	BIT(3)
#define MAX77714_MASK_IRQ_LVL2_2	BIT(2)
#define MAX77714_MASK_IRQ_LVL2_1	BIT(1)
#define MAX77714_MASK_IRQ_LVL2_0	BIT(0)
#define MAX77714_SHIFT_IRQ_LVL2_7	7
#define MAX77714_SHIFT_IRQ_LVL2_6	6
#define MAX77714_SHIFT_IRQ_LVL2_5	5
#define MAX77714_SHIFT_IRQ_LVL2_4	4
#define MAX77714_SHIFT_IRQ_LVL2_3	3
#define MAX77714_SHIFT_IRQ_LVL2_2	2
#define MAX77714_SHIFT_IRQ_LVL2_1	1
#define MAX77714_SHIFT_IRQ_LVL2_0	0

#define MAX77714_REG_INT_LVL2_L8	0x05
#define MAX77714_MASK_IRQ_LVL	BIT(0)
#define MAX77714_SHIFT_IRQ_LVL	0

#define MAX77714_REG_INT_LVL2_GPIO	0x06
#define MAX77714_MASK_EDGE7	BIT(7)
#define MAX77714_MASK_EDGE6	BIT(6)
#define MAX77714_MASK_EDGE5	BIT(5)
#define MAX77714_MASK_EDGE4	BIT(4)
#define MAX77714_MASK_EDGE3	BIT(3)
#define MAX77714_MASK_EDGE2	BIT(2)
#define MAX77714_MASK_EDGE1	BIT(1)
#define MAX77714_MASK_EDGE0	BIT(0)
#define MAX77714_SHIFT_EDGE7	7
#define MAX77714_SHIFT_EDGE6	6
#define MAX77714_SHIFT_EDGE5	5
#define MAX77714_SHIFT_EDGE4	4
#define MAX77714_SHIFT_EDGE3	3
#define MAX77714_SHIFT_EDGE2	2
#define MAX77714_SHIFT_EDGE1	1
#define MAX77714_SHIFT_EDGE0	0

#define MAX77714_REG_INT_TOPM	0x07
#define MAX77714_MASK_IRQ_GLBLM	BIT(7)
#define MAX77714_MASK_IRQ_SDM	BIT(6)
#define MAX77714_MASK_IRQ_LDOM	BIT(5)
#define MAX77714_MASK_IRQ_GPIOM	BIT(4)
#define MAX77714_MASK_IRQ_RTCM	BIT(3)
#define MAX77714_MASK_IRQ_ONOFFM	BIT(1)
#define MAX77714_MASK_GLBLM	BIT(0)
#define MAX77714_SHIFT_IRQ_GLBLM	7
#define MAX77714_SHIFT_IRQ_SDM	6
#define MAX77714_SHIFT_IRQ_LDOM	5
#define MAX77714_SHIFT_IRQ_GPIOM	4
#define MAX77714_SHIFT_IRQ_RTCM	3
#define MAX77714_SHIFT_IRQ_ONOFFM	1
#define MAX77714_SHIFT_GLBLM	0

#define MAX77714_REG_INTM_MBATTRST_TEMP	0x08
#define MAX77714_MASK_MBATTRESETM	BIT(2)
#define MAX77714_MASK_TJALRM1M	BIT(1)
#define MAX77714_MASK_TJALRM2M	BIT(0)
#define MAX77714_SHIFT_MBATTRESETM	2
#define MAX77714_SHIFT_TJALRM1M	1
#define MAX77714_SHIFT_TJALRM2M	0

#define MAX77714_REG_INTM_ONOFF	0x09
#define MAX77714_MASK_ACOK_HIGHM	BIT(5)
#define MAX77714_MASK_ACOK_LOWM	BIT(4)
#define MAX77714_MASK_EN0_RM	BIT(3)
#define MAX77714_MASK_EN0_FM	BIT(2)
#define MAX77714_MASK_EN0_1SECM	BIT(1)
#define MAX77714_MASK_MRWRNM	BIT(0)

#define MAX77714_SHIFT_ACOK_HIGHM	5
#define MAX77714_SHIFT_ACOK_LOWM	4
#define MAX77714_SHIFT_EN0_RM	3
#define MAX77714_SHIFT_EN0_FM	2
#define MAX77714_SHIFT_EN0_1SECM	1
#define MAX77714_SHIFT_MRWRNM	0

#define MAX77714_REG_INTM_SD0_3	0x0A
#define MAX77714_MASK_SD0_OV_M	BIT(7)
#define MAX77714_MASK_SD0_UV_M	BIT(6)
#define MAX77714_MASK_SD1_OV_M	BIT(5)
#define MAX77714_MASK_SD1_UV_M	BIT(4)
#define MAX77714_MASK_SD2_OV_M	BIT(3)
#define MAX77714_MASK_SD2_UV_M	BIT(2)
#define MAX77714_MASK_SD3_OV_M	BIT(1)
#define MAX77714_MASK_SD3_UV_M	BIT(0)
#define MAX77714_SHIFT_SD0_OV_M	7
#define MAX77714_SHIFT_SD0_UV_M	6
#define MAX77714_SHIFT_SD1_OV_M	5
#define MAX77714_SHIFT_SD1_UV_M	4
#define MAX77714_SHIFT_SD2_OV_M	3
#define MAX77714_SHIFT_SD2_UV_M	2
#define MAX77714_SHIFT_SD3_OV_M	1
#define MAX77714_SHIFT_SD3_UV_M	0

#define MAX77714_REG_INT_MSK_L0_7	0x0B
#define MAX77714_MASK_IRQ_MSK_L7	BIT(7)
#define MAX77714_MASK_IRQ_MSK_L6	BIT(6)
#define MAX77714_MASK_IRQ_MSK_L5	BIT(5)
#define MAX77714_MASK_IRQ_MSK_L4	BIT(4)
#define MAX77714_MASK_IRQ_MSK_L3	BIT(3)
#define MAX77714_MASK_IRQ_MSK_L2	BIT(2)
#define MAX77714_MASK_IRQ_MSK_L1	BIT(1)
#define MAX77714_MASK_IRQ_MSK_L0	BIT(0)
#define MAX77714_SHIFT_IRQ_MSK_L7	7
#define MAX77714_SHIFT_IRQ_MSK_L6	6
#define MAX77714_SHIFT_IRQ_MSK_L5	5
#define MAX77714_SHIFT_IRQ_MSK_L4	4
#define MAX77714_SHIFT_IRQ_MSK_L3	3
#define MAX77714_SHIFT_IRQ_MSK_L2	2
#define MAX77714_SHIFT_IRQ_MSK_L1	1
#define MAX77714_SHIFT_IRQ_MSK_L0	0

#define MAX77714_REG_INT_MSK_L8	0x0C
#define MAX77714_MASK_IRQ_MSK_L8	BIT(0)
#define MAX77714_SHIFT_IRQ_MSK_L8	0

#define MAX77714_REG_STAT_MBATTRST_TEMP	0x0D
#define MAX77714_MASK_MBATTRESET_S	BIT(2)
#define MAX77714_MASK_TJALRM1	BIT(1)
#define MAX77714_MASK_TJALRM2	BIT(0)
#define MAX77714_SHIFT_MBATTRESET_S	2
#define MAX77714_SHIFT_TJALRM1	1
#define MAX77714_SHIFT_TJALRM2	0

#define MAX77714_REG_STAT_ONOFF	0x0E
#define MAX77714_MASK_EN0	BIT(1)
#define MAX77714_MASK_ACOK	BIT(0)
#define MAX77714_SHIFT_EN0	1
#define MAX77714_SHIFT_ACOK	0

#define MAX77714_REG_POERC0	0x10
#define MAX77714_MASK_RSTIN	BIT(7)
#define MAX77714_MASK_MBU	BIT(6)
#define MAX77714_MASK_MBO	BIT(5)
#define MAX77714_MASK_MBLSD	BIT(4)
#define MAX77714_MASK_TOVLD	BIT(3)
#define MAX77714_MASK_HDRST	BIT(2)
#define MAX77714_MASK_WTCHDG	BIT(1)
#define MAX77714_MASK_SHDN	BIT(0)
#define MAX77714_SHIFT_RSTIN	7
#define MAX77714_SHIFT_MBU	6
#define MAX77714_SHIFT_MBO	5
#define MAX77714_SHIFT_MBLSD	4
#define MAX77714_SHIFT_TOVLD	3
#define MAX77714_SHIFT_HDRST	2
#define MAX77714_SHIFT_WTCHDG	1
#define MAX77714_SHIFT_SHDN	0

#define MAX77714_REG_POERC1	0x11
#define MAX77714_MASK_32K_OK	BIT(1)
#define MAX77714_MASK_BRDY_OK	BIT(0)
#define MAX77714_SHIFT_32K_OK	1
#define MAX77714_SHIFT_BRDY_OK	0

#define MAX77714_REG_STAT_SD0_3	0x20
#define MAX77714_MASK_SD0_OV_S	BIT(7)
#define MAX77714_MASK_SD0_UV_S	BIT(6)
#define MAX77714_MASK_SD1_OV_S	BIT(5)
#define MAX77714_MASK_SD1_UV_S	BIT(4)
#define MAX77714_MASK_SD2_OV_S	BIT(3)
#define MAX77714_MASK_SD2_UV_S	BIT(2)
#define MAX77714_MASK_SD3_OV_S	BIT(1)
#define MAX77714_MASK_SD3_UV_S	BIT(0)
#define MAX77714_SHIFT_SD0_OV_S 7
#define MAX77714_SHIFT_SD0_UV_S 6
#define MAX77714_SHIFT_SD1_OV_S 5
#define MAX77714_SHIFT_SD1_UV_S 4
#define MAX77714_SHIFT_SD2_OV_S 3
#define MAX77714_SHIFT_SD2_UV_S 2
#define MAX77714_SHIFT_SD3_OV_S 1
#define MAX77714_SHIFT_SD3_UV_S 0

#define MAX77714_REG_32K_STATUS	0x30
#define MAX77714_MASK_SIOSCOK	BIT(5)
#define MAX77714_MASK_XOSCOK	BIT(4)
#define MAX77714_MASK_32KSOU	BIT(3)
#define MAX77714_MASK_RCE32KLOAD	0x06
#define MAX77714_MASK_CRYSTAL_CONFIG	BIT(0)
#define MAX77714_SHIFT_SIOSCOK	5
#define MAX77714_SHIFT_XOSCOK	4
#define MAX77714_SHIFT_32KSOU	3
#define MAX77714_SHIFT_RCE32KLOAD	1
#define MAX77714_SHIFT_CRYSTAL_CONFIG	0

#define MAX77714_REG_32K_CONFIG	0x31
#define MAX77714_MASK_XOSC_RETRY	BIT(4)
#define MAX77714_MASK_PWR_MD_32k	0x06
#define MAX77714_MASK_32KSOURCE_OTP	BIT(0)
#define MAX77714_SHIFT_XOSC_RETRY	4
#define MAX77714_SHIFT_PWR_MD_32k	1
#define MAX77714_SHIFT_32KSOURCE_OTP	0

#define MAX77714_REG_CNFG_GLBL1	0x90
#define MAX77714_MASK_MBLPD	BIT(6)
#define MAX77714_MASK_MBATT_RESET_HYS	0x30
#define MAX77714_MASK_MBATT_RESET	0x0E
#define MAX77714_MASK_MBATT_RSTEN	BIT(0)
#define MAX77714_SHIFT_MBLPD	6
#define MAX77714_SHIFT_MBATT_RESET_HYS	4
#define MAX77714_SHIFT_MBATT_RESET	1
#define MAX77714_SHIFT_MBATT_RSTEN	0

#define MAX77714_REG_CNFG_GLBL2	0x91
#define MAX77714_MASK_GLBL_LPM	BIT(4)
#define MAX77714_MASK_WDTSLPC	BIT(3)
#define MAX77714_MASK_WDTEN	BIT(2)
#define MAX77714_MASK_TWD	0x03
#define MAX77714_SHIFT_GLBL_LPM	4
#define MAX77714_SHIFT_WDTSLPC	3
#define MAX77714_SHIFT_WDTEN	2
#define MAX77714_SHIFT_TWD	0

#define MAX77714_SHIFT_TWD_2S	0
#define MAX77714_SHIFT_TWD_16S	1
#define MAX77714_SHIFT_TWD_64S	2
#define MAX77714_SHIFT_TWD_128S	3

#define MAX77714_REG_CNFG_GLBL3	0x92
#define MAX77714_MASK_SRCFPS0	BIT(4)
#define MAX77714_MASK_ENFPS0	BIT(3)
#define MAX77714_MASK_SRCFPS1	BIT(2)
#define MAX77714_MASK_ENFPS1	BIT(1)
#define MAX77714_MASK_WDTC	BIT(0)
#define MAX77714_SHIFT_SRCFPS0	4
#define MAX77714_SHIFT_ENFPS0	3
#define MAX77714_SHIFT_SRCFPS1	2
#define MAX77714_SHIFT_ENFPS1	1
#define MAX77714_SHIFT_WDTC	0

#define MAX77714_REG_CNFG1_ONOFF	0x93
#define MAX77714_MASK_SFT_RST	BIT(6)
#define MAX77714_MASK_MRT	0x38
#define MAX77714_MASK_SLPEN	BIT(2)
#define MAX77714_MASK_PWR_OFF	BIT(1)
#define MAX77714_MASK_EN0DLY	BIT(0)
#define MAX77714_SHIFT_SFT_RST	6
#define MAX77714_SHIFT_MRT	3
#define MAX77714_SHIFT_SLPEN	2
#define MAX77714_SHIFT_PWR_OFF	1
#define MAX77714_SHIFT_EN0DLY	0

#define MAX77714_MASK_FPS_SHDN_EVENT MAX77714_MASK_SFT_RST|MAX77714_MASK_PWR_OFF

#define MAX77714_REG_CNFG2_ONOFF	0x94
#define MAX77714_MASK_MR_RST_WK	BIT(7)
#define MAX77714_MASK_SFT_RST_WK	BIT(6)
#define MAX77714_MASK_WD_RST_WK	BIT(5)
#define MAX77714_MASK_WK_ACOK	BIT(4)
#define MAX77714_MASK_WK_MBATT	BIT(3)
#define MAX77714_MASK_WK_ALARM1R	BIT(2)
#define MAX77714_MASK_WK_ALARM2R	BIT(1)
#define MAX77714_MASK_WK_EN0	BIT(0)
#define MAX77714_SHIFT_MR_RST_WK	7
#define MAX77714_SHIFT_SFT_RST_WK	6
#define MAX77714_SHIFT_WD_RST_WK	5
#define MAX77714_SHIFT_WK_ACOK	4
#define MAX77714_SHIFT_WK_MBATT	3
#define MAX77714_SHIFT_WK_ALARM1R	2
#define MAX77714_SHIFT_WK_ALARM2R	1
#define MAX77714_SHIFT_WK_EN0	0

#define MAX77714_REG_MSTR_PU_PD	0x95
#define MAX77714_MASK_MSTR_PU	0x70
#define MAX77714_MASK_MSTR_PD	0x07
#define MAX77714_SHIFT_MSTR_PU	4
#define MAX77714_SHIFT_MSTR_PD	0

#define MAX77714_REG_MSTR_SLPENTRY_EXIT	0x96
#define MAX77714_MASK_MSTR_SLPENTY	0x70
#define MAX77714_MASK_MSTR_SLPEXT	0x07
#define MAX77714_SHIFT_MSTR_SLPENTY	4
#define MAX77714_SHIFT_MSTR_SLPEXT	0

#define MAX77714_REG_BUCK_PWR_MD	0x97
#define MAX77714_MASK_PWR_MD_SD3	0xC0
#define MAX77714_MASK_PWR_MD_SD2	0x30
#define MAX77714_MASK_PWR_MD_SD1	0x0C
#define MAX77714_MASK_PWR_MD_SD0	0x03
#define MAX77714_SHIFT_PWR_MD_SD3	6
#define MAX77714_SHIFT_PWR_MD_SD2	4
#define MAX77714_SHIFT_PWR_MD_SD1	2
#define MAX77714_SHIFT_PWR_MD_SD0	0

#define MAX77714_REG_LDO_PWR_MD0_3	0x98
#define MAX77714_MASK_PWR_MD_L0	0xC0
#define MAX77714_MASK_PWR_MD_L1	0x30
#define MAX77714_MASK_PWR_MD_L2	0x0C
#define MAX77714_MASK_PWR_MD_L3	0x03
#define MAX77714_SHIFT_PWR_MD_L0	6
#define MAX77714_SHIFT_PWR_MD_L1	4
#define MAX77714_SHIFT_PWR_MD_L2	2
#define MAX77714_SHIFT_PWR_MD_L3	0

#define MAX77714_REG_LDO_PWR_MD4_7	0x99
#define MAX77714_MASK_PWR_MD_L4	0xC0
#define MAX77714_MASK_PWR_MD_L5	0x30
#define MAX77714_MASK_PWR_MD_L6	0x0C
#define MAX77714_MASK_PWR_MD_L7	0x03
#define MAX77714_SHIFT_PWR_MD_L4	6
#define MAX77714_SHIFT_PWR_MD_L5	4
#define MAX77714_SHIFT_PWR_MD_L6	2
#define MAX77714_SHIFT_PWR_MD_L7	0

#define MAX77714_REG_LDO_PWR_MD8	0x9A
#define MAX77714_MASK_PWR_MD_L8	0x03
#define MAX77714_SHIFT_PWR_MD_L8	0

#define MAX77714_MASK_FPS_SRC	0xC0
#define MAX77714_MASK_FPS_UPSLT	0x38
#define MAX77714_MASK_FPS_DNSLT	0x07
#define MAX77714_SHIFT_FPS_SRC	0x6
#define MAX77714_SHIFT_FPS_UPSLT	3
#define MAX77714_SHIFT_FPS_DNSLT	0

#define MAX77714_REG_FPS_L0	0x9B
#define MAX77714_MASK_FPSSRC_L0	0xC0
#define MAX77714_MASK_LDO0UPSLT	0x38
#define MAX77714_MASK_LDO0DNSLT	0x07
#define MAX77714_SHIFT_FPSSRC_L0	6
#define MAX77714_SHIFT_LDO0UPSLT	3
#define MAX77714_SHIFT_LDO0DNSLT	0

#define MAX77714_REG_FPS_L1	0x9C
#define MAX77714_MASK_FPSSRC_L1	0xC0
#define MAX77714_MASK_LDO1UPSLT	0x38
#define MAX77714_MASK_LDO1DNSLT	0x07
#define MAX77714_SHIFT_FPSSRC_L1	6
#define MAX77714_SHIFT_LDO1UPSLT	3
#define MAX77714_SHIFT_LDO1DNSLT	0

#define MAX77714_REG_FPS_L2	0x9D
#define MAX77714_MASK_FPSSRC_L2	0xC0
#define MAX77714_MASK_LDO2UPSLT	0x38
#define MAX77714_MASK_LDO2DNSLT	0x07
#define MAX77714_SHIFT_FPSSRC_L2	6
#define MAX77714_SHIFT_LDO2UPSLT	3
#define MAX77714_SHIFT_LDO2DNSLT	0

#define MAX77714_REG_FPS_L3	0x9E
#define MAX77714_MASK_FPSSRC_L3	0xC0
#define MAX77714_MASK_LDO3UPSLT	0x38
#define MAX77714_MASK_LDO3DNSLT	0x07
#define MAX77714_SHIFT_FPSSRC_L3	6
#define MAX77714_SHIFT_LDO3UPSLT	3
#define MAX77714_SHIFT_LDO3DNSLT	0

#define MAX77714_REG_FPS_L4	0x9F
#define MAX77714_MASK_FPSSRC_L4	0xC0
#define MAX77714_MASK_LDO4UPSLT	0x38
#define MAX77714_MASK_LDO4DNSLT	0x07
#define MAX77714_SHIFT_FPSSRC_L4	6
#define MAX77714_SHIFT_LDO4UPSLT	3
#define MAX77714_SHIFT_LDO4DNSLT	0

#define MAX77714_REG_FPS_L5	0xA0
#define MAX77714_MASK_FPSSRC_L5	0xC0
#define MAX77714_MASK_LDO5UPSLT	0x38
#define MAX77714_MASK_LDO5DNSLT	0x07
#define MAX77714_SHIFT_FPSSRC_L5	6
#define MAX77714_SHIFT_LDO5UPSLT	3
#define MAX77714_SHIFT_LDO5DNSLT	0

#define MAX77714_REG_FPS_L6	0xA1
#define MAX77714_MASK_FPSSRC_L6	0xC0
#define MAX77714_MASK_LDO6UPSLT	0x38
#define MAX77714_MASK_LDO6DNSLT	0x07
#define MAX77714_SHIFT_FPSSRC_L6	6
#define MAX77714_SHIFT_LDO6UPSLT	3
#define MAX77714_SHIFT_LDO6DNSLT	0

#define MAX77714_REG_FPS_L7	0xA2
#define MAX77714_MASK_FPSSRC_L7	0xC0
#define MAX77714_MASK_LDO7UPSLT	0x38
#define MAX77714_MASK_LDO7DNSLT	0x07
#define MAX77714_SHIFT_FPSSRC_L7	6
#define MAX77714_SHIFT_LDO7UPSLT	3
#define MAX77714_SHIFT_LDO7DNSLT	0

#define MAX77714_REG_FPS_L8	0xA3
#define MAX77714_MASK_FPSSRC_L8	0xC0
#define MAX77714_MASK_LDO8UPSLT	0x38
#define MAX77714_MASK_LDO8DNSLT	0x07
#define MAX77714_SHIFT_FPSSRC_L8	6
#define MAX77714_SHIFT_LDO8UPSLT	3
#define MAX77714_SHIFT_LDO8DNSLT	0

#define MAX77714_REG_FPS_SD0	0xA4
#define MAX77714_MASK_FPSSRC_SD0	0xC0
#define MAX77714_MASK_SD0UPSLT	0x38
#define MAX77714_MASK_SD0DNSLT	0x07
#define MAX77714_SHIFT_FPSSRC_SD0	6
#define MAX77714_SHIFT_SD0UPSLT	3
#define MAX77714_SHIFT_SD0DNSLT	0

#define MAX77714_REG_FPS_SD1	0xA5
#define MAX77714_MASK_FPSSRC_SD1	0xC0
#define MAX77714_MASK_SD1UPSLT	0x38
#define MAX77714_MASK_SD1DNSLT	0x07
#define MAX77714_SHIFT_FPSSRC_SD1	6
#define MAX77714_SHIFT_SD1UPSLT	3
#define MAX77714_SHIFT_SD1DNSLT	0

#define MAX77714_REG_FPS_SD2	0xA6
#define MAX77714_MASK_FPSSRC_SD2	0xC0
#define MAX77714_MASK_SD2UPSLT	0x38
#define MAX77714_MASK_SD2DNSLT	0x07
#define MAX77714_SHIFT_FPSSRC_SD2	6
#define MAX77714_SHIFT_SD2UPSLT	3
#define MAX77714_SHIFT_SD2DNSLT	0

#define MAX77714_REG_FPS_SD3	0xA7
#define MAX77714_MASK_FPSSRC_SD3	0xC0
#define MAX77714_MASK_SD3UPSLT	0x38
#define MAX77714_MASK_SD3DNSLT	0x07
#define MAX77714_SHIFT_FPSSRC_SD3	6
#define MAX77714_SHIFT_SD3UPSLT	3
#define MAX77714_SHIFT_SD3DNSLT	0

#define MAX77714_REG_FPS_GPIO0	0xA8
#define MAX77714_MASK_FPSSRC_GPIO0	0xC0
#define MAX77714_MASK_GPIO0UPSLT	0x38
#define MAX77714_MASK_GPIO0DNSLT	0x07
#define MAX77714_SHIFT_FPSSRC_GPIO0	6
#define MAX77714_SHIFT_GPIO0UPSLT	3
#define MAX77714_SHIFT_GPIO0DNSLT	0

#define MAX77714_REG_FPS_GPIO1	0xA9
#define MAX77714_MASK_FPSSRC_GPIO1	0xC0
#define MAX77714_MASK_GPIO1UPSLT	0x38
#define MAX77714_MASK_GPIO1DNSLT	0x07
#define MAX77714_SHIFT_FPSSRC_GPIO1	6
#define MAX77714_SHIFT_GPIO1UPSLT	3
#define MAX77714_SHIFT_GPI10DNSLT	0

#define MAX77714_REG_FPS_GPIO2	0xAA
#define MAX77714_MASK_FPSSRC_GPIO2	0xC0
#define MAX77714_MASK_GPIO2UPSLT	0x38
#define MAX77714_MASK_GPIO2DNSLT	0x07
#define MAX77714_SHIFT_FPSSRC_GPIO2	6
#define MAX77714_SHIFT_GPIO2UPSLT	3
#define MAX77714_SHIFT_GPI20DNSLT	0

#define MAX77714_REG_FPS_GPIO7	0xAB
#define MAX77714_MASK_FPSSRC_GPIO7	0xC0
#define MAX77714_MASK_GPIO7UPSLT	0x38
#define MAX77714_MASK_GPIO7DNSLT	0x07
#define MAX77714_SHIFT_FPSSRC_GPIO7	6
#define MAX77714_SHIFT_GPIO7UPSLT	3
#define MAX77714_SHIFT_GPI70DNSLT	0

#define MAX77714_REG_FPS_RSTIO	0xAC
#define MAX77714_MASK_FPSSRC_RSTIO0	0xC0
#define MAX77714_MASK_RSTIOUPSLT	0x38
#define MAX77714_MASK_RSTIODNSLT	0x07
#define MAX77714_SHIFT_FPSSRC_RSTOIO	6
#define MAX77714_SHIFT_RSTIOUPSLT	3
#define MAX77714_SHIFT_RSTIODNSLT	0

/* BUCK */
#define MAX77714_REG_CNFG1_SD0	0x40
#define MAX77714_MASK_VOUT_SD0	0x7F
#define MAX77714_SHIFT_VOUT_SD0	0

#define MAX77714_REG_CNFG1_SD1	0x41
#define MAX77714_MASK_VOUT_SD1	0x7F
#define MAX77714_SHIFT_VOUT_SD1	0

#define MAX77714_REG_CNFG1_SD2	0x42
#define MAX77714_MASK_VOUT_SD2	0xFF
#define MAX77714_SHIFT_VOUT_SD2	0

#define MAX77714_REG_CNFG1_SD3	0x43
#define MAX77714_MASK_VOUT_SD3	0xFF
#define MAX77714_SHIFT_VOUT_SD3	0

#define MAX77714_SD_CFG_ADDIS_MASK	BIT(1)
#define MAX77714_SD_CFG_ADDIS_ENABLE	BIT(1)

#define MAX77714_REG_CNFG2_SD0	0x44
#define MAX77714_MASK_SD0_SSRAMP	BIT(5)
#define MAX77714_MASK_SD0FSREN	BIT(2)
#define MAX77714_MASK_SD0ADDIS	BIT(1)
#define MAX77714_MASK_SD0FPWMEN	BIT(0)
#define MAX77714_SHIFT_SD0_SSRAMP	5
#define MAX77714_SHIFT_SD0FSREN	2
#define MAX77714_SHIFT_SD0ADDIS	1
#define MAX77714_SHIFT_SD0FPWMEN	0

#define MAX77714_REG_CNFG3_SD0	0x45
#define MAX77714_MASK_SD0_BO_THR	0xC0(
#define MAX77714_MASK_SD0_BO_HYS	0x30
#define MAX77714_MASK_SD0_BO_PR	0x06
#define MAX77714_MASK_SD0_OV_THR	BIT(0)
#define MAX77714_SHIFT_SD0_BO_THR	6
#define MAX77714_SHIFT_SD0_BO_HYS	4
#define MAX77714_SHIFT_SD0_BO_PR	1
#define MAX77714_SHIFT_SD0_OV_THR	0

#define MAX77714_REG_CNFG2_SD1	0x46
#define MAX77714_MASK_SD1_SSRAMP	BIT(5)
#define MAX77714_MASK_SD1FSREN	BIT(2)
#define MAX77714_MASK_SD1ADDIS	BIT(1)
#define MAX77714_MASK_SD1FPWMEN	BIT(0)
#define MAX77714_SHIFT_SD1_SSRAMP	5
#define MAX77714_SHIFT_SD1FSREN	2
#define MAX77714_SHIFT_SD1ADDIS	1
#define MAX77714_SHIFT_SD1FPWMEN	0

#define MAX77714_REG_CNFG3_SD1	0x47
#define MAX77714_MASK_SD1_BO_THR	0xC0
#define MAX77714_MASK_SD1_BO_HYS	0x30
#define MAX77714_MASK_SD1_BO_PR	0x06
#define MAX77714_MASK_SD1_OV_THR	BIT(0)
#define MAX77714_SHIFT_SD1_BO_THR	6
#define MAX77714_SHIFT_SD1_BO_HYS	4
#define MAX77714_SHIFT_SD1_BO_PR	1
#define MAX77714_SHIFT_SD1_OV_THR	0

#define MAX77714_REG_CNFG2_SD2	0x48
#define MAX77714_MASK_SD2_SSRAMP	BIT(5)
#define MAX77714_MASK_SD2FSREN	BIT(2)
#define MAX77714_MASK_SD2ADDIS	BIT(1)
#define MAX77714_MASK_SD2FPWMEN	BIT(0)
#define MAX77714_SHIFT_SD2_SSRAMP	5
#define MAX77714_SHIFT_SD2FSREN	2
#define MAX77714_SHIFT_SD2ADDIS	1
#define MAX77714_SHIFT_SD2FPWMEN	0

#define MAX77714_REG_CNFG3_SD2	0x49
#define MAX77714_MASK_SD2_BO_THR	0xC0
#define MAX77714_MASK_SD2_BO_HYS	0x30
#define MAX77714_MASK_SD2_BO_PR	0x06
#define MAX77714_MASK_SD2_OV_THR	BIT(0)
#define MAX77714_SHIFT_SD2_BO_THR	6
#define MAX77714_SHIFT_SD2_BO_HYS	4
#define MAX77714_SHIFT_SD2_BO_PR	1
#define MAX77714_SHIFT_SD2_OV_THR	0

#define MAX77714_REG_CNFG2_SD3	0x4A
#define MAX77714_MASK_SD3_SSRAMP	BIT(5)
#define MAX77714_MASK_SD3FSREN	BIT(2)
#define MAX77714_MASK_SD3ADDIS	BIT(1)
#define MAX77714_MASK_SD3FPWMEN	BIT(0)
#define MAX77714_SHIFT_SD3_SSRAMP	5
#define MAX77714_SHIFT_SD3FSREN	2
#define MAX77714_SHIFT_SD3ADDIS	1
#define MAX77714_SHIFT_SD3FPWMEN	0

#define MAX77714_REG_CNFG3_SD3	0x4B
#define MAX77714_MASK_SD3_BO_THR	0xC0
#define MAX77714_MASK_SD3_BO_HYS	0x30
#define MAX77714_MASK_SD3_BO_PR	0x06
#define MAX77714_MASK_SD3_OV_THR	BIT(0)
#define MAX77714_SHIFT_SD3_BO_THR	6
#define MAX77714_SHIFT_SD3_BO_HYS	4
#define MAX77714_SHIFT_SD3_BO_PR	1
#define MAX77714_SHIFT_SD3_OV_THR	0

#define MAX77714_REG_LDO_CNFG1_L0	0x50
#define MAX77714_MASK_VOUT_LDO_L0	0x3F
#define MAX77714_SHIFT_VOUT_LDO_L0	0

#define MAX77714_REG_LDO_CNFG2_L0	0x51
#define MAX77714_MASK_OVCLMP_EN_L0	BIT(7)
#define MAX77714_MASK_ALPM_EN_L0	BIT(6)
#define MAX77714_MASK_POK_L0	BIT(3)
#define MAX77714_MASK_ADE_L0	BIT(1)
#define MAX77714_MASK_SS_L0	BIT(0)
#define MAX77714_SHIFT_OVCLMP_EN_L0	7
#define MAX77714_SHIFT_ALPM_EN_L0	6
#define MAX77714_SHIFT_POK_L0	3
#define MAX77714_SHIFT_ADE_L0	1
#define MAX77714_SHIFT_SS_L0	0

#define MAX77714_REG_LDO_CNFG1_L1	0x52
#define MAX77714_MASK_VOUT_LDO_L1	0x3F
#define MAX77714_SHIFT_VOUT_LDO_L1	0

#define MAX77714_REG_LDO_CNFG2_L1	0x53
#define MAX77714_MASK_OVCLMP_EN_L1	BIT(7)
#define MAX77714_MASK_ALPM_EN_L1	BIT(6)
#define MAX77714_MASK_POK_L1	BIT(3)
#define MAX77714_MASK_ADE_L1	BIT(1)
#define MAX77714_MASK_SS_L1	BIT(0)
#define MAX77714_SHIFT_OVCLMP_EN_L1	7
#define MAX77714_SHIFT_ALPM_EN_L1	6
#define MAX77714_SHIFT_POK_L1	3
#define MAX77714_SHIFT_ADE_L1	1
#define MAX77714_SHIFT_SS_L1	0

#define MAX77714_REG_LDO_CNFG1_L2	0x54
#define MAX77714_MASK_VOUT_LDO_L2	0x3F
#define MAX77714_SHIFT_VOUT_LDO_L2	0

#define MAX77714_REG_LDO_CNFG2_L2	0x55
#define MAX77714_MASK_OVCLMP_EN_L2	BIT(7)
#define MAX77714_MASK_ALPM_EN_L2	BIT(6)
#define MAX77714_MASK_COMP_L2	0x30
#define MAX77714_MASK_POK_L2	BIT(3)
#define MAX77714_MASK_ADE_L2	BIT(1)
#define MAX77714_MASK_SS_L2	BIT(0)
#define MAX77714_SHIFT_OVCLMP_EN_L2	7
#define MAX77714_SHIFT_ALPM_EN_L2	6
#define MAX77714_SHIFT_COMP_L2	4
#define MAX77714_SHIFT_POK_L2	3
#define MAX77714_SHIFT_ADE_L2	1
#define MAX77714_SHIFT_SS_L2	0

#define MAX77714_REG_LDO_CNFG1_L3	0x56
#define MAX77714_MASK_VOUT_LDO_L3	0x3F
#define MAX77714_SHIFT_VOUT_LDO_L3	0

#define MAX77714_REG_LDO_CNFG2_L3	0x57
#define MAX77714_MASK_OVCLMP_EN_L3	BIT(7)
#define MAX77714_MASK_ALPM_EN_L3	BIT(6)
#define MAX77714_MASK_COMP_L3	0x30
#define MAX77714_MASK_POK_L3	BIT(3)
#define MAX77714_MASK_ADE_L3	BIT(1)
#define MAX77714_MASK_SS_L3	BIT(0)
#define MAX77714_SHIFT_OVCLMP_EN_L3	7
#define MAX77714_SHIFT_ALPM_EN_L3	6
#define MAX77714_SHIFT_COMP_L3	4
#define MAX77714_SHIFT_POK_L3	3
#define MAX77714_SHIFT_ADE_L3	1
#define MAX77714_SHIFT_SS_L3	0

#define MAX77714_REG_LDO_CNFG1_L4	0x58
#define MAX77714_MASK_VOUT_LDO_L4	0x3F
#define MAX77714_SHIFT_VOUT_LDO_L4	0

#define MAX77714_REG_LDO_CNFG2_L4	0x59
#define MAX77714_MASK_OVCLMP_EN_L4	BIT(7)
#define MAX77714_MASK_ALPM_EN_L4	BIT(6)
#define MAX77714_MASK_COMP_L4	0x30
#define MAX77714_MASK_POK_L4	BIT(3)
#define MAX77714_MASK_ADE_L4	BIT(1)
#define MAX77714_MASK_SS_L4	BIT(0)
#define MAX77714_SHIFT_OVCLMP_EN_L4	7
#define MAX77714_SHIFT_ALPM_EN_L4	6
#define MAX77714_SHIFT_COMP_L4	4
#define MAX77714_SHIFT_POK_L4	3
#define MAX77714_SHIFT_ADE_L4	1
#define MAX77714_SHIFT_SS_L4	0

#define MAX77714_REG_LDO_CNFG1_L5	0x5A
#define MAX77714_MASK_VOUT_LDO_L5	0x3F
#define MAX77714_SHIFT_VOUT_LDO_L5	0

#define MAX77714_REG_LDO_CNFG2_L5	0x5B
#define MAX77714_MASK_OVCLMP_EN_L5	BIT(7)
#define MAX77714_MASK_ALPM_EN_L5	BIT(6)
#define MAX77714_MASK_COMP_L5	0x30
#define MAX77714_MASK_POK_L5	BIT(3)
#define MAX77714_MASK_ADE_L5	BIT(1)
#define MAX77714_MASK_SS_L5	BIT(0)
#define MAX77714_SHIFT_OVCLMP_EN_L5	7
#define MAX77714_SHIFT_ALPM_EN_L5	6
#define MAX77714_SHIFT_COMP_L5	4
#define MAX77714_SHIFT_POK_L5	3
#define MAX77714_SHIFT_ADE_L5	1
#define MAX77714_SHIFT_SS_L5	0

#define MAX77714_REG_LDO_CNFG1_L6	0x5C
#define MAX77714_MASK_VOUT_LDO_L6	0x3F
#define MAX77714_SHIFT_VOUT_LDO_L6	0

#define MAX77714_REG_LDO_CNFG2_L6	0x5D
#define MAX77714_MASK_OVCLMP_EN_L6	BIT(7)
#define MAX77714_MASK_ALPM_EN_L6	BIT(6)
#define MAX77714_MASK_COMP_L6	0x30
#define MAX77714_MASK_POK_L6	BIT(3)
#define MAX77714_MASK_ADE_L6	BIT(1)
#define MAX77714_MASK_SS_L6	BIT(0)
#define MAX77714_SHIFT_OVCLMP_EN_L6	7
#define MAX77714_SHIFT_ALPM_EN_L6	6
#define MAX77714_SHIFT_COMP_L6	4
#define MAX77714_SHIFT_POK_L6	3
#define MAX77714_SHIFT_ADE_L6	1
#define MAX77714_SHIFT_SS_L6	0

#define MAX77714_REG_LDO_CNFG1_L7	0x5E
#define MAX77714_MASK_VOUT_LDO_L7	0x3F
#define MAX77714_SHIFT_VOUT_LDO_L7	0

#define MAX77714_REG_LDO_CNFG2_L7	0x5F
#define MAX77714_MASK_OVCLMP_EN_L7	BIT(7)
#define MAX77714_MASK_ALPM_EN_L7	BIT(6)
#define MAX77714_MASK_COMP_L7	0x30
#define MAX77714_MASK_POK_L7	BIT(3)
#define MAX77714_MASK_ADE_L7	BIT(1)
#define MAX77714_MASK_SS_L7	BIT(0)
#define MAX77714_SHIFT_OVCLMP_EN_L7	7
#define MAX77714_SHIFT_ALPM_EN_L7	6
#define MAX77714_SHIFT_COMP_L7	4
#define MAX77714_SHIFT_POK_L7	3
#define MAX77714_SHIFT_ADE_L7	1
#define MAX77714_SHIFT_SS_L7	0

#define MAX77714_REG_LDO_CNFG1_L8	0x60
#define MAX77714_MASK_VOUT_LDO_L8	0x3F
#define MAX77714_SHIFT_VOUT_LDO_L8	0

#define MAX77714_REG_LDO_CNFG2_L8	0x61
#define MAX77714_MASK_OVCLMP_EN_L8	BIT(7)
#define MAX77714_MASK_ALPM_EN_L8	BIT(6)
#define MAX77714_MASK_COMP_L8	0x30
#define MAX77714_MASK_POK_L8	BIT(3)
#define MAX77714_MASK_ADE_L8	BIT(1)
#define MAX77714_MASK_SS_L8	BIT(0)
#define MAX77714_SHIFT_OVCLMP_EN_L8	7
#define MAX77714_SHIFT_ALPM_EN_L8	6
#define MAX77714_SHIFT_COMP_L8	4
#define MAX77714_SHIFT_POK_L8	3
#define MAX77714_SHIFT_ADE_L8	1
#define MAX77714_SHIFT_SS_L8	0

#define MAX77714_REG_LDO_CNFG3	0x62
#define MAX77714_MASK_L_B_EN	BIT(0)
#define MAX77714_SHIFT_L_B_EN	0

/* GPIO */
#define MAX77714_REG_CNFG_GPIO0	0x70
#define MAX77714_MASK_DBNC0	0xC0
#define MAX77714_MASK_REFE_IRQ0	0x30
#define MAX77714_MASK_DO0	BIT(3)
#define MAX77714_MASK_DI0	BIT(2)
#define MAX77714_MASK_DIR0	BIT(1)
#define MAX77714_MASK_PPDRV0	BIT(0)
#define MAX77714_SHIFT_DBNC0	6
#define MAX77714_SHIFT_REFE_IRQ0	4
#define MAX77714_SHIFT_DO0	3
#define MAX77714_SHIFT_DI0	2
#define MAX77714_SHIFT_DIR0	1
#define MAX77714_SHIFT_PPDRV0	0

#define MAX77714_REG_CNFG_GPIO1	0x71
#define MAX77714_MASK_DBNC1	0xC0
#define MAX77714_MASK_REFE_IRQ1	0x30
#define MAX77714_MASK_DO1	BIT(3)
#define MAX77714_MASK_DI1	BIT(2)
#define MAX77714_MASK_DIR1	BIT(1)
#define MAX77714_MASK_PPDRV1	BIT(0)
#define MAX77714_SHIFT_DBNC1	6
#define MAX77714_SHIFT_REFE_IRQ1	4
#define MAX77714_SHIFT_DO1	3
#define MAX77714_SHIFT_DI1	2
#define MAX77714_SHIFT_DIR1	1
#define MAX77714_SHIFT_PPDRV1	0

#define MAX77714_REG_CNFG_GPIO2	0x72
#define MAX77714_MASK_DBNC2	0xC0
#define MAX77714_MASK_REFE_IRQ2	0x30
#define MAX77714_MASK_DO2	BIT(3)
#define MAX77714_MASK_DI2	BIT(2)
#define MAX77714_MASK_DIR2	BIT(1)
#define MAX77714_MASK_PPDRV2	BIT(0)
#define MAX77714_SHIFT_DBNC2	6
#define MAX77714_SHIFT_REFE_IRQ2	4
#define MAX77714_SHIFT_DO2	3
#define MAX77714_SHIFT_DI2	2
#define MAX77714_SHIFT_DIR2	1
#define MAX77714_SHIFT_PPDRV2	0

#define MAX77714_REG_CNFG_GPIO3	0x73
#define MAX77714_MASK_DBNC3	0xC0
#define MAX77714_MASK_REFE_IRQ3	0x30
#define MAX77714_MASK_DO3	BIT(3)
#define MAX77714_MASK_DI3	BIT(2)
#define MAX77714_MASK_DIR3	BIT(1)
#define MAX77714_MASK_PPDRV3	BIT(0)
#define MAX77714_SHIFT_DBNC3	6
#define MAX77714_SHIFT_REFE_IRQ3	4
#define MAX77714_SHIFT_DO3	3
#define MAX77714_SHIFT_DI3	2
#define MAX77714_SHIFT_DIR3	1
#define MAX77714_SHIFT_PPDRV3	0

#define MAX77714_REG_CNFG_GPIO4	0x74
#define MAX77714_MASK_DBNC4	0xC0
#define MAX77714_MASK_REFE_IRQ4	0x30
#define MAX77714_MASK_DO4	BIT(3)
#define MAX77714_MASK_DI4	BIT(2)
#define MAX77714_MASK_DIR4	BIT(1)
#define MAX77714_MASK_PPDRV4	BIT(0)
#define MAX77714_SHIFT_DBNC4	6
#define MAX77714_SHIFT_REFE_IRQ4	4
#define MAX77714_SHIFT_DO4	3
#define MAX77714_SHIFT_DI4	2
#define MAX77714_SHIFT_DIR4	1
#define MAX77714_SHIFT_PPDRV4	0

#define MAX77714_REG_CNFG_GPIO5	0x75
#define MAX77714_MASK_DBNC5	0xC0
#define MAX77714_MASK_REFE_IRQ5	0x30
#define MAX77714_MASK_DO5	BIT(3)
#define MAX77714_MASK_DI5	BIT(2)
#define MAX77714_MASK_DIR5	BIT(1)
#define MAX77714_MASK_PPDRV5	BIT(0)
#define MAX77714_SHIFT_DBNC5	6
#define MAX77714_SHIFT_REFE_IRQ5	4
#define MAX77714_SHIFT_DO5	3
#define MAX77714_SHIFT_DI5	2
#define MAX77714_SHIFT_DIR5	1
#define MAX77714_SHIFT_PPDRV5	0

#define MAX77714_REG_CNFG_GPIO6	0x76
#define MAX77714_MASK_DBNC6	0xC0
#define MAX77714_MASK_REFE_IRQ6	0x30
#define MAX77714_MASK_DO6	BIT(3)
#define MAX77714_MASK_DI6	BIT(2)
#define MAX77714_MASK_DIR6	BIT(1)
#define MAX77714_MASK_PPDRV6	BIT(0)
#define MAX77714_SHIFT_DBNC6	6
#define MAX77714_SHIFT_REFE_IRQ6	4
#define MAX77714_SHIFT_DO6	3
#define MAX77714_SHIFT_DI6	2
#define MAX77714_SHIFT_DIR6	1
#define MAX77714_SHIFT_PPDRV6	0

#define MAX77714_REG_CNFG_GPIO7	0x77
#define MAX77714_MASK_DBNC7	0xC0
#define MAX77714_MASK_REFE_IRQ7	0x30
#define MAX77714_MASK_DO7	BIT(3)
#define MAX77714_MASK_DI7	BIT(2)
#define MAX77714_MASK_DIR7	BIT(1)
#define MAX77714_MASK_PPDRV7	BIT(0)
#define MAX77714_SHIFT_DBNC7	6
#define MAX77714_SHIFT_REFE_IRQ7	4
#define MAX77714_SHIFT_DO7	3
#define MAX77714_SHIFT_DI7	2
#define MAX77714_SHIFT_DIR7	1
#define MAX77714_SHIFT_PPDRV7	0

#define MAX77714_MASK_REFE_IRQ_RISING BIT(5)
#define MAX77714_MASK_REFE_IRQ_FALLING BIT(4)

#define MAX77714_MASK_CNFG_GPIO_DIR		BIT(1)
#define MAX77714_VAL_CNFG_GPIO_INPUT	BIT(1)
#define MAX77714_VAL_CNFG_GPIO_OUTPUT	0

#define MAX77714_MASK_CNFG_GPIO_DI	BIT(2)
#define MAX77714_MASK_CNFG_GPIO_DO	BIT(3)

#define MAX77714_REG_PUE_GPIO	0x78
#define MAX77714_MASK_PUE7	BIT(7)
#define MAX77714_MASK_PUE6	BIT(6)
#define MAX77714_MASK_PUE5	BIT(5)
#define MAX77714_MASK_PUE4	BIT(4)
#define MAX77714_MASK_PUE3	BIT(3)
#define MAX77714_MASK_PUE2	BIT(2)
#define MAX77714_MASK_PUE1	BIT(1)
#define MAX77714_MASK_PUE0	BIT(0)
#define MAX77714_SHIFT_PUE7	7
#define MAX77714_SHIFT_PUE6	6
#define MAX77714_SHIFT_PUE5	5
#define MAX77714_SHIFT_PUE4	4
#define MAX77714_SHIFT_PUE3	3
#define MAX77714_SHIFT_PUE2	2
#define MAX77714_SHIFT_PUE1	1
#define MAX77714_SHIFT_PUE0	0

#define MAX77714_REG_PDE_GPIO	0x79
#define MAX77714_MASK_PDE7	BIT(7)
#define MAX77714_MASK_PDE6	BIT(6)
#define MAX77714_MASK_PDE5	BIT(5)
#define MAX77714_MASK_PDE4	BIT(4)
#define MAX77714_MASK_PDE3	BIT(3)
#define MAX77714_MASK_PDE2	BIT(2)
#define MAX77714_MASK_PDE1	BIT(1)
#define MAX77714_MASK_PDE0	BIT(0)
#define MAX77714_SHIFT_PDE7	7
#define MAX77714_SHIFT_PDE6	6
#define MAX77714_SHIFT_PDE5	5
#define MAX77714_SHIFT_PDE4	4
#define MAX77714_SHIFT_PDE3	3
#define MAX77714_SHIFT_PDE2	2
#define MAX77714_SHIFT_PDE1	1
#define MAX77714_SHIFT_PDE0	0

#define MAX77714_REG_AME_GPIO	0x7A
#define MAX77714_MASK_ADE7	BIT(7)
#define MAX77714_MASK_ADE6	BIT(6)
#define MAX77714_MASK_ADE5	BIT(5)
#define MAX77714_MASK_ADE4	BIT(4)
#define MAX77714_MASK_ADE3	BIT(3)
#define MAX77714_MASK_ADE2	BIT(2)
#define MAX77714_MASK_ADE1	BIT(1)
#define MAX77714_MASK_ADE0	BIT(0)
#define MAX77714_SHIFT_ADE7	7
#define MAX77714_SHIFT_ADE6	6
#define MAX77714_SHIFT_ADE5	5
#define MAX77714_SHIFT_ADE4	4
#define MAX77714_SHIFT_ADE3	3
#define MAX77714_SHIFT_ADE2	2
#define MAX77714_SHIFT_ADE1	1
#define MAX77714_SHIFT_ADE0	0

/* SBIAS */
#define MAX77714_REG_CID0	0xB0
#define MAX77714_MASK_SR07_00	0xFF
#define MAX77714_SHIFT_SR07_00	0

#define MAX77714_REG_CID1	0xB1
#define MAX77714_MASK_SR15_08	0xFF
#define MAX77714_SHIFT_SR15_08	0

#define MAX77714_REG_CID2	0xB2
#define MAX77714_MASK_SR23_16	0xFF
#define MAX77714_SHIFT_SR23_16	0

#define MAX77714_REG_CID3	0xB3
#define MAX77714_MASK_DIDM	0xF0
#define MAX77714_MASK_DIDO	0x0F
#define MAX77714_SHIFT_DIDM	4
#define MAX77714_SHIFT_DIDO	0

#define MAX77714_REG_CID4	0xB4
#define MAX77714_MASK_DRV	0xFF
#define MAX77714_SHIFT_DRV	0

#define MAX77714_CID3_DIDM(n)			(((n) >> 4) & 0xF)
#define MAX77714_CID3_DIDO(n)			((n) & 0xF)

/* BBC */
#define MAX77714_REG_CNFG_BBC	0x80
#define MAX77714_MASK_BBCRS	0xC0
#define MAX77714_MASK_BBCLOWIEN	BIT(5)
#define MAX77714_MASK_BBCVS	0x18
#define MAX77714_MASK_BBCCS	0x06
#define MAX77714_MASK_BBCEN	BIT(0)
#define MAX77714_SHIFT_BBCRS	6
#define MAX77714_SHIFT_BBCLOWIEN	5
#define MAX77714_SHIFT_BBCVS	3
#define MAX77714_SHIFT_BBCCS	1
#define MAX77714_SHIFT_BBCEN	0

/* I2C */
#define MAX77714_REG_I2C_CTRL1	0xC0
#define MAX77714_MASK_WD_EN	BIT(1)
#define MAX77714_MASK_HS_EXT	BIT(0)
#define MAX77714_SHIFT_WD_EN	1
#define MAX77714_SHIFT_HS_EXT	0

#define MAX77714_REG_I2C_CTRL2	0xC1
#define MAX77714_MASK_I2CWP	BIT(1)
#define MAX77714_SHIFT_I2CWP	0

/* MAX Register*/
#define MAX77714_REG_MAX	0xFF

#define MAX77714_CNFG_GPIO_DRV_MASK		BIT(0)
#define MAX77714_CNFG_GPIO_DRV_PUSHPULL		BIT(0)
#define MAX77714_CNFG_GPIO_DRV_OPENDRAIN	0
#define MAX77714_CNFG_GPIO_DIR_MASK		BIT(1)
#define MAX77714_CNFG_GPIO_DIR_INPUT		BIT(1)
#define MAX77714_CNFG_GPIO_DIR_OUTPUT		0
#define MAX77714_CNFG_GPIO_INPUT_VAL_MASK	BIT(2)
#define MAX77714_CNFG_GPIO_OUTPUT_VAL_MASK	BIT(3)
#define MAX77714_CNFG_GPIO_OUTPUT_VAL_HIGH	BIT(3)
#define MAX77714_CNFG_GPIO_OUTPUT_VAL_LOW	0
#define MAX77714_CNFG_GPIO_INT_MASK		(0x3 << 4)
#define MAX77714_CNFG_GPIO_INT_FALLING		BIT(4)
#define MAX77714_CNFG_GPIO_INT_RISING		BIT(5)
#define MAX77714_CNFG_GPIO_DBNC_MASK		(0x3 << 6)
#define MAX77714_CNFG_GPIO_DBNC_None		(0x0 << 6)
#define MAX77714_CNFG_GPIO_DBNC_8ms		(0x1 << 6)
#define MAX77714_CNFG_GPIO_DBNC_16ms		(0x2 << 6)
#define MAX77714_CNFG_GPIO_DBNC_32ms		(0x3 << 6)

#define MAX77714_IRQ_LVL2_GPIO_EDGE0		BIT(0)
#define MAX77714_IRQ_LVL2_GPIO_EDGE1		BIT(1)
#define MAX77714_IRQ_LVL2_GPIO_EDGE2		BIT(2)
#define MAX77714_IRQ_LVL2_GPIO_EDGE3		BIT(3)
#define MAX77714_IRQ_LVL2_GPIO_EDGE4		BIT(4)
#define MAX77714_IRQ_LVL2_GPIO_EDGE5		BIT(5)
#define MAX77714_IRQ_LVL2_GPIO_EDGE6		BIT(6)
#define MAX77714_IRQ_LVL2_GPIO_EDGE7		BIT(7)

#define MAX77714_FPS_COUNT			2

#define MAX77714_VOUT_MIN_UV_SDO (260000+(0-1)*10000)
#define MAX77714_VOUT_STEP_UV_SDO 10000
#define MAX77714_VOUT_MAX_UV_SDO (260000+(MAX77714_MASK_VOUT_SD0-1)*MAX77714_VOUT_STEP_UV_SDO)

#define MAX77714_VOUT_MIN_UV_SD1 (260000+(0-1)*10000)
#define MAX77714_VOUT_STEP_UV_SD1 10000
#define MAX77714_VOUT_MAX_UV_SD1  \
		(260000+(MAX77714_MASK_VOUT_SD1-1)*MAX77714_VOUT_STEP_UV_SD1)

#define MAX77714_VOUT_MIN_UV_SD2 (600000)
#define MAX77714_VOUT_STEP_UV_SD2 6250         
#define MAX77714_VOUT_MAX_UV_SD2  \
		(600000+MAX77714_MASK_VOUT_SD2*MAX77714_VOUT_STEP_UV_SD2)

#define MAX77714_VOUT_MIN_UV_SD3 (600000)
#define MAX77714_VOUT_STEP_UV_SD3 6250
#define MAX77714_VOUT_MAX_UV_SD3  \
		(600000+MAX77714_MASK_VOUT_SD3*MAX77714_VOUT_STEP_UV_SD3)

#define MAX77714_VOUT_MIN_UV_LDO_L0 (800000)
#define MAX77714_VOUT_STEP_UV_LDO_L0 25000
#define MAX77714_VOUT_MAX_UV_LDO_L0  \
		(800000+MAX77714_MASK_VOUT_LDO_L0*MAX77714_VOUT_STEP_UV_LDO_L0)

#define MAX77714_VOUT_MIN_UV_LDO_L1 (800000)
#define MAX77714_VOUT_STEP_UV_LDO_L1 25000
#define MAX77714_VOUT_MAX_UV_LDO_L1  \
		(800000+MAX77714_MASK_VOUT_LDO_L1*MAX77714_VOUT_STEP_UV_LDO_L1)

#define MAX77714_VOUT_MIN_UV_LDO_L2 (800000)
#define MAX77714_VOUT_STEP_UV_LDO_L2 50000
#define MAX77714_VOUT_MAX_UV_LDO_L2  \
		(800000+MAX77714_MASK_VOUT_LDO_L2*MAX77714_VOUT_STEP_UV_LDO_L2)

#define MAX77714_VOUT_MIN_UV_LDO_L3 (800000)
#define MAX77714_VOUT_STEP_UV_LDO_L3 50000
#define MAX77714_VOUT_MAX_UV_LDO_L3  \
		(800000+MAX77714_MASK_VOUT_LDO_L3*MAX77714_VOUT_STEP_UV_LDO_L3)

#define MAX77714_VOUT_MIN_UV_LDO_L4 (400000)
#define MAX77714_VOUT_STEP_UV_LDO_L4 12500
#define MAX77714_VOUT_MAX_UV_LDO_L4  \
		(400000+MAX77714_MASK_VOUT_LDO_L4*MAX77714_VOUT_STEP_UV_LDO_L4)

#define MAX77714_VOUT_MIN_UV_LDO_L5 (800000)
#define MAX77714_VOUT_STEP_UV_LDO_L5 50000
#define MAX77714_VOUT_MAX_UV_LDO_L5  \
		(800000+MAX77714_MASK_VOUT_LDO_L5*MAX77714_VOUT_STEP_UV_LDO_L5)

#define MAX77714_VOUT_MIN_UV_LDO_L6 (800000)
#define MAX77714_VOUT_STEP_UV_LDO_L6 50000
#define MAX77714_VOUT_MAX_UV_LDO_L6  \
		(800000+MAX77714_MASK_VOUT_LDO_L6*MAX77714_VOUT_STEP_UV_LDO_L6)

#define MAX77714_VOUT_MIN_UV_LDO_L7 (800000)
#define MAX77714_VOUT_STEP_UV_LDO_L7 50000
#define MAX77714_VOUT_MAX_UV_LDO_L7 ( \
		800000+MAX77714_MASK_VOUT_LDO_L7*MAX77714_VOUT_STEP_UV_LDO_L7)

#define MAX77714_VOUT_MIN_UV_LDO_L8 (800000)
#define MAX77714_VOUT_STEP_UV_LDO_L8 50000
#define MAX77714_VOUT_MAX_UV_LDO_L8  \
		(800000+MAX77714_MASK_VOUT_LDO_L8*MAX77714_VOUT_STEP_UV_LDO_L8)

/* FPS Event Period */
enum {
 	MAX77714_FPS_TFST_31_US,
	MAX77714_FPS_TFST_63_US,
	MAX77714_FPS_TFST_127_US,
	MAX77714_FPS_TFST_256_US,
	MAX77714_FPS_TFST_508_US,
	MAX77714_FPS_TFST_984_US,
	MAX77714_FPS_TFST_1936_US,
	MAX77714_FPS_TFST_3904_US,
};

/* Interrupts */
enum {
	MAX77714_IRQ_TOP_GLBL,		/* Low-Battery */
	MAX77714_IRQ_TOP_SD,		/* SD power fail */
	MAX77714_IRQ_TOP_LDO,		/* LDO power fail */
	MAX77714_IRQ_TOP_GPIO,		/* TOP GPIO internal int to MAX77620 */
	MAX77714_IRQ_TOP_RTC,		/* RTC */
	MAX77714_IRQ_TOP_ONOFF,		/* ON/OFF oscillator */
	MAX77714_IRQ_TOP_IRQ,		/* Gate Drive */
	MAX77714_IRQ_LBT_MBATRESET,	
	MAX77714_IRQ_LBT_TJALRM1,	
	MAX77714_IRQ_LBT_TJALRM2,	
};

/* GPIOs */
enum {
	MAX77714_GPIO0,
	MAX77714_GPIO1,
	MAX77714_GPIO2,
	MAX77714_GPIO3,
	MAX77714_GPIO4,
	MAX77714_GPIO5,
	MAX77714_GPIO6,
	MAX77714_GPIO7,
	MAX77714_GPIO_NR,
};

/* FPS Source */
enum max77714_fps_src {
	MAX77714_FPS_SRC_0,
	MAX77714_FPS_SRC_1,
	MAX77714_FPS_SRC_NONE = 3,
	MAX77714_FPS_SRC_DEF,
};

struct max77714_chip {
	struct device *dev;
	struct regmap *rmap;

	int irq;
	int irq_base;

	int sleep_enable;
	int enable_global_lpm;
	int shutdown_fps_period[MAX77714_FPS_COUNT];
	int suspend_fps_period[MAX77714_FPS_COUNT];

	struct regmap_irq_chip_data *top_irq_data;
	struct regmap_irq_chip_data *gpio_irq_data;
};

#endif /* _MFD_MAX77714_H_ */
