{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681912533901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681912533909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 15:55:33 2023 " "Processing started: Wed Apr 19 15:55:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681912533909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912533909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CustomInst -c CustomInst " "Command: quartus_map --read_settings_files=on --write_settings_files=off CustomInst -c CustomInst" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912533909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681912534926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681912534927 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681912546160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:50 Progress: Loading quartus/soc_system.qsys " "2023.04.19.15:55:50 Progress: Loading quartus/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912550914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:51 Progress: Reading input file " "2023.04.19.15:55:51 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912551777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:51 Progress: Adding Accelerator_0 \[Accelerator 1.0\] " "2023.04.19.15:55:51 Progress: Adding Accelerator_0 \[Accelerator 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912551898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:53 Progress: Parameterizing module Accelerator_0 " "2023.04.19.15:55:53 Progress: Parameterizing module Accelerator_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912553202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:53 Progress: Adding Custom_Instruction_0 \[Custom_Instruction 1.0\] " "2023.04.19.15:55:53 Progress: Adding Custom_Instruction_0 \[Custom_Instruction 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912553205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:53 Progress: Parameterizing module Custom_Instruction_0 " "2023.04.19.15:55:53 Progress: Parameterizing module Custom_Instruction_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912553319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:53 Progress: Adding clk_0 \[clock_source 18.1\] " "2023.04.19.15:55:53 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912553319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:53 Progress: Parameterizing module clk_0 " "2023.04.19.15:55:53 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912553445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:53 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2023.04.19.15:55:53 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912553446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:53 Progress: Parameterizing module jtag_uart_0 " "2023.04.19.15:55:53 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912553490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:53 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2023.04.19.15:55:53 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912553491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:53 Progress: Parameterizing module nios2_gen2_0 " "2023.04.19.15:55:53 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912553687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:53 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2023.04.19.15:55:53 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912553691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:53 Progress: Parameterizing module onchip_memory2_0 " "2023.04.19.15:55:53 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912553725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:53 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 18.1\] " "2023.04.19.15:55:53 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912553726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:53 Progress: Parameterizing module performance_counter_0 " "2023.04.19.15:55:53 Progress: Parameterizing module performance_counter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912553747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:53 Progress: Building connections " "2023.04.19.15:55:53 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912553749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:53 Progress: Parameterizing connections " "2023.04.19.15:55:53 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912553820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:53 Progress: Validating " "2023.04.19.15:55:53 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912553822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.19.15:55:54 Progress: Done reading input file " "2023.04.19.15:55:54 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912554910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912556346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912556996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerator_0: \"soc_system\" instantiated Accelerator \"Accelerator_0\" " "Accelerator_0: \"soc_system\" instantiated Accelerator \"Accelerator_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912563886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_Instruction_0: \"soc_system\" instantiated Custom_Instruction \"Custom_Instruction_0\" " "Custom_Instruction_0: \"soc_system\" instantiated Custom_Instruction \"Custom_Instruction_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912563888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912563901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9466_3992195088822797155.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9466_3992195088822797155.dir/0004_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9466_3992195088822797155.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9466_3992195088822797155.dir/0004_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912563901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912564301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912564308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"soc_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"soc_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912565390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912565399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9466_3992195088822797155.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9466_3992195088822797155.dir/0005_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9466_3992195088822797155.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9466_3992195088822797155.dir/0005_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912565399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912566630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912566649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Starting RTL generation for module 'soc_system_performance_counter_0' " "Performance_counter_0: Starting RTL generation for module 'soc_system_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912566656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=soc_system_performance_counter_0 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9466_3992195088822797155.dir/0006_performance_counter_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9466_3992195088822797155.dir/0006_performance_counter_0_gen//soc_system_performance_counter_0_component_configuration.pl  --do_build_sim=0  \] " "Performance_counter_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=soc_system_performance_counter_0 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9466_3992195088822797155.dir/0006_performance_counter_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9466_3992195088822797155.dir/0006_performance_counter_0_gen//soc_system_performance_counter_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912566657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Done RTL generation for module 'soc_system_performance_counter_0' " "Performance_counter_0: Done RTL generation for module 'soc_system_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912567085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: \"soc_system\" instantiated altera_avalon_performance_counter \"performance_counter_0\" " "Performance_counter_0: \"soc_system\" instantiated altera_avalon_performance_counter \"performance_counter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912567090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_translator: \"soc_system\" instantiated altera_customins_master_translator \"nios2_gen2_0_custom_instruction_master_translator\" " "Nios2_gen2_0_custom_instruction_master_translator: \"soc_system\" instantiated altera_customins_master_translator \"nios2_gen2_0_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912567092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_comb_xconnect: \"soc_system\" instantiated altera_customins_xconnect \"nios2_gen2_0_custom_instruction_master_comb_xconnect\" " "Nios2_gen2_0_custom_instruction_master_comb_xconnect: \"soc_system\" instantiated altera_customins_xconnect \"nios2_gen2_0_custom_instruction_master_comb_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912567104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_comb_slave_translator0: \"soc_system\" instantiated altera_customins_slave_translator \"nios2_gen2_0_custom_instruction_master_comb_slave_translator0\" " "Nios2_gen2_0_custom_instruction_master_comb_slave_translator0: \"soc_system\" instantiated altera_customins_slave_translator \"nios2_gen2_0_custom_instruction_master_comb_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912567106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912573116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912573695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912574267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912574858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912575447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912578907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912578913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912578919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912578942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu --dir=C:/Users/wilhe/AppData/Local/Temp/alt9466_3992195088822797155.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9466_3992195088822797155.dir/0012_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu --dir=C:/Users/wilhe/AppData/Local/Temp/alt9466_3992195088822797155.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9466_3992195088822797155.dir/0012_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912578943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:19 (*) Starting Nios II generation " "Cpu: # 2023.04.19 15:56:19 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:19 (*)   Checking for plaintext license. " "Cpu: # 2023.04.19 15:56:19 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:20 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2023.04.19 15:56:20 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.04.19 15:56:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:20 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.04.19 15:56:20 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:20 (*)   Plaintext license not found. " "Cpu: # 2023.04.19 15:56:20 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:20 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2023.04.19 15:56:20 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:21 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2023.04.19 15:56:21 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.04.19 15:56:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:21 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.04.19 15:56:21 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:21 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2023.04.19 15:56:21 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:21 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.04.19 15:56:21 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:21 (*)   Creating all objects for CPU " "Cpu: # 2023.04.19 15:56:21 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:21 (*)     Testbench " "Cpu: # 2023.04.19 15:56:21 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:21 (*)     Instruction decoding " "Cpu: # 2023.04.19 15:56:21 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:21 (*)       Instruction fields " "Cpu: # 2023.04.19 15:56:21 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:21 (*)       Instruction decodes " "Cpu: # 2023.04.19 15:56:21 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:21 (*)       Signals for RTL simulation waveforms " "Cpu: # 2023.04.19 15:56:21 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:21 (*)       Instruction controls " "Cpu: # 2023.04.19 15:56:21 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:21 (*)     Pipeline frontend " "Cpu: # 2023.04.19 15:56:21 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:22 (*)     Pipeline backend " "Cpu: # 2023.04.19 15:56:22 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:24 (*)   Generating RTL from CPU objects " "Cpu: # 2023.04.19 15:56:24 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:25 (*)   Creating encrypted RTL " "Cpu: # 2023.04.19 15:56:25 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.04.19 15:56:26 (*) Done Nios II generation " "Cpu: # 2023.04.19 15:56:26 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerator_0_avalon_master_1_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Accelerator_0_avalon_master_1_translator\" " "Accelerator_0_avalon_master_1_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Accelerator_0_avalon_master_1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\" " "Onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerator_0_avalon_master_1_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Accelerator_0_avalon_master_1_agent\" " "Accelerator_0_avalon_master_1_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Accelerator_0_avalon_master_1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\" " "Onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_memory2_0_s1_agent_rsp_fifo\" " "Onchip_memory2_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_memory2_0_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912586975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912588032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912588040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 39 modules, 59 files " "Soc_system: Done \"soc_system\" with 39 modules, 59 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912588040 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681912588968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rtes/lab2/hw/hdl/de1_soc_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /rtes/lab2/hw/hdl/de1_soc_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_top_level-rtl " "Found design unit 1: DE1_SoC_top_level-rtl" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/lab2/hw/hdl/DE1_SoC_top_level.vhd" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589738 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_top_level " "Found entity 1: DE1_SoC_top_level" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/lab2/hw/hdl/DE1_SoC_top_level.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rtes/lab2/customips/accelerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /rtes/lab2/customips/accelerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HwAccelerator-comp " "Found design unit 1: HwAccelerator-comp" {  } { { "../../CustomIPs/Accelerator.vhd" "" { Text "C:/RTES/lab2/CustomIPs/Accelerator.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589745 ""} { "Info" "ISGN_ENTITY_NAME" "1 HwAccelerator " "Found entity 1: HwAccelerator" {  } { { "../../CustomIPs/Accelerator.vhd" "" { Text "C:/RTES/lab2/CustomIPs/Accelerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rtes/lab2/customips/customfunc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /rtes/lab2/customips/customfunc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CustomSwitcher-design " "Found design unit 1: CustomSwitcher-design" {  } { { "../../CustomIPs/CustomFunc.vhd" "" { Text "C:/RTES/lab2/CustomIPs/CustomFunc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589752 ""} { "Info" "ISGN_ENTITY_NAME" "1 CustomSwitcher " "Found entity 1: CustomSwitcher" {  } { { "../../CustomIPs/CustomFunc.vhd" "" { Text "C:/RTES/lab2/CustomIPs/CustomFunc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "db/ip/soc_system/soc_system.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/accelerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/accelerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HwAccelerator-comp " "Found design unit 1: HwAccelerator-comp" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589763 ""} { "Info" "ISGN_ENTITY_NAME" "1 HwAccelerator " "Found entity 1: HwAccelerator" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/customfunc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/customfunc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CustomSwitcher-design " "Found design unit 1: CustomSwitcher-design" {  } { { "db/ip/soc_system/submodules/customfunc.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/customfunc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589766 ""} { "Info" "ISGN_ENTITY_NAME" "1 CustomSwitcher " "Found entity 1: CustomSwitcher" {  } { { "db/ip/soc_system/submodules/customfunc.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/customfunc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "db/ip/soc_system/submodules/altera_customins_master_translator.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "db/ip/soc_system/submodules/altera_customins_slave_translator.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589793 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589816 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/soc_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589868 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_0_scfifo_w " "Found entity 2: soc_system_jtag_uart_0_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589868 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589868 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_0_scfifo_r " "Found entity 4: soc_system_jtag_uart_0_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589868 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart_0 " "Found entity 5: soc_system_jtag_uart_0" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681912589928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681912589928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589932 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681912589936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681912589936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589942 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_001 " "Found entity 2: soc_system_mm_interconnect_0_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681912589945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681912589945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589950 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681912589953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681912589954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589959 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681912589963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681912589964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589969 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_004 " "Found entity 2: soc_system_mm_interconnect_0_router_004" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681912589972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681912589972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589977 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_005 " "Found entity 2: soc_system_mm_interconnect_0_router_005" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912589995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912589995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912590001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912590008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0 " "Found entity 1: soc_system_nios2_gen2_0" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912590014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: soc_system_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: soc_system_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_nios2_gen2_0_cpu_bht_module " "Found entity 3: soc_system_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: soc_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: soc_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: soc_system_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: soc_system_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_system_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: soc_system_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: soc_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: soc_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: soc_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: soc_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "22 soc_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: soc_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "23 soc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "24 soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "25 soc_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: soc_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "26 soc_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: soc_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""} { "Info" "ISGN_ENTITY_NAME" "27 soc_system_nios2_gen2_0_cpu " "Found entity 27: soc_system_nios2_gen2_0_cpu" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912590851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912590860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912590868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912590876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_mult_cell " "Found entity 1: soc_system_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912590884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: soc_system_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912590894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_custom_instruction_master_comb_xconnect " "Found entity 1: soc_system_nios2_gen2_0_custom_instruction_master_comb_xconnect" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912590901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_0 " "Found entity 1: soc_system_onchip_memory2_0" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912590908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_performance_counter_0 " "Found entity 1: soc_system_performance_counter_0" {  } { { "db/ip/soc_system/submodules/soc_system_performance_counter_0.v" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/soc_system_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681912590917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912590917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_top_level " "Elaborating entity \"DE1_SoC_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681912591048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "u0" { Text "C:/RTES/lab2/hw/hdl/DE1_SoC_top_level.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681912591063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HwAccelerator soc_system:u0\|HwAccelerator:accelerator_0 " "Elaborating entity \"HwAccelerator\" for hierarchy \"soc_system:u0\|HwAccelerator:accelerator_0\"" {  } { { "db/ip/soc_system/soc_system.v" "accelerator_0" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/soc_system.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681912591073 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iCount accelerator.vhd(54) " "VHDL Process Statement warning at accelerator.vhd(54): signal \"iCount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681912591075 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iStartAddr accelerator.vhd(90) " "VHDL Process Statement warning at accelerator.vhd(90): signal \"iStartAddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681912591075 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iCount accelerator.vhd(90) " "VHDL Process Statement warning at accelerator.vhd(90): signal \"iCount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681912591075 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AM_RData accelerator.vhd(100) " "VHDL Process Statement warning at accelerator.vhd(100): signal \"AM_RData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681912591075 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iInData accelerator.vhd(107) " "VHDL Process Statement warning at accelerator.vhd(107): signal \"iInData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681912591076 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iInData accelerator.vhd(108) " "VHDL Process Statement warning at accelerator.vhd(108): signal \"iInData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681912591076 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iInData accelerator.vhd(110) " "VHDL Process Statement warning at accelerator.vhd(110): signal \"iInData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681912591076 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iStoreAddr accelerator.vhd(118) " "VHDL Process Statement warning at accelerator.vhd(118): signal \"iStoreAddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681912591076 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iCount accelerator.vhd(118) " "VHDL Process Statement warning at accelerator.vhd(118): signal \"iCount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681912591076 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iOutData accelerator.vhd(120) " "VHDL Process Statement warning at accelerator.vhd(120): signal \"iOutData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681912591076 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iCount accelerator.vhd(123) " "VHDL Process Statement warning at accelerator.vhd(123): signal \"iCount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681912591076 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iNum accelerator.vhd(130) " "VHDL Process Statement warning at accelerator.vhd(130): signal \"iNum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681912591076 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DEBUG accelerator.vhd(49) " "VHDL Process Statement warning at accelerator.vhd(49): inferring latch(es) for signal or variable \"DEBUG\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1681912591078 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iInData accelerator.vhd(49) " "VHDL Process Statement warning at accelerator.vhd(49): inferring latch(es) for signal or variable \"iInData\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1681912591078 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iOutData accelerator.vhd(49) " "VHDL Process Statement warning at accelerator.vhd(49): inferring latch(es) for signal or variable \"iOutData\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1681912591078 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "AS_RData\[0\] accelerator.vhd(189) " "Can't infer register for \"AS_RData\[0\]\" at accelerator.vhd(189) because it does not hold its value outside the clock edge" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 189 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1681912591082 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "AS_RData\[1\] accelerator.vhd(189) " "Can't infer register for \"AS_RData\[1\]\" at accelerator.vhd(189) because it does not hold its value outside the clock edge" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 189 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1681912591082 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[0\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[0\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591084 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[1\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[1\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591084 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[2\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[2\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591084 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[3\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[3\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591084 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[4\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[4\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591084 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[5\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[5\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591084 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[6\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[6\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591084 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[7\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[7\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591084 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[8\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[8\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591084 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[9\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[9\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591084 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[10\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[10\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591085 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[11\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[11\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591085 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[12\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[12\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591085 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[13\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[13\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591085 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[14\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[14\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591085 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[15\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[15\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591085 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[16\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[16\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591085 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[17\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[17\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591085 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[18\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[18\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591085 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[19\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[19\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591085 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[20\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[20\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591085 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[21\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[21\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591085 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[22\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[22\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591085 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[23\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[23\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591085 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[24\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[24\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591086 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[25\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[25\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591086 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[26\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[26\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591086 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[27\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[27\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591086 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[28\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[28\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591086 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[29\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[29\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591086 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[30\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[30\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591086 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iOutData\[31\] accelerator.vhd(49) " "Inferred latch for \"iOutData\[31\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591086 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[0\] accelerator.vhd(49) " "Inferred latch for \"iInData\[0\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591086 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[1\] accelerator.vhd(49) " "Inferred latch for \"iInData\[1\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591086 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[2\] accelerator.vhd(49) " "Inferred latch for \"iInData\[2\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591086 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[3\] accelerator.vhd(49) " "Inferred latch for \"iInData\[3\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591086 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[4\] accelerator.vhd(49) " "Inferred latch for \"iInData\[4\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591086 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[5\] accelerator.vhd(49) " "Inferred latch for \"iInData\[5\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591086 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[6\] accelerator.vhd(49) " "Inferred latch for \"iInData\[6\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591087 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[7\] accelerator.vhd(49) " "Inferred latch for \"iInData\[7\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591087 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[8\] accelerator.vhd(49) " "Inferred latch for \"iInData\[8\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591087 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[9\] accelerator.vhd(49) " "Inferred latch for \"iInData\[9\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591087 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[10\] accelerator.vhd(49) " "Inferred latch for \"iInData\[10\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591087 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[11\] accelerator.vhd(49) " "Inferred latch for \"iInData\[11\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591087 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[12\] accelerator.vhd(49) " "Inferred latch for \"iInData\[12\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591087 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[13\] accelerator.vhd(49) " "Inferred latch for \"iInData\[13\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591087 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[14\] accelerator.vhd(49) " "Inferred latch for \"iInData\[14\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591087 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[15\] accelerator.vhd(49) " "Inferred latch for \"iInData\[15\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591087 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[16\] accelerator.vhd(49) " "Inferred latch for \"iInData\[16\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591087 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[17\] accelerator.vhd(49) " "Inferred latch for \"iInData\[17\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591087 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[18\] accelerator.vhd(49) " "Inferred latch for \"iInData\[18\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591087 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[19\] accelerator.vhd(49) " "Inferred latch for \"iInData\[19\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591087 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[20\] accelerator.vhd(49) " "Inferred latch for \"iInData\[20\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591088 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[21\] accelerator.vhd(49) " "Inferred latch for \"iInData\[21\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591088 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[22\] accelerator.vhd(49) " "Inferred latch for \"iInData\[22\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591088 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[23\] accelerator.vhd(49) " "Inferred latch for \"iInData\[23\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591088 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[24\] accelerator.vhd(49) " "Inferred latch for \"iInData\[24\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591088 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[25\] accelerator.vhd(49) " "Inferred latch for \"iInData\[25\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591088 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[26\] accelerator.vhd(49) " "Inferred latch for \"iInData\[26\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591088 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[27\] accelerator.vhd(49) " "Inferred latch for \"iInData\[27\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591088 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[28\] accelerator.vhd(49) " "Inferred latch for \"iInData\[28\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591088 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[29\] accelerator.vhd(49) " "Inferred latch for \"iInData\[29\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591088 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[30\] accelerator.vhd(49) " "Inferred latch for \"iInData\[30\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591088 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iInData\[31\] accelerator.vhd(49) " "Inferred latch for \"iInData\[31\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591088 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG\[0\] accelerator.vhd(49) " "Inferred latch for \"DEBUG\[0\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591088 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG\[1\] accelerator.vhd(49) " "Inferred latch for \"DEBUG\[1\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591088 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG\[2\] accelerator.vhd(49) " "Inferred latch for \"DEBUG\[2\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591089 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG\[3\] accelerator.vhd(49) " "Inferred latch for \"DEBUG\[3\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591089 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG\[4\] accelerator.vhd(49) " "Inferred latch for \"DEBUG\[4\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591089 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG\[5\] accelerator.vhd(49) " "Inferred latch for \"DEBUG\[5\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591089 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG\[6\] accelerator.vhd(49) " "Inferred latch for \"DEBUG\[6\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591089 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG\[7\] accelerator.vhd(49) " "Inferred latch for \"DEBUG\[7\]\" at accelerator.vhd(49)" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591089 "|DE1_SoC_top_level|soc_system:u0|HwAccelerator:accelerator_0"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "accelerator.vhd(191) " "HDL error at accelerator.vhd(191): couldn't implement registers for assignments on this clock edge" {  } { { "db/ip/soc_system/submodules/accelerator.vhd" "" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/submodules/accelerator.vhd" 191 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1681912591091 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "soc_system:u0\|HwAccelerator:accelerator_0 " "Can't elaborate user hierarchy \"soc_system:u0\|HwAccelerator:accelerator_0\"" {  } { { "db/ip/soc_system/soc_system.v" "accelerator_0" { Text "C:/RTES/lab2/hw/quartus/db/ip/soc_system/soc_system.v" 127 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681912591094 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/RTES/lab2/hw/quartus/output_files/CustomInst.map.smsg " "Generated suppressed messages file C:/RTES/lab2/hw/quartus/output_files/CustomInst.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591226 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681912591425 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 19 15:56:31 2023 " "Processing ended: Wed Apr 19 15:56:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681912591425 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681912591425 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681912591425 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912591425 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681912592156 ""}
