<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Sun Apr 20 17:57:34 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     Main
Device,speed:    LCMXO2-1200HC,M
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'Clk' 9.170000 MH"></A>================================================================================
Preference: FREQUENCY NET "Clk" 9.170000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_55">DataToSend[2]</A>  (from <A href="#@net:Clk">Clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_66">U2/SData[2]</A>  (to <A href="#@net:Clk">Clk</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_55 to SLICE_66 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:REG_DEL, 0.133,R8C13A.CLK,R8C13A.Q0,SLICE_55:ROUTE, 0.152,R8C13A.Q0,R8C13C.M0,DataToSend[2]">Data path</A> SLICE_55 to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C13A.CLK to      R8C13A.Q0 <A href="#@comp:SLICE_55">SLICE_55</A> (from <A href="#@net:Clk">Clk</A>)
ROUTE         1     0.152<A href="#@net:DataToSend[2]:R8C13A.Q0:R8C13C.M0:0.152">      R8C13A.Q0 to R8C13C.M0     </A> <A href="#@net:DataToSend[2]">DataToSend[2]</A> (to <A href="#@net:Clk">Clk</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R8C13A.CLK,Clk">Source Clock Path</A> U1/OSCInst0 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R8C13A.CLK:1.216">        OSC.OSC to R8C13A.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R8C13C.CLK,Clk">Destination Clock Path</A> U1/OSCInst0 to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R8C13C.CLK:1.216">        OSC.OSC to R8C13C.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_55">DataToSend[3]</A>  (from <A href="#@net:Clk">Clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_66">U2/SData[3]</A>  (to <A href="#@net:Clk">Clk</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_55 to SLICE_66 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:REG_DEL, 0.133,R8C13A.CLK,R8C13A.Q1,SLICE_55:ROUTE, 0.152,R8C13A.Q1,R8C13C.M1,DataToSend[3]">Data path</A> SLICE_55 to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C13A.CLK to      R8C13A.Q1 <A href="#@comp:SLICE_55">SLICE_55</A> (from <A href="#@net:Clk">Clk</A>)
ROUTE         1     0.152<A href="#@net:DataToSend[3]:R8C13A.Q1:R8C13C.M1:0.152">      R8C13A.Q1 to R8C13C.M1     </A> <A href="#@net:DataToSend[3]">DataToSend[3]</A> (to <A href="#@net:Clk">Clk</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R8C13A.CLK,Clk">Source Clock Path</A> U1/OSCInst0 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R8C13A.CLK:1.216">        OSC.OSC to R8C13A.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R8C13C.CLK,Clk">Destination Clock Path</A> U1/OSCInst0 to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R8C13C.CLK:1.216">        OSC.OSC to R8C13C.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_64">DataToSend[0]</A>  (from <A href="#@net:Clk">Clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_58">U2/SData[0]</A>  (to <A href="#@net:Clk">Clk</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_64 to SLICE_58 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:REG_DEL, 0.133,R8C13B.CLK,R8C13B.Q0,SLICE_64:ROUTE, 0.152,R8C13B.Q0,R8C13D.M0,DataToSend[0]">Data path</A> SLICE_64 to SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C13B.CLK to      R8C13B.Q0 <A href="#@comp:SLICE_64">SLICE_64</A> (from <A href="#@net:Clk">Clk</A>)
ROUTE         1     0.152<A href="#@net:DataToSend[0]:R8C13B.Q0:R8C13D.M0:0.152">      R8C13B.Q0 to R8C13D.M0     </A> <A href="#@net:DataToSend[0]">DataToSend[0]</A> (to <A href="#@net:Clk">Clk</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R8C13B.CLK,Clk">Source Clock Path</A> U1/OSCInst0 to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R8C13B.CLK:1.216">        OSC.OSC to R8C13B.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R8C13D.CLK,Clk">Destination Clock Path</A> U1/OSCInst0 to SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R8C13D.CLK:1.216">        OSC.OSC to R8C13D.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:U3/SLICE_38">U3/SData[3]</A>  (from <A href="#@net:Clk">Clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:U3/SLICE_71">U3/RXData[3]</A>  (to <A href="#@net:Clk">Clk</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay U3/SLICE_38 to U3/SLICE_71 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:REG_DEL, 0.133,R8C11B.CLK,R8C11B.Q0,U3/SLICE_38:ROUTE, 0.152,R8C11B.Q0,R8C11C.M1,U3/SData[3]">Data path</A> U3/SLICE_38 to U3/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C11B.CLK to      R8C11B.Q0 <A href="#@comp:U3/SLICE_38">U3/SLICE_38</A> (from <A href="#@net:Clk">Clk</A>)
ROUTE         1     0.152<A href="#@net:U3/SData[3]:R8C11B.Q0:R8C11C.M1:0.152">      R8C11B.Q0 to R8C11C.M1     </A> <A href="#@net:U3/SData[3]">U3/SData[3]</A> (to <A href="#@net:Clk">Clk</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R8C11B.CLK,Clk">Source Clock Path</A> U1/OSCInst0 to U3/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R8C11B.CLK:1.216">        OSC.OSC to R8C11B.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R8C11C.CLK,Clk">Destination Clock Path</A> U1/OSCInst0 to U3/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R8C11C.CLK:1.216">        OSC.OSC to R8C11C.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:U3/SLICE_40">U3/SData[5]</A>  (from <A href="#@net:Clk">Clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:U3/SLICE_69">U3/RXData[5]</A>  (to <A href="#@net:Clk">Clk</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay U3/SLICE_40 to U3/SLICE_69 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:REG_DEL, 0.133,R7C12A.CLK,R7C12A.Q0,U3/SLICE_40:ROUTE, 0.152,R7C12A.Q0,R7C12D.M1,U3/SData[5]">Data path</A> U3/SLICE_40 to U3/SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C12A.CLK to      R7C12A.Q0 <A href="#@comp:U3/SLICE_40">U3/SLICE_40</A> (from <A href="#@net:Clk">Clk</A>)
ROUTE         1     0.152<A href="#@net:U3/SData[5]:R7C12A.Q0:R7C12D.M1:0.152">      R7C12A.Q0 to R7C12D.M1     </A> <A href="#@net:U3/SData[5]">U3/SData[5]</A> (to <A href="#@net:Clk">Clk</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R7C12A.CLK,Clk">Source Clock Path</A> U1/OSCInst0 to U3/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R7C12A.CLK:1.216">        OSC.OSC to R7C12A.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R7C12D.CLK,Clk">Destination Clock Path</A> U1/OSCInst0 to U3/SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R7C12D.CLK:1.216">        OSC.OSC to R7C12D.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:U3/SLICE_36">U3/SData[1]</A>  (from <A href="#@net:Clk">Clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:U3/SLICE_59">U3/RXData[1]</A>  (to <A href="#@net:Clk">Clk</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay U3/SLICE_36 to U3/SLICE_59 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:REG_DEL, 0.133,R8C14D.CLK,R8C14D.Q0,U3/SLICE_36:ROUTE, 0.152,R8C14D.Q0,R8C14A.M1,U3/SData[1]">Data path</A> U3/SLICE_36 to U3/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C14D.CLK to      R8C14D.Q0 <A href="#@comp:U3/SLICE_36">U3/SLICE_36</A> (from <A href="#@net:Clk">Clk</A>)
ROUTE         1     0.152<A href="#@net:U3/SData[1]:R8C14D.Q0:R8C14A.M1:0.152">      R8C14D.Q0 to R8C14A.M1     </A> <A href="#@net:U3/SData[1]">U3/SData[1]</A> (to <A href="#@net:Clk">Clk</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R8C14D.CLK,Clk">Source Clock Path</A> U1/OSCInst0 to U3/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R8C14D.CLK:1.216">        OSC.OSC to R8C14D.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R8C14A.CLK,Clk">Destination Clock Path</A> U1/OSCInst0 to U3/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R8C14A.CLK:1.216">        OSC.OSC to R8C14A.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:U3/SLICE_39">U3/SData[4]</A>  (from <A href="#@net:Clk">Clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:U3/SLICE_69">U3/RXData[4]</A>  (to <A href="#@net:Clk">Clk</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay U3/SLICE_39 to U3/SLICE_69 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:REG_DEL, 0.133,R7C12B.CLK,R7C12B.Q0,U3/SLICE_39:ROUTE, 0.152,R7C12B.Q0,R7C12D.M0,U3/SData[4]">Data path</A> U3/SLICE_39 to U3/SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C12B.CLK to      R7C12B.Q0 <A href="#@comp:U3/SLICE_39">U3/SLICE_39</A> (from <A href="#@net:Clk">Clk</A>)
ROUTE         1     0.152<A href="#@net:U3/SData[4]:R7C12B.Q0:R7C12D.M0:0.152">      R7C12B.Q0 to R7C12D.M0     </A> <A href="#@net:U3/SData[4]">U3/SData[4]</A> (to <A href="#@net:Clk">Clk</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R7C12B.CLK,Clk">Source Clock Path</A> U1/OSCInst0 to U3/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R7C12B.CLK:1.216">        OSC.OSC to R7C12B.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R7C12D.CLK,Clk">Destination Clock Path</A> U1/OSCInst0 to U3/SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R7C12D.CLK:1.216">        OSC.OSC to R7C12D.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_65">U3/SData[0]</A>  (from <A href="#@net:Clk">Clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:U3/SLICE_59">U3/RXData[0]</A>  (to <A href="#@net:Clk">Clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_65 to U3/SLICE_59 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:REG_DEL, 0.133,R9C14A.CLK,R9C14A.Q0,SLICE_65:ROUTE, 0.154,R9C14A.Q0,R8C14A.M0,U3/SData[0]">Data path</A> SLICE_65 to U3/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C14A.CLK to      R9C14A.Q0 <A href="#@comp:SLICE_65">SLICE_65</A> (from <A href="#@net:Clk">Clk</A>)
ROUTE         1     0.154<A href="#@net:U3/SData[0]:R9C14A.Q0:R8C14A.M0:0.154">      R9C14A.Q0 to R8C14A.M0     </A> <A href="#@net:U3/SData[0]">U3/SData[0]</A> (to <A href="#@net:Clk">Clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R9C14A.CLK,Clk">Source Clock Path</A> U1/OSCInst0 to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R9C14A.CLK:1.216">        OSC.OSC to R9C14A.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R8C14A.CLK,Clk">Destination Clock Path</A> U1/OSCInst0 to U3/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R8C14A.CLK:1.216">        OSC.OSC to R8C14A.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:U3/SLICE_57">U3/RXData[7]</A>  (from <A href="#@net:Clk">Clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_56">SDA_data[7]</A>  (to <A href="#@net:Clk">Clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay U3/SLICE_57 to SLICE_56 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:REG_DEL, 0.133,R7C11D.CLK,R7C11D.Q1,U3/SLICE_57:ROUTE, 0.154,R7C11D.Q1,R7C11C.M1,DataFromRx[7]">Data path</A> U3/SLICE_57 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11D.CLK to      R7C11D.Q1 <A href="#@comp:U3/SLICE_57">U3/SLICE_57</A> (from <A href="#@net:Clk">Clk</A>)
ROUTE         3     0.154<A href="#@net:DataFromRx[7]:R7C11D.Q1:R7C11C.M1:0.154">      R7C11D.Q1 to R7C11C.M1     </A> <A href="#@net:DataFromRx[7]">DataFromRx[7]</A> (to <A href="#@net:Clk">Clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R7C11D.CLK,Clk">Source Clock Path</A> U1/OSCInst0 to U3/SLICE_57:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R7C11D.CLK:1.216">        OSC.OSC to R7C11D.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R7C11C.CLK,Clk">Destination Clock Path</A> U1/OSCInst0 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R7C11C.CLK:1.216">        OSC.OSC to R7C11C.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.308ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:U3/SLICE_69">U3/RXData[4]</A>  (from <A href="#@net:Clk">Clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_62">SDA_data[4]</A>  (to <A href="#@net:Clk">Clk</A> +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay U3/SLICE_69 to SLICE_62 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:REG_DEL, 0.133,R7C12D.CLK,R7C12D.Q0,U3/SLICE_69:ROUTE, 0.156,R7C12D.Q0,R9C12D.M0,DataFromRx[4]">Data path</A> U3/SLICE_69 to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C12D.CLK to      R7C12D.Q0 <A href="#@comp:U3/SLICE_69">U3/SLICE_69</A> (from <A href="#@net:Clk">Clk</A>)
ROUTE         3     0.156<A href="#@net:DataFromRx[4]:R7C12D.Q0:R9C12D.M0:0.156">      R7C12D.Q0 to R9C12D.M0     </A> <A href="#@net:DataFromRx[4]">DataFromRx[4]</A> (to <A href="#@net:Clk">Clk</A>)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R7C12D.CLK,Clk">Source Clock Path</A> U1/OSCInst0 to U3/SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R7C12D.CLK:1.216">        OSC.OSC to R7C12D.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'Clk' 9.170000 MHz ;:ROUTE, 1.216,OSC.OSC,R9C12D.CLK,Clk">Destination Clock Path</A> U1/OSCInst0 to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.216<A href="#@net:Clk:OSC.OSC:R9C12D.CLK:1.216">        OSC.OSC to R9C12D.CLK    </A> <A href="#@net:Clk">Clk</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "Clk" 9.170000 MHz ;      |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: <A href="#@net:Clk">Clk</A>   Source: U1/OSCInst0.OSC   Loads: 53
   Covered under: FREQUENCY NET "Clk" 9.170000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 610 paths, 1 nets, and 534 connections (98.34% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
