
UART_Driver.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003e9e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000012a  00800060  00003e9e  00003f32  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000022  0080018a  0080018a  0000405c  2**0
                  ALLOC
  3 .stab         00004fbc  00000000  00000000  0000405c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000038b0  00000000  00000000  00009018  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000c8c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  0000ca68  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  0000cc5a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  0000f065  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  000103eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  000115c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  00011784  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  00011a7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  000123e8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 37 11 	jmp	0x226e	; 0x226e <__vector_1>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 18 0f 	jmp	0x1e30	; 0x1e30 <__vector_4>
      14:	0c 94 eb 0e 	jmp	0x1dd6	; 0x1dd6 <__vector_5>
      18:	0c 94 be 0e 	jmp	0x1d7c	; 0x1d7c <__vector_6>
      1c:	0c 94 91 0e 	jmp	0x1d22	; 0x1d22 <__vector_7>
      20:	0c 94 64 0e 	jmp	0x1cc8	; 0x1cc8 <__vector_8>
      24:	0c 94 37 0e 	jmp	0x1c6e	; 0x1c6e <__vector_9>
      28:	0c 94 0a 0e 	jmp	0x1c14	; 0x1c14 <__vector_10>
      2c:	0c 94 dd 0d 	jmp	0x1bba	; 0x1bba <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 db 0a 	jmp	0x15b6	; 0x15b6 <__vector_13>
      38:	0c 94 08 0b 	jmp	0x1610	; 0x1610 <__vector_14>
      3c:	0c 94 35 0b 	jmp	0x166a	; 0x166a <__vector_15>
      40:	0c 94 93 16 	jmp	0x2d26	; 0x2d26 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e9       	ldi	r30, 0x9E	; 158
      68:	fe e3       	ldi	r31, 0x3E	; 62
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 38       	cpi	r26, 0x8A	; 138
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	aa e8       	ldi	r26, 0x8A	; 138
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ac 3a       	cpi	r26, 0xAC	; 172
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 d4 1e 	call	0x3da8	; 0x3da8 <main>
      8a:	0c 94 4d 1f 	jmp	0x3e9a	; 0x3e9a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 0d 1f 	jmp	0x3e1a	; 0x3e1a <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 29 1f 	jmp	0x3e52	; 0x3e52 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 19 1f 	jmp	0x3e32	; 0x3e32 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 35 1f 	jmp	0x3e6a	; 0x3e6a <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 19 1f 	jmp	0x3e32	; 0x3e32 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 35 1f 	jmp	0x3e6a	; 0x3e6a <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 0d 1f 	jmp	0x3e1a	; 0x3e1a <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 29 1f 	jmp	0x3e52	; 0x3e52 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 15 1f 	jmp	0x3e2a	; 0x3e2a <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 31 1f 	jmp	0x3e62	; 0x3e62 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 19 1f 	jmp	0x3e32	; 0x3e32 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 35 1f 	jmp	0x3e6a	; 0x3e6a <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 19 1f 	jmp	0x3e32	; 0x3e32 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 35 1f 	jmp	0x3e6a	; 0x3e6a <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 19 1f 	jmp	0x3e32	; 0x3e32 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 35 1f 	jmp	0x3e6a	; 0x3e6a <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 1d 1f 	jmp	0x3e3a	; 0x3e3a <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 39 1f 	jmp	0x3e72	; 0x3e72 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 15 1f 	jmp	0x3e2a	; 0x3e2a <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 31 1f 	jmp	0x3e62	; 0x3e62 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e8 59       	subi	r30, 0x98	; 152
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <UART_VoidInit>:


static void(*UART_VidCallBack_ISR_Funtion[3])(void)={NULL};

void UART_VoidInit()
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	0f 92       	push	r0
     e34:	cd b7       	in	r28, 0x3d	; 61
     e36:	de b7       	in	r29, 0x3e	; 62
/*USART Control and Status Register A  UCSRA*/
u8 Local_u8ClearTemp=0;
     e38:	19 82       	std	Y+1, r1	; 0x01
		{
			SET_BIT(UCSRA_REG,UCSRA_U2X);
		}
#else
		{
			CLR_BIT(UCSRA_REG,UCSRA_U2X);
     e3a:	ab e2       	ldi	r26, 0x2B	; 43
     e3c:	b0 e0       	ldi	r27, 0x00	; 0
     e3e:	eb e2       	ldi	r30, 0x2B	; 43
     e40:	f0 e0       	ldi	r31, 0x00	; 0
     e42:	80 81       	ld	r24, Z
     e44:	8d 7f       	andi	r24, 0xFD	; 253
     e46:	8c 93       	st	X, r24
		{
			SET_BIT(UCSRA_REG,UCSRA_MPCM);
		}
#else
		{
			CLR_BIT(UCSRA_REG,UCSRA_MPCM);
     e48:	ab e2       	ldi	r26, 0x2B	; 43
     e4a:	b0 e0       	ldi	r27, 0x00	; 0
     e4c:	eb e2       	ldi	r30, 0x2B	; 43
     e4e:	f0 e0       	ldi	r31, 0x00	; 0
     e50:	80 81       	ld	r24, Z
     e52:	8e 7f       	andi	r24, 0xFE	; 254
     e54:	8c 93       	st	X, r24
		{
			SET_BIT(UCSRB_REG,UCSRB_RXCIE);
		}
#else
		{
			CLR_BIT(UCSRB_REG,UCSRB_RXCIE);
     e56:	aa e2       	ldi	r26, 0x2A	; 42
     e58:	b0 e0       	ldi	r27, 0x00	; 0
     e5a:	ea e2       	ldi	r30, 0x2A	; 42
     e5c:	f0 e0       	ldi	r31, 0x00	; 0
     e5e:	80 81       	ld	r24, Z
     e60:	8f 77       	andi	r24, 0x7F	; 127
     e62:	8c 93       	st	X, r24
		{
			SET_BIT(UCSRB_REG,UCSRB_TXCIE);
		}
#else
		{
			CLR_BIT(UCSRB_REG,UCSRB_TXCIE);
     e64:	aa e2       	ldi	r26, 0x2A	; 42
     e66:	b0 e0       	ldi	r27, 0x00	; 0
     e68:	ea e2       	ldi	r30, 0x2A	; 42
     e6a:	f0 e0       	ldi	r31, 0x00	; 0
     e6c:	80 81       	ld	r24, Z
     e6e:	8f 7b       	andi	r24, 0xBF	; 191
     e70:	8c 93       	st	X, r24
		{
			SET_BIT(UCSRB_REG,UCSRB_UDRIE);
		}
#else
		{
			CLR_BIT(UCSRB_REG,UCSRB_UDRIE);
     e72:	aa e2       	ldi	r26, 0x2A	; 42
     e74:	b0 e0       	ldi	r27, 0x00	; 0
     e76:	ea e2       	ldi	r30, 0x2A	; 42
     e78:	f0 e0       	ldi	r31, 0x00	; 0
     e7a:	80 81       	ld	r24, Z
     e7c:	8f 7d       	andi	r24, 0xDF	; 223
     e7e:	8c 93       	st	X, r24




		/*to Set Parity Mode*/
		UCSRC_REG &=PARITY_MODE_MASK;
     e80:	a0 e4       	ldi	r26, 0x40	; 64
     e82:	b0 e0       	ldi	r27, 0x00	; 0
     e84:	e0 e4       	ldi	r30, 0x40	; 64
     e86:	f0 e0       	ldi	r31, 0x00	; 0
     e88:	80 81       	ld	r24, Z
     e8a:	8f 7c       	andi	r24, 0xCF	; 207
     e8c:	8c 93       	st	X, r24
		UCSRC_REG|=(PARITY_MODE<<PARITY_MODE_SHIFT_VAL)|(1<<UCSRC_URSEL);
     e8e:	a0 e4       	ldi	r26, 0x40	; 64
     e90:	b0 e0       	ldi	r27, 0x00	; 0
     e92:	e0 e4       	ldi	r30, 0x40	; 64
     e94:	f0 e0       	ldi	r31, 0x00	; 0
     e96:	80 81       	ld	r24, Z
     e98:	80 68       	ori	r24, 0x80	; 128
     e9a:	8c 93       	st	X, r24


/*to set the Data Size*/
#if(DATA_SIZE==DATA_SIZE_5_BIT ||DATA_SIZE==DATA_SIZE_6_BIT||DATA_SIZE==DATA_SIZE_7_BIT||DATA_SIZE==DATA_SIZE_8_BIT)
{
	UCSRC_REG &=(DATA_SIZE_MASK);
     e9c:	a0 e4       	ldi	r26, 0x40	; 64
     e9e:	b0 e0       	ldi	r27, 0x00	; 0
     ea0:	e0 e4       	ldi	r30, 0x40	; 64
     ea2:	f0 e0       	ldi	r31, 0x00	; 0
     ea4:	80 81       	ld	r24, Z
     ea6:	89 7f       	andi	r24, 0xF9	; 249
     ea8:	8c 93       	st	X, r24
	UCSRC_REG|=(DATA_SIZE<<DATA_SIZE_SHIFT_VAL)|(1<<UCSRC_URSEL);
     eaa:	a0 e4       	ldi	r26, 0x40	; 64
     eac:	b0 e0       	ldi	r27, 0x00	; 0
     eae:	e0 e4       	ldi	r30, 0x40	; 64
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	80 81       	ld	r24, Z
     eb4:	86 68       	ori	r24, 0x86	; 134
     eb6:	8c 93       	st	X, r24
		UCSRC_REG|=(1<<UCSRC_UMSEL)|(1<<UCSRC_URSEL);
		}
#elif(SYNCHONIZATION_MODE==ASYNC_MODE)
		{

			CLR_BIT(Local_u8ClearTemp,UCSRC_UMSEL);
     eb8:	89 81       	ldd	r24, Y+1	; 0x01
     eba:	8f 7b       	andi	r24, 0xBF	; 191
     ebc:	89 83       	std	Y+1, r24	; 0x01
			UCSRC_REG|=Local_u8ClearTemp;
     ebe:	a0 e4       	ldi	r26, 0x40	; 64
     ec0:	b0 e0       	ldi	r27, 0x00	; 0
     ec2:	e0 e4       	ldi	r30, 0x40	; 64
     ec4:	f0 e0       	ldi	r31, 0x00	; 0
     ec6:	90 81       	ld	r25, Z
     ec8:	89 81       	ldd	r24, Y+1	; 0x01
     eca:	89 2b       	or	r24, r25
     ecc:	8c 93       	st	X, r24
			UCSRC_REG|=(1<<UCSRC_USBS)|(1<<UCSRC_URSEL);
		}
#elif(NUM_OF_STOP_BIT==STOP_BIT_1)
		{

			CLR_BIT(Local_u8ClearTemp,UCSRC_USBS);
     ece:	89 81       	ldd	r24, Y+1	; 0x01
     ed0:	87 7f       	andi	r24, 0xF7	; 247
     ed2:	89 83       	std	Y+1, r24	; 0x01
			UCSRC_REG|=Local_u8ClearTemp;
     ed4:	a0 e4       	ldi	r26, 0x40	; 64
     ed6:	b0 e0       	ldi	r27, 0x00	; 0
     ed8:	e0 e4       	ldi	r30, 0x40	; 64
     eda:	f0 e0       	ldi	r31, 0x00	; 0
     edc:	90 81       	ld	r25, Z
     ede:	89 81       	ldd	r24, Y+1	; 0x01
     ee0:	89 2b       	or	r24, r25
     ee2:	8c 93       	st	X, r24
			UCSRC_REG|=(1<<UCSRC_UCPOL)|(1<<UCSRC_URSEL);
		}
#elif(CLOCK_POLARITY==TX_RISING_RX_FALLING)
		{

			CLR_BIT(Local_u8ClearTemp,UCSRC_UCPOL);
     ee4:	89 81       	ldd	r24, Y+1	; 0x01
     ee6:	8e 7f       	andi	r24, 0xFE	; 254
     ee8:	89 83       	std	Y+1, r24	; 0x01
			UCSRC_REG|=Local_u8ClearTemp;
     eea:	a0 e4       	ldi	r26, 0x40	; 64
     eec:	b0 e0       	ldi	r27, 0x00	; 0
     eee:	e0 e4       	ldi	r30, 0x40	; 64
     ef0:	f0 e0       	ldi	r31, 0x00	; 0
     ef2:	90 81       	ld	r25, Z
     ef4:	89 81       	ldd	r24, Y+1	; 0x01
     ef6:	89 2b       	or	r24, r25
     ef8:	8c 93       	st	X, r24



/*Open Data Sheet to Select Baud Rate*/

		UBRRL_REG=BAUD_RATE_VALE;
     efa:	e9 e2       	ldi	r30, 0x29	; 41
     efc:	f0 e0       	ldi	r31, 0x00	; 0
     efe:	83 e3       	ldi	r24, 0x33	; 51
     f00:	80 83       	st	Z, r24
		UBRRH_REG=(BAUD_RATE_VALE>>8)&(0x7F);
     f02:	e0 e4       	ldi	r30, 0x40	; 64
     f04:	f0 e0       	ldi	r31, 0x00	; 0
     f06:	10 82       	st	Z, r1

	UCSRB_REG|=(1<<UCSRB_RXEN)|(1<<UCSRB_TXEN);
     f08:	aa e2       	ldi	r26, 0x2A	; 42
     f0a:	b0 e0       	ldi	r27, 0x00	; 0
     f0c:	ea e2       	ldi	r30, 0x2A	; 42
     f0e:	f0 e0       	ldi	r31, 0x00	; 0
     f10:	80 81       	ld	r24, Z
     f12:	88 61       	ori	r24, 0x18	; 24
     f14:	8c 93       	st	X, r24
}
     f16:	0f 90       	pop	r0
     f18:	cf 91       	pop	r28
     f1a:	df 91       	pop	r29
     f1c:	08 95       	ret

00000f1e <UART_u8FrameErrorDetection>:




u8 UART_u8FrameErrorDetection()
{
     f1e:	df 93       	push	r29
     f20:	cf 93       	push	r28
     f22:	0f 92       	push	r0
     f24:	cd b7       	in	r28, 0x3d	; 61
     f26:	de b7       	in	r29, 0x3e	; 62
	u8 Local_u8FrameErrorStatus=0;
     f28:	19 82       	std	Y+1, r1	; 0x01

	if(GET_BIT(UCSRA_REG,UCSRA_FE))
     f2a:	eb e2       	ldi	r30, 0x2B	; 43
     f2c:	f0 e0       	ldi	r31, 0x00	; 0
     f2e:	80 81       	ld	r24, Z
     f30:	82 95       	swap	r24
     f32:	8f 70       	andi	r24, 0x0F	; 15
     f34:	88 2f       	mov	r24, r24
     f36:	90 e0       	ldi	r25, 0x00	; 0
     f38:	81 70       	andi	r24, 0x01	; 1
     f3a:	90 70       	andi	r25, 0x00	; 0
     f3c:	88 23       	and	r24, r24
     f3e:	11 f0       	breq	.+4      	; 0xf44 <UART_u8FrameErrorDetection+0x26>
	{
		Local_u8FrameErrorStatus=1;
     f40:	81 e0       	ldi	r24, 0x01	; 1
     f42:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8FrameErrorStatus;
     f44:	89 81       	ldd	r24, Y+1	; 0x01

}
     f46:	0f 90       	pop	r0
     f48:	cf 91       	pop	r28
     f4a:	df 91       	pop	r29
     f4c:	08 95       	ret

00000f4e <UART_u8DataOverRunDetection>:


u8 UART_u8DataOverRunDetection()
{
     f4e:	df 93       	push	r29
     f50:	cf 93       	push	r28
     f52:	0f 92       	push	r0
     f54:	cd b7       	in	r28, 0x3d	; 61
     f56:	de b7       	in	r29, 0x3e	; 62
	u8 Local_u8FrameErrorStatus=0;
     f58:	19 82       	std	Y+1, r1	; 0x01

	if(GET_BIT(UCSRA_REG,UCSRA_DOR))
     f5a:	eb e2       	ldi	r30, 0x2B	; 43
     f5c:	f0 e0       	ldi	r31, 0x00	; 0
     f5e:	80 81       	ld	r24, Z
     f60:	86 95       	lsr	r24
     f62:	86 95       	lsr	r24
     f64:	86 95       	lsr	r24
     f66:	88 2f       	mov	r24, r24
     f68:	90 e0       	ldi	r25, 0x00	; 0
     f6a:	81 70       	andi	r24, 0x01	; 1
     f6c:	90 70       	andi	r25, 0x00	; 0
     f6e:	88 23       	and	r24, r24
     f70:	11 f0       	breq	.+4      	; 0xf76 <UART_u8DataOverRunDetection+0x28>
	{
		Local_u8FrameErrorStatus=1;
     f72:	81 e0       	ldi	r24, 0x01	; 1
     f74:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8FrameErrorStatus;
     f76:	89 81       	ldd	r24, Y+1	; 0x01

}
     f78:	0f 90       	pop	r0
     f7a:	cf 91       	pop	r28
     f7c:	df 91       	pop	r29
     f7e:	08 95       	ret

00000f80 <UART_u8ParityErrorDetection>:

u8 UART_u8ParityErrorDetection()
{
     f80:	df 93       	push	r29
     f82:	cf 93       	push	r28
     f84:	0f 92       	push	r0
     f86:	cd b7       	in	r28, 0x3d	; 61
     f88:	de b7       	in	r29, 0x3e	; 62
	u8 Local_u8FrameErrorStatus=0;
     f8a:	19 82       	std	Y+1, r1	; 0x01

	if(GET_BIT(UCSRA_REG,UCSRA_PE))
     f8c:	eb e2       	ldi	r30, 0x2B	; 43
     f8e:	f0 e0       	ldi	r31, 0x00	; 0
     f90:	80 81       	ld	r24, Z
     f92:	86 95       	lsr	r24
     f94:	86 95       	lsr	r24
     f96:	88 2f       	mov	r24, r24
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	81 70       	andi	r24, 0x01	; 1
     f9c:	90 70       	andi	r25, 0x00	; 0
     f9e:	88 23       	and	r24, r24
     fa0:	11 f0       	breq	.+4      	; 0xfa6 <UART_u8ParityErrorDetection+0x26>
	{
		Local_u8FrameErrorStatus=1;
     fa2:	81 e0       	ldi	r24, 0x01	; 1
     fa4:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8FrameErrorStatus;
     fa6:	89 81       	ldd	r24, Y+1	; 0x01

}
     fa8:	0f 90       	pop	r0
     faa:	cf 91       	pop	r28
     fac:	df 91       	pop	r29
     fae:	08 95       	ret

00000fb0 <UART_u8SetBaudRate>:

void UART_u8SetBaudRate(u8 Copy_u8BaudRateVal,u8 Copy_u8Freq)
{
     fb0:	df 93       	push	r29
     fb2:	cf 93       	push	r28
     fb4:	00 d0       	rcall	.+0      	; 0xfb6 <UART_u8SetBaudRate+0x6>
     fb6:	00 d0       	rcall	.+0      	; 0xfb8 <UART_u8SetBaudRate+0x8>
     fb8:	cd b7       	in	r28, 0x3d	; 61
     fba:	de b7       	in	r29, 0x3e	; 62
     fbc:	8b 83       	std	Y+3, r24	; 0x03
     fbe:	6c 83       	std	Y+4, r22	; 0x04
		{
			UBRR_Temp=(Copy_u8Freq)/(8*Copy_u8BaudRateVal)-1;
		}
		else
		{
			UBRR_Temp=(Copy_u8Freq)/(16*Copy_u8BaudRateVal)-1;
     fc0:	8c 81       	ldd	r24, Y+4	; 0x04
     fc2:	48 2f       	mov	r20, r24
     fc4:	50 e0       	ldi	r21, 0x00	; 0
     fc6:	8b 81       	ldd	r24, Y+3	; 0x03
     fc8:	88 2f       	mov	r24, r24
     fca:	90 e0       	ldi	r25, 0x00	; 0
     fcc:	9c 01       	movw	r18, r24
     fce:	22 95       	swap	r18
     fd0:	32 95       	swap	r19
     fd2:	30 7f       	andi	r19, 0xF0	; 240
     fd4:	32 27       	eor	r19, r18
     fd6:	20 7f       	andi	r18, 0xF0	; 240
     fd8:	32 27       	eor	r19, r18
     fda:	ca 01       	movw	r24, r20
     fdc:	b9 01       	movw	r22, r18
     fde:	0e 94 fa 1e 	call	0x3df4	; 0x3df4 <__divmodhi4>
     fe2:	cb 01       	movw	r24, r22
     fe4:	01 97       	sbiw	r24, 0x01	; 1
     fe6:	9a 83       	std	Y+2, r25	; 0x02
     fe8:	89 83       	std	Y+1, r24	; 0x01
	}
	else if (SYNCHONIZATION_MODE==SYNC_MODE)
	{
		UBRR_Temp=(Copy_u8Freq)/(2*Copy_u8BaudRateVal)-1;
	}
	CLR_BIT(UCSRC_REG,UCSRC_URSEL);
     fea:	a0 e4       	ldi	r26, 0x40	; 64
     fec:	b0 e0       	ldi	r27, 0x00	; 0
     fee:	e0 e4       	ldi	r30, 0x40	; 64
     ff0:	f0 e0       	ldi	r31, 0x00	; 0
     ff2:	80 81       	ld	r24, Z
     ff4:	8f 77       	andi	r24, 0x7F	; 127
     ff6:	8c 93       	st	X, r24
	UBRRL_REG=UBRR_Temp;
     ff8:	e9 e2       	ldi	r30, 0x29	; 41
     ffa:	f0 e0       	ldi	r31, 0x00	; 0
     ffc:	89 81       	ldd	r24, Y+1	; 0x01
     ffe:	80 83       	st	Z, r24
	UBRRH_REG=(UBRR_Temp>>8)&(0x7F);
    1000:	e0 e4       	ldi	r30, 0x40	; 64
    1002:	f0 e0       	ldi	r31, 0x00	; 0
    1004:	89 81       	ldd	r24, Y+1	; 0x01
    1006:	9a 81       	ldd	r25, Y+2	; 0x02
    1008:	89 2f       	mov	r24, r25
    100a:	99 27       	eor	r25, r25
    100c:	8f 77       	andi	r24, 0x7F	; 127
    100e:	80 83       	st	Z, r24
}
    1010:	0f 90       	pop	r0
    1012:	0f 90       	pop	r0
    1014:	0f 90       	pop	r0
    1016:	0f 90       	pop	r0
    1018:	cf 91       	pop	r28
    101a:	df 91       	pop	r29
    101c:	08 95       	ret

0000101e <UART_VoidTXSendData>:



void UART_VoidTXSendData(u16 Copy_u16TxData)
{
    101e:	df 93       	push	r29
    1020:	cf 93       	push	r28
    1022:	00 d0       	rcall	.+0      	; 0x1024 <UART_VoidTXSendData+0x6>
    1024:	cd b7       	in	r28, 0x3d	; 61
    1026:	de b7       	in	r29, 0x3e	; 62
    1028:	9a 83       	std	Y+2, r25	; 0x02
    102a:	89 83       	std	Y+1, r24	; 0x01
	UDR_REG=Copy_u16TxData;
    102c:	ec e2       	ldi	r30, 0x2C	; 44
    102e:	f0 e0       	ldi	r31, 0x00	; 0
    1030:	89 81       	ldd	r24, Y+1	; 0x01
    1032:	80 83       	st	Z, r24
	while(GET_BIT(UCSRA_REG,UCSRA_UDRE)==0);
    1034:	eb e2       	ldi	r30, 0x2B	; 43
    1036:	f0 e0       	ldi	r31, 0x00	; 0
    1038:	80 81       	ld	r24, Z
    103a:	82 95       	swap	r24
    103c:	86 95       	lsr	r24
    103e:	87 70       	andi	r24, 0x07	; 7
    1040:	88 2f       	mov	r24, r24
    1042:	90 e0       	ldi	r25, 0x00	; 0
    1044:	81 70       	andi	r24, 0x01	; 1
    1046:	90 70       	andi	r25, 0x00	; 0
    1048:	00 97       	sbiw	r24, 0x00	; 0
    104a:	a1 f3       	breq	.-24     	; 0x1034 <UART_VoidTXSendData+0x16>


}
    104c:	0f 90       	pop	r0
    104e:	0f 90       	pop	r0
    1050:	cf 91       	pop	r28
    1052:	df 91       	pop	r29
    1054:	08 95       	ret

00001056 <UART_u16RXRecieveData>:

u16 UART_u16RXRecieveData(void)
{
    1056:	df 93       	push	r29
    1058:	cf 93       	push	r28
    105a:	00 d0       	rcall	.+0      	; 0x105c <UART_u16RXRecieveData+0x6>
    105c:	cd b7       	in	r28, 0x3d	; 61
    105e:	de b7       	in	r29, 0x3e	; 62

	u16  Local_u16RecievedData;

	while(GET_BIT(UCSRA_REG,UCSRA_RXC)==0);
    1060:	eb e2       	ldi	r30, 0x2B	; 43
    1062:	f0 e0       	ldi	r31, 0x00	; 0
    1064:	80 81       	ld	r24, Z
    1066:	88 23       	and	r24, r24
    1068:	dc f7       	brge	.-10     	; 0x1060 <UART_u16RXRecieveData+0xa>
	Local_u16RecievedData=	UDR_REG;
    106a:	ec e2       	ldi	r30, 0x2C	; 44
    106c:	f0 e0       	ldi	r31, 0x00	; 0
    106e:	80 81       	ld	r24, Z
    1070:	88 2f       	mov	r24, r24
    1072:	90 e0       	ldi	r25, 0x00	; 0
    1074:	9a 83       	std	Y+2, r25	; 0x02
    1076:	89 83       	std	Y+1, r24	; 0x01

return Local_u16RecievedData;
    1078:	89 81       	ldd	r24, Y+1	; 0x01
    107a:	9a 81       	ldd	r25, Y+2	; 0x02
}
    107c:	0f 90       	pop	r0
    107e:	0f 90       	pop	r0
    1080:	cf 91       	pop	r28
    1082:	df 91       	pop	r29
    1084:	08 95       	ret

00001086 <UART_VoidTxSendFloatNumber>:


void UART_VoidTxSendFloatNumber(f64 Copy_f64TxData)
{
    1086:	df 93       	push	r29
    1088:	cf 93       	push	r28
    108a:	00 d0       	rcall	.+0      	; 0x108c <UART_VoidTxSendFloatNumber+0x6>
    108c:	00 d0       	rcall	.+0      	; 0x108e <UART_VoidTxSendFloatNumber+0x8>
    108e:	00 d0       	rcall	.+0      	; 0x1090 <UART_VoidTxSendFloatNumber+0xa>
    1090:	cd b7       	in	r28, 0x3d	; 61
    1092:	de b7       	in	r29, 0x3e	; 62
    1094:	6b 83       	std	Y+3, r22	; 0x03
    1096:	7c 83       	std	Y+4, r23	; 0x04
    1098:	8d 83       	std	Y+5, r24	; 0x05
    109a:	9e 83       	std	Y+6, r25	; 0x06

	u32 DecimalNum=100000*(Copy_f64TxData-(u32)Copy_f64TxData);
    109c:	6b 81       	ldd	r22, Y+3	; 0x03
    109e:	7c 81       	ldd	r23, Y+4	; 0x04
    10a0:	8d 81       	ldd	r24, Y+5	; 0x05
    10a2:	9e 81       	ldd	r25, Y+6	; 0x06
    10a4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10a8:	dc 01       	movw	r26, r24
    10aa:	cb 01       	movw	r24, r22
    10ac:	cc 01       	movw	r24, r24
    10ae:	a0 e0       	ldi	r26, 0x00	; 0
    10b0:	b0 e0       	ldi	r27, 0x00	; 0
    10b2:	bc 01       	movw	r22, r24
    10b4:	cd 01       	movw	r24, r26
    10b6:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    10ba:	9b 01       	movw	r18, r22
    10bc:	ac 01       	movw	r20, r24
    10be:	6b 81       	ldd	r22, Y+3	; 0x03
    10c0:	7c 81       	ldd	r23, Y+4	; 0x04
    10c2:	8d 81       	ldd	r24, Y+5	; 0x05
    10c4:	9e 81       	ldd	r25, Y+6	; 0x06
    10c6:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    10ca:	dc 01       	movw	r26, r24
    10cc:	cb 01       	movw	r24, r22
    10ce:	bc 01       	movw	r22, r24
    10d0:	cd 01       	movw	r24, r26
    10d2:	20 e0       	ldi	r18, 0x00	; 0
    10d4:	30 e5       	ldi	r19, 0x50	; 80
    10d6:	43 ec       	ldi	r20, 0xC3	; 195
    10d8:	57 e4       	ldi	r21, 0x47	; 71
    10da:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10de:	dc 01       	movw	r26, r24
    10e0:	cb 01       	movw	r24, r22
    10e2:	bc 01       	movw	r22, r24
    10e4:	cd 01       	movw	r24, r26
    10e6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10ea:	dc 01       	movw	r26, r24
    10ec:	cb 01       	movw	r24, r22
    10ee:	9a 83       	std	Y+2, r25	; 0x02
    10f0:	89 83       	std	Y+1, r24	; 0x01
	 UART_VoidSendNumber(Copy_f64TxData);
    10f2:	6b 81       	ldd	r22, Y+3	; 0x03
    10f4:	7c 81       	ldd	r23, Y+4	; 0x04
    10f6:	8d 81       	ldd	r24, Y+5	; 0x05
    10f8:	9e 81       	ldd	r25, Y+6	; 0x06
    10fa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10fe:	dc 01       	movw	r26, r24
    1100:	cb 01       	movw	r24, r22
    1102:	0e 94 94 08 	call	0x1128	; 0x1128 <UART_VoidSendNumber>
	 UART_VoidTXSendData('.');
    1106:	8e e2       	ldi	r24, 0x2E	; 46
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	0e 94 0f 08 	call	0x101e	; 0x101e <UART_VoidTXSendData>
	 UART_VoidSendNumber(DecimalNum);
    110e:	89 81       	ldd	r24, Y+1	; 0x01
    1110:	9a 81       	ldd	r25, Y+2	; 0x02
    1112:	0e 94 94 08 	call	0x1128	; 0x1128 <UART_VoidSendNumber>



}
    1116:	26 96       	adiw	r28, 0x06	; 6
    1118:	0f b6       	in	r0, 0x3f	; 63
    111a:	f8 94       	cli
    111c:	de bf       	out	0x3e, r29	; 62
    111e:	0f be       	out	0x3f, r0	; 63
    1120:	cd bf       	out	0x3d, r28	; 61
    1122:	cf 91       	pop	r28
    1124:	df 91       	pop	r29
    1126:	08 95       	ret

00001128 <UART_VoidSendNumber>:

void UART_VoidSendNumber(u32 Copy_u32Char)
{
    1128:	df 93       	push	r29
    112a:	cf 93       	push	r28
    112c:	cd b7       	in	r28, 0x3d	; 61
    112e:	de b7       	in	r29, 0x3e	; 62
    1130:	68 97       	sbiw	r28, 0x18	; 24
    1132:	0f b6       	in	r0, 0x3f	; 63
    1134:	f8 94       	cli
    1136:	de bf       	out	0x3e, r29	; 62
    1138:	0f be       	out	0x3f, r0	; 63
    113a:	cd bf       	out	0x3d, r28	; 61
    113c:	98 8f       	std	Y+24, r25	; 0x18
    113e:	8f 8b       	std	Y+23, r24	; 0x17
u8 Local_Char_Converted[16];
u32  Local_Temp=Copy_u32Char;
    1140:	8f 89       	ldd	r24, Y+23	; 0x17
    1142:	98 8d       	ldd	r25, Y+24	; 0x18
    1144:	9e 83       	std	Y+6, r25	; 0x06
    1146:	8d 83       	std	Y+5, r24	; 0x05
u8 Counter=0;
    1148:	1c 82       	std	Y+4, r1	; 0x04
    114a:	0d c0       	rjmp	.+26     	; 0x1166 <UART_VoidSendNumber+0x3e>
while(Local_Temp>=1)
{
    Counter++;
    114c:	8c 81       	ldd	r24, Y+4	; 0x04
    114e:	8f 5f       	subi	r24, 0xFF	; 255
    1150:	8c 83       	std	Y+4, r24	; 0x04
    Local_Temp/=10;
    1152:	8d 81       	ldd	r24, Y+5	; 0x05
    1154:	9e 81       	ldd	r25, Y+6	; 0x06
    1156:	2a e0       	ldi	r18, 0x0A	; 10
    1158:	30 e0       	ldi	r19, 0x00	; 0
    115a:	b9 01       	movw	r22, r18
    115c:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <__udivmodhi4>
    1160:	cb 01       	movw	r24, r22
    1162:	9e 83       	std	Y+6, r25	; 0x06
    1164:	8d 83       	std	Y+5, r24	; 0x05
void UART_VoidSendNumber(u32 Copy_u32Char)
{
u8 Local_Char_Converted[16];
u32  Local_Temp=Copy_u32Char;
u8 Counter=0;
while(Local_Temp>=1)
    1166:	8d 81       	ldd	r24, Y+5	; 0x05
    1168:	9e 81       	ldd	r25, Y+6	; 0x06
    116a:	00 97       	sbiw	r24, 0x00	; 0
    116c:	79 f7       	brne	.-34     	; 0x114c <UART_VoidSendNumber+0x24>
{
    Counter++;
    Local_Temp/=10;
}
Local_Temp=Copy_u32Char;
    116e:	8f 89       	ldd	r24, Y+23	; 0x17
    1170:	98 8d       	ldd	r25, Y+24	; 0x18
    1172:	9e 83       	std	Y+6, r25	; 0x06
    1174:	8d 83       	std	Y+5, r24	; 0x05

	for(u8 i=0;i<Counter;i++)
    1176:	1b 82       	std	Y+3, r1	; 0x03
    1178:	1e c0       	rjmp	.+60     	; 0x11b6 <UART_VoidSendNumber+0x8e>
		{

			Local_Char_Converted[i]=Local_Temp%10+'0';
    117a:	8b 81       	ldd	r24, Y+3	; 0x03
    117c:	e8 2f       	mov	r30, r24
    117e:	f0 e0       	ldi	r31, 0x00	; 0
    1180:	8d 81       	ldd	r24, Y+5	; 0x05
    1182:	9e 81       	ldd	r25, Y+6	; 0x06
    1184:	2a e0       	ldi	r18, 0x0A	; 10
    1186:	30 e0       	ldi	r19, 0x00	; 0
    1188:	b9 01       	movw	r22, r18
    118a:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <__udivmodhi4>
    118e:	28 2f       	mov	r18, r24
    1190:	20 5d       	subi	r18, 0xD0	; 208
    1192:	ce 01       	movw	r24, r28
    1194:	07 96       	adiw	r24, 0x07	; 7
    1196:	e8 0f       	add	r30, r24
    1198:	f9 1f       	adc	r31, r25
    119a:	20 83       	st	Z, r18

			Local_Temp/=10;
    119c:	8d 81       	ldd	r24, Y+5	; 0x05
    119e:	9e 81       	ldd	r25, Y+6	; 0x06
    11a0:	2a e0       	ldi	r18, 0x0A	; 10
    11a2:	30 e0       	ldi	r19, 0x00	; 0
    11a4:	b9 01       	movw	r22, r18
    11a6:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <__udivmodhi4>
    11aa:	cb 01       	movw	r24, r22
    11ac:	9e 83       	std	Y+6, r25	; 0x06
    11ae:	8d 83       	std	Y+5, r24	; 0x05
    Counter++;
    Local_Temp/=10;
}
Local_Temp=Copy_u32Char;

	for(u8 i=0;i<Counter;i++)
    11b0:	8b 81       	ldd	r24, Y+3	; 0x03
    11b2:	8f 5f       	subi	r24, 0xFF	; 255
    11b4:	8b 83       	std	Y+3, r24	; 0x03
    11b6:	9b 81       	ldd	r25, Y+3	; 0x03
    11b8:	8c 81       	ldd	r24, Y+4	; 0x04
    11ba:	98 17       	cp	r25, r24
    11bc:	f0 f2       	brcs	.-68     	; 0x117a <UART_VoidSendNumber+0x52>
			Local_Char_Converted[i]=Local_Temp%10+'0';

			Local_Temp/=10;
		}

	for (int i = Counter-1; i >=0 ; i--)
    11be:	8c 81       	ldd	r24, Y+4	; 0x04
    11c0:	88 2f       	mov	r24, r24
    11c2:	90 e0       	ldi	r25, 0x00	; 0
    11c4:	01 97       	sbiw	r24, 0x01	; 1
    11c6:	9a 83       	std	Y+2, r25	; 0x02
    11c8:	89 83       	std	Y+1, r24	; 0x01
    11ca:	11 c0       	rjmp	.+34     	; 0x11ee <UART_VoidSendNumber+0xc6>
		{
		UART_VoidTXSendData(Local_Char_Converted[i]);
    11cc:	29 81       	ldd	r18, Y+1	; 0x01
    11ce:	3a 81       	ldd	r19, Y+2	; 0x02
    11d0:	ce 01       	movw	r24, r28
    11d2:	07 96       	adiw	r24, 0x07	; 7
    11d4:	fc 01       	movw	r30, r24
    11d6:	e2 0f       	add	r30, r18
    11d8:	f3 1f       	adc	r31, r19
    11da:	80 81       	ld	r24, Z
    11dc:	88 2f       	mov	r24, r24
    11de:	90 e0       	ldi	r25, 0x00	; 0
    11e0:	0e 94 0f 08 	call	0x101e	; 0x101e <UART_VoidTXSendData>
			Local_Char_Converted[i]=Local_Temp%10+'0';

			Local_Temp/=10;
		}

	for (int i = Counter-1; i >=0 ; i--)
    11e4:	89 81       	ldd	r24, Y+1	; 0x01
    11e6:	9a 81       	ldd	r25, Y+2	; 0x02
    11e8:	01 97       	sbiw	r24, 0x01	; 1
    11ea:	9a 83       	std	Y+2, r25	; 0x02
    11ec:	89 83       	std	Y+1, r24	; 0x01
    11ee:	89 81       	ldd	r24, Y+1	; 0x01
    11f0:	9a 81       	ldd	r25, Y+2	; 0x02
    11f2:	99 23       	and	r25, r25
    11f4:	5c f7       	brge	.-42     	; 0x11cc <UART_VoidSendNumber+0xa4>
		{
		UART_VoidTXSendData(Local_Char_Converted[i]);
		}


}
    11f6:	68 96       	adiw	r28, 0x18	; 24
    11f8:	0f b6       	in	r0, 0x3f	; 63
    11fa:	f8 94       	cli
    11fc:	de bf       	out	0x3e, r29	; 62
    11fe:	0f be       	out	0x3f, r0	; 63
    1200:	cd bf       	out	0x3d, r28	; 61
    1202:	cf 91       	pop	r28
    1204:	df 91       	pop	r29
    1206:	08 95       	ret

00001208 <CountParameters>:

u8 CountParameters(const u8 *String)
{
    1208:	0f 93       	push	r16
    120a:	1f 93       	push	r17
    120c:	df 93       	push	r29
    120e:	cf 93       	push	r28
    1210:	00 d0       	rcall	.+0      	; 0x1212 <CountParameters+0xa>
    1212:	00 d0       	rcall	.+0      	; 0x1214 <CountParameters+0xc>
    1214:	0f 92       	push	r0
    1216:	cd b7       	in	r28, 0x3d	; 61
    1218:	de b7       	in	r29, 0x3e	; 62
    121a:	9d 83       	std	Y+5, r25	; 0x05
    121c:	8c 83       	std	Y+4, r24	; 0x04
    u8 counter=0;
    121e:	1b 82       	std	Y+3, r1	; 0x03
    for (int i=0; i<strlen(String);i++)
    1220:	1a 82       	std	Y+2, r1	; 0x02
    1222:	19 82       	std	Y+1, r1	; 0x01
    1224:	12 c0       	rjmp	.+36     	; 0x124a <CountParameters+0x42>
    {
        if(String[i]=='%')
    1226:	29 81       	ldd	r18, Y+1	; 0x01
    1228:	3a 81       	ldd	r19, Y+2	; 0x02
    122a:	8c 81       	ldd	r24, Y+4	; 0x04
    122c:	9d 81       	ldd	r25, Y+5	; 0x05
    122e:	fc 01       	movw	r30, r24
    1230:	e2 0f       	add	r30, r18
    1232:	f3 1f       	adc	r31, r19
    1234:	80 81       	ld	r24, Z
    1236:	85 32       	cpi	r24, 0x25	; 37
    1238:	19 f4       	brne	.+6      	; 0x1240 <CountParameters+0x38>
        {
            counter++;
    123a:	8b 81       	ldd	r24, Y+3	; 0x03
    123c:	8f 5f       	subi	r24, 0xFF	; 255
    123e:	8b 83       	std	Y+3, r24	; 0x03
}

u8 CountParameters(const u8 *String)
{
    u8 counter=0;
    for (int i=0; i<strlen(String);i++)
    1240:	89 81       	ldd	r24, Y+1	; 0x01
    1242:	9a 81       	ldd	r25, Y+2	; 0x02
    1244:	01 96       	adiw	r24, 0x01	; 1
    1246:	9a 83       	std	Y+2, r25	; 0x02
    1248:	89 83       	std	Y+1, r24	; 0x01
    124a:	09 81       	ldd	r16, Y+1	; 0x01
    124c:	1a 81       	ldd	r17, Y+2	; 0x02
    124e:	8c 81       	ldd	r24, Y+4	; 0x04
    1250:	9d 81       	ldd	r25, Y+5	; 0x05
    1252:	0e 94 44 1f 	call	0x3e88	; 0x3e88 <strlen>
    1256:	08 17       	cp	r16, r24
    1258:	19 07       	cpc	r17, r25
    125a:	28 f3       	brcs	.-54     	; 0x1226 <CountParameters+0x1e>
            counter++;
        }

    }

    return counter;
    125c:	8b 81       	ldd	r24, Y+3	; 0x03
}
    125e:	0f 90       	pop	r0
    1260:	0f 90       	pop	r0
    1262:	0f 90       	pop	r0
    1264:	0f 90       	pop	r0
    1266:	0f 90       	pop	r0
    1268:	cf 91       	pop	r28
    126a:	df 91       	pop	r29
    126c:	1f 91       	pop	r17
    126e:	0f 91       	pop	r16
    1270:	08 95       	ret

00001272 <log_print>:

void log_print ( const u8 *StringOut ,...)
{
    1272:	0f 93       	push	r16
    1274:	1f 93       	push	r17
    1276:	df 93       	push	r29
    1278:	cf 93       	push	r28
    127a:	cd b7       	in	r28, 0x3d	; 61
    127c:	de b7       	in	r29, 0x3e	; 62
    127e:	66 97       	sbiw	r28, 0x16	; 22
    1280:	0f b6       	in	r0, 0x3f	; 63
    1282:	f8 94       	cli
    1284:	de bf       	out	0x3e, r29	; 62
    1286:	0f be       	out	0x3f, r0	; 63
    1288:	cd bf       	out	0x3d, r28	; 61
	 static u32 iterator=0;
    va_list args;
    u8 num=CountParameters(StringOut);
    128a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    128c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    128e:	0e 94 04 09 	call	0x1208	; 0x1208 <CountParameters>
    1292:	88 8b       	std	Y+16, r24	; 0x10
    va_start(args, num);
    1294:	ce 01       	movw	r24, r28
    1296:	4f 96       	adiw	r24, 0x1f	; 31
    1298:	9a 8b       	std	Y+18, r25	; 0x12
    129a:	89 8b       	std	Y+17, r24	; 0x11
    129c:	4e c1       	rjmp	.+668    	; 0x153a <log_print+0x2c8>



    while (*StringOut != '\0')
    {
        if ((*StringOut == '%')&&(*(StringOut+1) == 'd'))
    129e:	ed 8d       	ldd	r30, Y+29	; 0x1d
    12a0:	fe 8d       	ldd	r31, Y+30	; 0x1e
    12a2:	80 81       	ld	r24, Z
    12a4:	85 32       	cpi	r24, 0x25	; 37
    12a6:	99 f5       	brne	.+102    	; 0x130e <log_print+0x9c>
    12a8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    12aa:	9e 8d       	ldd	r25, Y+30	; 0x1e
    12ac:	fc 01       	movw	r30, r24
    12ae:	31 96       	adiw	r30, 0x01	; 1
    12b0:	80 81       	ld	r24, Z
    12b2:	84 36       	cpi	r24, 0x64	; 100
    12b4:	61 f5       	brne	.+88     	; 0x130e <log_print+0x9c>
        {
            int IntegerNum = (int)va_arg(args, int);
    12b6:	29 89       	ldd	r18, Y+17	; 0x11
    12b8:	3a 89       	ldd	r19, Y+18	; 0x12
    12ba:	c9 01       	movw	r24, r18
    12bc:	02 96       	adiw	r24, 0x02	; 2
    12be:	9a 8b       	std	Y+18, r25	; 0x12
    12c0:	89 8b       	std	Y+17, r24	; 0x11
    12c2:	f9 01       	movw	r30, r18
    12c4:	80 81       	ld	r24, Z
    12c6:	91 81       	ldd	r25, Z+1	; 0x01
    12c8:	9f 87       	std	Y+15, r25	; 0x0f
    12ca:	8e 87       	std	Y+14, r24	; 0x0e

            if(IntegerNum<0)
    12cc:	8e 85       	ldd	r24, Y+14	; 0x0e
    12ce:	9f 85       	ldd	r25, Y+15	; 0x0f
    12d0:	99 23       	and	r25, r25
    12d2:	24 f4       	brge	.+8      	; 0x12dc <log_print+0x6a>
            UART_VoidTXSendData('-');
    12d4:	8d e2       	ldi	r24, 0x2D	; 45
    12d6:	90 e0       	ldi	r25, 0x00	; 0
    12d8:	0e 94 0f 08 	call	0x101e	; 0x101e <UART_VoidTXSendData>

            UART_VoidSendNumber(abs(IntegerNum));
    12dc:	8e 85       	ldd	r24, Y+14	; 0x0e
    12de:	9f 85       	ldd	r25, Y+15	; 0x0f
    12e0:	9e 8b       	std	Y+22, r25	; 0x16
    12e2:	8d 8b       	std	Y+21, r24	; 0x15
    12e4:	8d 89       	ldd	r24, Y+21	; 0x15
    12e6:	9e 89       	ldd	r25, Y+22	; 0x16
    12e8:	99 23       	and	r25, r25
    12ea:	3c f4       	brge	.+14     	; 0x12fa <log_print+0x88>
    12ec:	8d 89       	ldd	r24, Y+21	; 0x15
    12ee:	9e 89       	ldd	r25, Y+22	; 0x16
    12f0:	90 95       	com	r25
    12f2:	81 95       	neg	r24
    12f4:	9f 4f       	sbci	r25, 0xFF	; 255
    12f6:	9e 8b       	std	Y+22, r25	; 0x16
    12f8:	8d 8b       	std	Y+21, r24	; 0x15
    12fa:	8d 89       	ldd	r24, Y+21	; 0x15
    12fc:	9e 89       	ldd	r25, Y+22	; 0x16
    12fe:	0e 94 94 08 	call	0x1128	; 0x1128 <UART_VoidSendNumber>
            ++StringOut;
    1302:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1304:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1306:	01 96       	adiw	r24, 0x01	; 1
    1308:	9e 8f       	std	Y+30, r25	; 0x1e
    130a:	8d 8f       	std	Y+29, r24	; 0x1d
    130c:	08 c1       	rjmp	.+528    	; 0x151e <log_print+0x2ac>
        }
        else if ((*StringOut == '%')&&(*(StringOut+1) =='f'))
    130e:	ed 8d       	ldd	r30, Y+29	; 0x1d
    1310:	fe 8d       	ldd	r31, Y+30	; 0x1e
    1312:	80 81       	ld	r24, Z
    1314:	85 32       	cpi	r24, 0x25	; 37
    1316:	09 f0       	breq	.+2      	; 0x131a <log_print+0xa8>
    1318:	60 c0       	rjmp	.+192    	; 0x13da <log_print+0x168>
    131a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    131c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    131e:	fc 01       	movw	r30, r24
    1320:	31 96       	adiw	r30, 0x01	; 1
    1322:	80 81       	ld	r24, Z
    1324:	86 36       	cpi	r24, 0x66	; 102
    1326:	09 f0       	breq	.+2      	; 0x132a <log_print+0xb8>
    1328:	58 c0       	rjmp	.+176    	; 0x13da <log_print+0x168>
        {
            double FloatNumber =(double ) va_arg(args, double);
    132a:	29 89       	ldd	r18, Y+17	; 0x11
    132c:	3a 89       	ldd	r19, Y+18	; 0x12
    132e:	c9 01       	movw	r24, r18
    1330:	04 96       	adiw	r24, 0x04	; 4
    1332:	9a 8b       	std	Y+18, r25	; 0x12
    1334:	89 8b       	std	Y+17, r24	; 0x11
    1336:	f9 01       	movw	r30, r18
    1338:	80 81       	ld	r24, Z
    133a:	91 81       	ldd	r25, Z+1	; 0x01
    133c:	a2 81       	ldd	r26, Z+2	; 0x02
    133e:	b3 81       	ldd	r27, Z+3	; 0x03
    1340:	8a 87       	std	Y+10, r24	; 0x0a
    1342:	9b 87       	std	Y+11, r25	; 0x0b
    1344:	ac 87       	std	Y+12, r26	; 0x0c
    1346:	bd 87       	std	Y+13, r27	; 0x0d
            int valInt=(int)FloatNumber;
    1348:	6a 85       	ldd	r22, Y+10	; 0x0a
    134a:	7b 85       	ldd	r23, Y+11	; 0x0b
    134c:	8c 85       	ldd	r24, Y+12	; 0x0c
    134e:	9d 85       	ldd	r25, Y+13	; 0x0d
    1350:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
    1354:	dc 01       	movw	r26, r24
    1356:	cb 01       	movw	r24, r22
    1358:	99 87       	std	Y+9, r25	; 0x09
    135a:	88 87       	std	Y+8, r24	; 0x08


            if(valInt!=0)
    135c:	88 85       	ldd	r24, Y+8	; 0x08
    135e:	99 85       	ldd	r25, Y+9	; 0x09
    1360:	00 97       	sbiw	r24, 0x00	; 0
    1362:	d1 f0       	breq	.+52     	; 0x1398 <log_print+0x126>
            {
            	if(FloatNumber<0)
    1364:	6a 85       	ldd	r22, Y+10	; 0x0a
    1366:	7b 85       	ldd	r23, Y+11	; 0x0b
    1368:	8c 85       	ldd	r24, Y+12	; 0x0c
    136a:	9d 85       	ldd	r25, Y+13	; 0x0d
    136c:	20 e0       	ldi	r18, 0x00	; 0
    136e:	30 e0       	ldi	r19, 0x00	; 0
    1370:	40 e0       	ldi	r20, 0x00	; 0
    1372:	50 e0       	ldi	r21, 0x00	; 0
    1374:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1378:	88 23       	and	r24, r24
    137a:	24 f4       	brge	.+8      	; 0x1384 <log_print+0x112>
            		UART_VoidTXSendData('-');
    137c:	8d e2       	ldi	r24, 0x2D	; 45
    137e:	90 e0       	ldi	r25, 0x00	; 0
    1380:	0e 94 0f 08 	call	0x101e	; 0x101e <UART_VoidTXSendData>

            	UART_VoidTxSendFloatNumber(fabs(FloatNumber));
    1384:	8a 85       	ldd	r24, Y+10	; 0x0a
    1386:	9b 85       	ldd	r25, Y+11	; 0x0b
    1388:	ac 85       	ldd	r26, Y+12	; 0x0c
    138a:	bd 85       	ldd	r27, Y+13	; 0x0d
    138c:	bf 77       	andi	r27, 0x7F	; 127
    138e:	bc 01       	movw	r22, r24
    1390:	cd 01       	movw	r24, r26
    1392:	0e 94 43 08 	call	0x1086	; 0x1086 <UART_VoidTxSendFloatNumber>
    1396:	1b c0       	rjmp	.+54     	; 0x13ce <log_print+0x15c>

            }
            else
            {
            	if(valInt<0)
    1398:	88 85       	ldd	r24, Y+8	; 0x08
    139a:	99 85       	ldd	r25, Y+9	; 0x09
    139c:	99 23       	and	r25, r25
    139e:	24 f4       	brge	.+8      	; 0x13a8 <log_print+0x136>
				UART_VoidTXSendData('-');
    13a0:	8d e2       	ldi	r24, 0x2D	; 45
    13a2:	90 e0       	ldi	r25, 0x00	; 0
    13a4:	0e 94 0f 08 	call	0x101e	; 0x101e <UART_VoidTXSendData>
            	UART_VoidSendNumber(abs(valInt));
    13a8:	88 85       	ldd	r24, Y+8	; 0x08
    13aa:	99 85       	ldd	r25, Y+9	; 0x09
    13ac:	9c 8b       	std	Y+20, r25	; 0x14
    13ae:	8b 8b       	std	Y+19, r24	; 0x13
    13b0:	8b 89       	ldd	r24, Y+19	; 0x13
    13b2:	9c 89       	ldd	r25, Y+20	; 0x14
    13b4:	99 23       	and	r25, r25
    13b6:	3c f4       	brge	.+14     	; 0x13c6 <log_print+0x154>
    13b8:	8b 89       	ldd	r24, Y+19	; 0x13
    13ba:	9c 89       	ldd	r25, Y+20	; 0x14
    13bc:	90 95       	com	r25
    13be:	81 95       	neg	r24
    13c0:	9f 4f       	sbci	r25, 0xFF	; 255
    13c2:	9c 8b       	std	Y+20, r25	; 0x14
    13c4:	8b 8b       	std	Y+19, r24	; 0x13
    13c6:	8b 89       	ldd	r24, Y+19	; 0x13
    13c8:	9c 89       	ldd	r25, Y+20	; 0x14
    13ca:	0e 94 94 08 	call	0x1128	; 0x1128 <UART_VoidSendNumber>
            }

            ++StringOut;
    13ce:	8d 8d       	ldd	r24, Y+29	; 0x1d
    13d0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    13d2:	01 96       	adiw	r24, 0x01	; 1
    13d4:	9e 8f       	std	Y+30, r25	; 0x1e
    13d6:	8d 8f       	std	Y+29, r24	; 0x1d
    13d8:	a2 c0       	rjmp	.+324    	; 0x151e <log_print+0x2ac>
        }
       else if ((*StringOut == '%')&&(*(StringOut+1) == 'c'))
    13da:	ed 8d       	ldd	r30, Y+29	; 0x1d
    13dc:	fe 8d       	ldd	r31, Y+30	; 0x1e
    13de:	80 81       	ld	r24, Z
    13e0:	85 32       	cpi	r24, 0x25	; 37
    13e2:	e1 f4       	brne	.+56     	; 0x141c <log_print+0x1aa>
    13e4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    13e6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    13e8:	fc 01       	movw	r30, r24
    13ea:	31 96       	adiw	r30, 0x01	; 1
    13ec:	80 81       	ld	r24, Z
    13ee:	83 36       	cpi	r24, 0x63	; 99
    13f0:	a9 f4       	brne	.+42     	; 0x141c <log_print+0x1aa>
        {

            int Char = va_arg(args, int);
    13f2:	29 89       	ldd	r18, Y+17	; 0x11
    13f4:	3a 89       	ldd	r19, Y+18	; 0x12
    13f6:	c9 01       	movw	r24, r18
    13f8:	02 96       	adiw	r24, 0x02	; 2
    13fa:	9a 8b       	std	Y+18, r25	; 0x12
    13fc:	89 8b       	std	Y+17, r24	; 0x11
    13fe:	f9 01       	movw	r30, r18
    1400:	80 81       	ld	r24, Z
    1402:	91 81       	ldd	r25, Z+1	; 0x01
    1404:	9f 83       	std	Y+7, r25	; 0x07
    1406:	8e 83       	std	Y+6, r24	; 0x06

            UART_VoidTXSendData(Char);
    1408:	8e 81       	ldd	r24, Y+6	; 0x06
    140a:	9f 81       	ldd	r25, Y+7	; 0x07
    140c:	0e 94 0f 08 	call	0x101e	; 0x101e <UART_VoidTXSendData>


            ++StringOut;
    1410:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1412:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1414:	01 96       	adiw	r24, 0x01	; 1
    1416:	9e 8f       	std	Y+30, r25	; 0x1e
    1418:	8d 8f       	std	Y+29, r24	; 0x1d
    141a:	81 c0       	rjmp	.+258    	; 0x151e <log_print+0x2ac>
        }

      else if ((*StringOut == '%')&&(*(StringOut+1) == 's'))
    141c:	ed 8d       	ldd	r30, Y+29	; 0x1d
    141e:	fe 8d       	ldd	r31, Y+30	; 0x1e
    1420:	80 81       	ld	r24, Z
    1422:	85 32       	cpi	r24, 0x25	; 37
    1424:	a1 f5       	brne	.+104    	; 0x148e <log_print+0x21c>
    1426:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1428:	9e 8d       	ldd	r25, Y+30	; 0x1e
    142a:	fc 01       	movw	r30, r24
    142c:	31 96       	adiw	r30, 0x01	; 1
    142e:	80 81       	ld	r24, Z
    1430:	83 37       	cpi	r24, 0x73	; 115
    1432:	69 f5       	brne	.+90     	; 0x148e <log_print+0x21c>
        {
            u8 *String = va_arg(args, int);
    1434:	29 89       	ldd	r18, Y+17	; 0x11
    1436:	3a 89       	ldd	r19, Y+18	; 0x12
    1438:	c9 01       	movw	r24, r18
    143a:	02 96       	adiw	r24, 0x02	; 2
    143c:	9a 8b       	std	Y+18, r25	; 0x12
    143e:	89 8b       	std	Y+17, r24	; 0x11
    1440:	f9 01       	movw	r30, r18
    1442:	80 81       	ld	r24, Z
    1444:	91 81       	ldd	r25, Z+1	; 0x01
    1446:	9d 83       	std	Y+5, r25	; 0x05
    1448:	8c 83       	std	Y+4, r24	; 0x04
            for(u8 i=0;i<strlen(String);i++)
    144a:	1b 82       	std	Y+3, r1	; 0x03
    144c:	10 c0       	rjmp	.+32     	; 0x146e <log_print+0x1fc>
            {

            	  UART_VoidTXSendData(String[i]);
    144e:	8b 81       	ldd	r24, Y+3	; 0x03
    1450:	28 2f       	mov	r18, r24
    1452:	30 e0       	ldi	r19, 0x00	; 0
    1454:	8c 81       	ldd	r24, Y+4	; 0x04
    1456:	9d 81       	ldd	r25, Y+5	; 0x05
    1458:	fc 01       	movw	r30, r24
    145a:	e2 0f       	add	r30, r18
    145c:	f3 1f       	adc	r31, r19
    145e:	80 81       	ld	r24, Z
    1460:	88 2f       	mov	r24, r24
    1462:	90 e0       	ldi	r25, 0x00	; 0
    1464:	0e 94 0f 08 	call	0x101e	; 0x101e <UART_VoidTXSendData>
        }

      else if ((*StringOut == '%')&&(*(StringOut+1) == 's'))
        {
            u8 *String = va_arg(args, int);
            for(u8 i=0;i<strlen(String);i++)
    1468:	8b 81       	ldd	r24, Y+3	; 0x03
    146a:	8f 5f       	subi	r24, 0xFF	; 255
    146c:	8b 83       	std	Y+3, r24	; 0x03
    146e:	8b 81       	ldd	r24, Y+3	; 0x03
    1470:	08 2f       	mov	r16, r24
    1472:	10 e0       	ldi	r17, 0x00	; 0
    1474:	8c 81       	ldd	r24, Y+4	; 0x04
    1476:	9d 81       	ldd	r25, Y+5	; 0x05
    1478:	0e 94 44 1f 	call	0x3e88	; 0x3e88 <strlen>
    147c:	08 17       	cp	r16, r24
    147e:	19 07       	cpc	r17, r25
    1480:	30 f3       	brcs	.-52     	; 0x144e <log_print+0x1dc>
            {

            	  UART_VoidTXSendData(String[i]);

            }
            ++StringOut;
    1482:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1484:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1486:	01 96       	adiw	r24, 0x01	; 1
    1488:	9e 8f       	std	Y+30, r25	; 0x1e
    148a:	8d 8f       	std	Y+29, r24	; 0x1d
    148c:	48 c0       	rjmp	.+144    	; 0x151e <log_print+0x2ac>
        }
		  else if ((*StringOut == '\\' )&&(*(StringOut+1) == 'n'))
    148e:	ed 8d       	ldd	r30, Y+29	; 0x1d
    1490:	fe 8d       	ldd	r31, Y+30	; 0x1e
    1492:	80 81       	ld	r24, Z
    1494:	8c 35       	cpi	r24, 0x5C	; 92
    1496:	19 f5       	brne	.+70     	; 0x14de <log_print+0x26c>
    1498:	8d 8d       	ldd	r24, Y+29	; 0x1d
    149a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    149c:	fc 01       	movw	r30, r24
    149e:	31 96       	adiw	r30, 0x01	; 1
    14a0:	80 81       	ld	r24, Z
    14a2:	8e 36       	cpi	r24, 0x6E	; 110
    14a4:	e1 f4       	brne	.+56     	; 0x14de <log_print+0x26c>
		  {
			  for(u8 i=0;i<70-iterator;i++)
    14a6:	1a 82       	std	Y+2, r1	; 0x02
    14a8:	07 c0       	rjmp	.+14     	; 0x14b8 <log_print+0x246>
			{
				  UART_VoidTXSendData(' ');
    14aa:	80 e2       	ldi	r24, 0x20	; 32
    14ac:	90 e0       	ldi	r25, 0x00	; 0
    14ae:	0e 94 0f 08 	call	0x101e	; 0x101e <UART_VoidTXSendData>
            }
            ++StringOut;
        }
		  else if ((*StringOut == '\\' )&&(*(StringOut+1) == 'n'))
		  {
			  for(u8 i=0;i<70-iterator;i++)
    14b2:	8a 81       	ldd	r24, Y+2	; 0x02
    14b4:	8f 5f       	subi	r24, 0xFF	; 255
    14b6:	8a 83       	std	Y+2, r24	; 0x02
    14b8:	8a 81       	ldd	r24, Y+2	; 0x02
    14ba:	48 2f       	mov	r20, r24
    14bc:	50 e0       	ldi	r21, 0x00	; 0
    14be:	20 91 90 01 	lds	r18, 0x0190
    14c2:	30 91 91 01 	lds	r19, 0x0191
    14c6:	86 e4       	ldi	r24, 0x46	; 70
    14c8:	90 e0       	ldi	r25, 0x00	; 0
    14ca:	82 1b       	sub	r24, r18
    14cc:	93 0b       	sbc	r25, r19
    14ce:	48 17       	cp	r20, r24
    14d0:	59 07       	cpc	r21, r25
    14d2:	58 f3       	brcs	.-42     	; 0x14aa <log_print+0x238>
			{
				  UART_VoidTXSendData(' ');

			}
			  iterator=0;
    14d4:	10 92 91 01 	sts	0x0191, r1
    14d8:	10 92 90 01 	sts	0x0190, r1
    14dc:	20 c0       	rjmp	.+64     	; 0x151e <log_print+0x2ac>
		  }
		  else if ((*StringOut == '\\')&&(*(StringOut+1) == 't'))
    14de:	ed 8d       	ldd	r30, Y+29	; 0x1d
    14e0:	fe 8d       	ldd	r31, Y+30	; 0x1e
    14e2:	80 81       	ld	r24, Z
    14e4:	8c 35       	cpi	r24, 0x5C	; 92
    14e6:	a1 f4       	brne	.+40     	; 0x1510 <log_print+0x29e>
    14e8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    14ea:	9e 8d       	ldd	r25, Y+30	; 0x1e
    14ec:	fc 01       	movw	r30, r24
    14ee:	31 96       	adiw	r30, 0x01	; 1
    14f0:	80 81       	ld	r24, Z
    14f2:	84 37       	cpi	r24, 0x74	; 116
    14f4:	69 f4       	brne	.+26     	; 0x1510 <log_print+0x29e>
		  		  {
		  			  for(u8 i=0;i<7;i++)
    14f6:	19 82       	std	Y+1, r1	; 0x01
    14f8:	07 c0       	rjmp	.+14     	; 0x1508 <log_print+0x296>
		  			{
		  				  UART_VoidTXSendData(' ');
    14fa:	80 e2       	ldi	r24, 0x20	; 32
    14fc:	90 e0       	ldi	r25, 0x00	; 0
    14fe:	0e 94 0f 08 	call	0x101e	; 0x101e <UART_VoidTXSendData>
			}
			  iterator=0;
		  }
		  else if ((*StringOut == '\\')&&(*(StringOut+1) == 't'))
		  		  {
		  			  for(u8 i=0;i<7;i++)
    1502:	89 81       	ldd	r24, Y+1	; 0x01
    1504:	8f 5f       	subi	r24, 0xFF	; 255
    1506:	89 83       	std	Y+1, r24	; 0x01
    1508:	89 81       	ldd	r24, Y+1	; 0x01
    150a:	87 30       	cpi	r24, 0x07	; 7
    150c:	b0 f3       	brcs	.-20     	; 0x14fa <log_print+0x288>
    150e:	07 c0       	rjmp	.+14     	; 0x151e <log_print+0x2ac>
		  			}
		  		  }
        else
        {

        	 UART_VoidTXSendData(*StringOut);
    1510:	ed 8d       	ldd	r30, Y+29	; 0x1d
    1512:	fe 8d       	ldd	r31, Y+30	; 0x1e
    1514:	80 81       	ld	r24, Z
    1516:	88 2f       	mov	r24, r24
    1518:	90 e0       	ldi	r25, 0x00	; 0
    151a:	0e 94 0f 08 	call	0x101e	; 0x101e <UART_VoidTXSendData>

        }
        ++StringOut;
    151e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1520:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1522:	01 96       	adiw	r24, 0x01	; 1
    1524:	9e 8f       	std	Y+30, r25	; 0x1e
    1526:	8d 8f       	std	Y+29, r24	; 0x1d
        iterator++;
    1528:	80 91 90 01 	lds	r24, 0x0190
    152c:	90 91 91 01 	lds	r25, 0x0191
    1530:	01 96       	adiw	r24, 0x01	; 1
    1532:	90 93 91 01 	sts	0x0191, r25
    1536:	80 93 90 01 	sts	0x0190, r24
    va_start(args, num);




    while (*StringOut != '\0')
    153a:	ed 8d       	ldd	r30, Y+29	; 0x1d
    153c:	fe 8d       	ldd	r31, Y+30	; 0x1e
    153e:	80 81       	ld	r24, Z
    1540:	88 23       	and	r24, r24
    1542:	09 f0       	breq	.+2      	; 0x1546 <log_print+0x2d4>
    1544:	ac ce       	rjmp	.-680    	; 0x129e <log_print+0x2c>
    }

    va_end(args);


}
    1546:	66 96       	adiw	r28, 0x16	; 22
    1548:	0f b6       	in	r0, 0x3f	; 63
    154a:	f8 94       	cli
    154c:	de bf       	out	0x3e, r29	; 62
    154e:	0f be       	out	0x3f, r0	; 63
    1550:	cd bf       	out	0x3d, r28	; 61
    1552:	cf 91       	pop	r28
    1554:	df 91       	pop	r29
    1556:	1f 91       	pop	r17
    1558:	0f 91       	pop	r16
    155a:	08 95       	ret

0000155c <SendAddressUART_Callback>:


u8 SendAddressUART_Callback(void (*ISR_UART)(void),u8 Copy_u8INT_Number)
{ u8 Local_u8Status=RT_OK;
    155c:	df 93       	push	r29
    155e:	cf 93       	push	r28
    1560:	00 d0       	rcall	.+0      	; 0x1562 <SendAddressUART_Callback+0x6>
    1562:	00 d0       	rcall	.+0      	; 0x1564 <SendAddressUART_Callback+0x8>
    1564:	cd b7       	in	r28, 0x3d	; 61
    1566:	de b7       	in	r29, 0x3e	; 62
    1568:	9b 83       	std	Y+3, r25	; 0x03
    156a:	8a 83       	std	Y+2, r24	; 0x02
    156c:	6c 83       	std	Y+4, r22	; 0x04
    156e:	19 82       	std	Y+1, r1	; 0x01

	if(UART_VidCallBack_ISR_Funtion[Copy_u8INT_Number]!=NULL)
    1570:	8c 81       	ldd	r24, Y+4	; 0x04
    1572:	88 2f       	mov	r24, r24
    1574:	90 e0       	ldi	r25, 0x00	; 0
    1576:	88 0f       	add	r24, r24
    1578:	99 1f       	adc	r25, r25
    157a:	fc 01       	movw	r30, r24
    157c:	e6 57       	subi	r30, 0x76	; 118
    157e:	fe 4f       	sbci	r31, 0xFE	; 254
    1580:	80 81       	ld	r24, Z
    1582:	91 81       	ldd	r25, Z+1	; 0x01
    1584:	00 97       	sbiw	r24, 0x00	; 0
    1586:	69 f0       	breq	.+26     	; 0x15a2 <SendAddressUART_Callback+0x46>
	{
		UART_VidCallBack_ISR_Funtion[Copy_u8INT_Number]=ISR_UART;
    1588:	8c 81       	ldd	r24, Y+4	; 0x04
    158a:	88 2f       	mov	r24, r24
    158c:	90 e0       	ldi	r25, 0x00	; 0
    158e:	88 0f       	add	r24, r24
    1590:	99 1f       	adc	r25, r25
    1592:	fc 01       	movw	r30, r24
    1594:	e6 57       	subi	r30, 0x76	; 118
    1596:	fe 4f       	sbci	r31, 0xFE	; 254
    1598:	8a 81       	ldd	r24, Y+2	; 0x02
    159a:	9b 81       	ldd	r25, Y+3	; 0x03
    159c:	91 83       	std	Z+1, r25	; 0x01
    159e:	80 83       	st	Z, r24
    15a0:	02 c0       	rjmp	.+4      	; 0x15a6 <SendAddressUART_Callback+0x4a>
	}
	else
	{
		Local_u8Status=NULL_POINTER;
    15a2:	82 e0       	ldi	r24, 0x02	; 2
    15a4:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8Status;
    15a6:	89 81       	ldd	r24, Y+1	; 0x01

}
    15a8:	0f 90       	pop	r0
    15aa:	0f 90       	pop	r0
    15ac:	0f 90       	pop	r0
    15ae:	0f 90       	pop	r0
    15b0:	cf 91       	pop	r28
    15b2:	df 91       	pop	r29
    15b4:	08 95       	ret

000015b6 <__vector_13>:

void __vector_13 (void) __attribute__((signal));     //RX Complete
void __vector_13 (void)
{
    15b6:	1f 92       	push	r1
    15b8:	0f 92       	push	r0
    15ba:	0f b6       	in	r0, 0x3f	; 63
    15bc:	0f 92       	push	r0
    15be:	11 24       	eor	r1, r1
    15c0:	2f 93       	push	r18
    15c2:	3f 93       	push	r19
    15c4:	4f 93       	push	r20
    15c6:	5f 93       	push	r21
    15c8:	6f 93       	push	r22
    15ca:	7f 93       	push	r23
    15cc:	8f 93       	push	r24
    15ce:	9f 93       	push	r25
    15d0:	af 93       	push	r26
    15d2:	bf 93       	push	r27
    15d4:	ef 93       	push	r30
    15d6:	ff 93       	push	r31
    15d8:	df 93       	push	r29
    15da:	cf 93       	push	r28
    15dc:	cd b7       	in	r28, 0x3d	; 61
    15de:	de b7       	in	r29, 0x3e	; 62

	UART_VidCallBack_ISR_Funtion[UART_RX_COMPLETE]();
    15e0:	e0 91 8a 01 	lds	r30, 0x018A
    15e4:	f0 91 8b 01 	lds	r31, 0x018B
    15e8:	09 95       	icall

}
    15ea:	cf 91       	pop	r28
    15ec:	df 91       	pop	r29
    15ee:	ff 91       	pop	r31
    15f0:	ef 91       	pop	r30
    15f2:	bf 91       	pop	r27
    15f4:	af 91       	pop	r26
    15f6:	9f 91       	pop	r25
    15f8:	8f 91       	pop	r24
    15fa:	7f 91       	pop	r23
    15fc:	6f 91       	pop	r22
    15fe:	5f 91       	pop	r21
    1600:	4f 91       	pop	r20
    1602:	3f 91       	pop	r19
    1604:	2f 91       	pop	r18
    1606:	0f 90       	pop	r0
    1608:	0f be       	out	0x3f, r0	; 63
    160a:	0f 90       	pop	r0
    160c:	1f 90       	pop	r1
    160e:	18 95       	reti

00001610 <__vector_14>:
void __vector_14 (void) __attribute__((signal));	//Buffer Register Empty
void __vector_14 (void)
{
    1610:	1f 92       	push	r1
    1612:	0f 92       	push	r0
    1614:	0f b6       	in	r0, 0x3f	; 63
    1616:	0f 92       	push	r0
    1618:	11 24       	eor	r1, r1
    161a:	2f 93       	push	r18
    161c:	3f 93       	push	r19
    161e:	4f 93       	push	r20
    1620:	5f 93       	push	r21
    1622:	6f 93       	push	r22
    1624:	7f 93       	push	r23
    1626:	8f 93       	push	r24
    1628:	9f 93       	push	r25
    162a:	af 93       	push	r26
    162c:	bf 93       	push	r27
    162e:	ef 93       	push	r30
    1630:	ff 93       	push	r31
    1632:	df 93       	push	r29
    1634:	cf 93       	push	r28
    1636:	cd b7       	in	r28, 0x3d	; 61
    1638:	de b7       	in	r29, 0x3e	; 62

	UART_VidCallBack_ISR_Funtion[UART_BUFFER_REGISTER_EMPTY]();
    163a:	e0 91 8c 01 	lds	r30, 0x018C
    163e:	f0 91 8d 01 	lds	r31, 0x018D
    1642:	09 95       	icall

}
    1644:	cf 91       	pop	r28
    1646:	df 91       	pop	r29
    1648:	ff 91       	pop	r31
    164a:	ef 91       	pop	r30
    164c:	bf 91       	pop	r27
    164e:	af 91       	pop	r26
    1650:	9f 91       	pop	r25
    1652:	8f 91       	pop	r24
    1654:	7f 91       	pop	r23
    1656:	6f 91       	pop	r22
    1658:	5f 91       	pop	r21
    165a:	4f 91       	pop	r20
    165c:	3f 91       	pop	r19
    165e:	2f 91       	pop	r18
    1660:	0f 90       	pop	r0
    1662:	0f be       	out	0x3f, r0	; 63
    1664:	0f 90       	pop	r0
    1666:	1f 90       	pop	r1
    1668:	18 95       	reti

0000166a <__vector_15>:

void __vector_15 (void) __attribute__((signal));		//TX Complete
void __vector_15 (void)
{
    166a:	1f 92       	push	r1
    166c:	0f 92       	push	r0
    166e:	0f b6       	in	r0, 0x3f	; 63
    1670:	0f 92       	push	r0
    1672:	11 24       	eor	r1, r1
    1674:	2f 93       	push	r18
    1676:	3f 93       	push	r19
    1678:	4f 93       	push	r20
    167a:	5f 93       	push	r21
    167c:	6f 93       	push	r22
    167e:	7f 93       	push	r23
    1680:	8f 93       	push	r24
    1682:	9f 93       	push	r25
    1684:	af 93       	push	r26
    1686:	bf 93       	push	r27
    1688:	ef 93       	push	r30
    168a:	ff 93       	push	r31
    168c:	df 93       	push	r29
    168e:	cf 93       	push	r28
    1690:	cd b7       	in	r28, 0x3d	; 61
    1692:	de b7       	in	r29, 0x3e	; 62

	UART_VidCallBack_ISR_Funtion[UART_TX_COMPLETE]();
    1694:	e0 91 8e 01 	lds	r30, 0x018E
    1698:	f0 91 8f 01 	lds	r31, 0x018F
    169c:	09 95       	icall

}
    169e:	cf 91       	pop	r28
    16a0:	df 91       	pop	r29
    16a2:	ff 91       	pop	r31
    16a4:	ef 91       	pop	r30
    16a6:	bf 91       	pop	r27
    16a8:	af 91       	pop	r26
    16aa:	9f 91       	pop	r25
    16ac:	8f 91       	pop	r24
    16ae:	7f 91       	pop	r23
    16b0:	6f 91       	pop	r22
    16b2:	5f 91       	pop	r21
    16b4:	4f 91       	pop	r20
    16b6:	3f 91       	pop	r19
    16b8:	2f 91       	pop	r18
    16ba:	0f 90       	pop	r0
    16bc:	0f be       	out	0x3f, r0	; 63
    16be:	0f 90       	pop	r0
    16c0:	1f 90       	pop	r1
    16c2:	18 95       	reti

000016c4 <TMR0_VoidInit_Prebuild>:
#include "Timer_REG.h"

static void(*Timer_VidCallBack_ISR_Funtion[8])(void)={NULL};

void TMR0_VoidInit_Prebuild()
{
    16c4:	df 93       	push	r29
    16c6:	cf 93       	push	r28
    16c8:	cd b7       	in	r28, 0x3d	; 61
    16ca:	de b7       	in	r29, 0x3e	; 62
	TCCR0_REG &=WAVEFORM_TIMER0_MODE_MASK;
    16cc:	a3 e5       	ldi	r26, 0x53	; 83
    16ce:	b0 e0       	ldi	r27, 0x00	; 0
    16d0:	e3 e5       	ldi	r30, 0x53	; 83
    16d2:	f0 e0       	ldi	r31, 0x00	; 0
    16d4:	80 81       	ld	r24, Z
    16d6:	87 7b       	andi	r24, 0xB7	; 183
    16d8:	8c 93       	st	X, r24
	TCCR0_REG |=TIMER0_OP_MODE;
    16da:	a3 e5       	ldi	r26, 0x53	; 83
    16dc:	b0 e0       	ldi	r27, 0x00	; 0
    16de:	e3 e5       	ldi	r30, 0x53	; 83
    16e0:	f0 e0       	ldi	r31, 0x00	; 0
    16e2:	80 81       	ld	r24, Z
    16e4:	88 60       	ori	r24, 0x08	; 8
    16e6:	8c 93       	st	X, r24
	TCCR0_REG &=TIMER0_CTC_OUTPUT_MODES_MASK;
    16e8:	a3 e5       	ldi	r26, 0x53	; 83
    16ea:	b0 e0       	ldi	r27, 0x00	; 0
    16ec:	e3 e5       	ldi	r30, 0x53	; 83
    16ee:	f0 e0       	ldi	r31, 0x00	; 0
    16f0:	80 81       	ld	r24, Z
    16f2:	8f 7c       	andi	r24, 0xCF	; 207
    16f4:	8c 93       	st	X, r24
	TCCR0_REG |=TIMER0_OUTPUT_MODE;
    16f6:	a3 e5       	ldi	r26, 0x53	; 83
    16f8:	b0 e0       	ldi	r27, 0x00	; 0
    16fa:	e3 e5       	ldi	r30, 0x53	; 83
    16fc:	f0 e0       	ldi	r31, 0x00	; 0
    16fe:	80 81       	ld	r24, Z
    1700:	8c 93       	st	X, r24
	TCCR0_REG &=TIMER0_CLK_SELCT_MASK;
    1702:	a3 e5       	ldi	r26, 0x53	; 83
    1704:	b0 e0       	ldi	r27, 0x00	; 0
    1706:	e3 e5       	ldi	r30, 0x53	; 83
    1708:	f0 e0       	ldi	r31, 0x00	; 0
    170a:	80 81       	ld	r24, Z
    170c:	88 7f       	andi	r24, 0xF8	; 248
    170e:	8c 93       	st	X, r24
	TCCR0_REG |=TIMER0_CLK_SEL;
    1710:	a3 e5       	ldi	r26, 0x53	; 83
    1712:	b0 e0       	ldi	r27, 0x00	; 0
    1714:	e3 e5       	ldi	r30, 0x53	; 83
    1716:	f0 e0       	ldi	r31, 0x00	; 0
    1718:	80 81       	ld	r24, Z
    171a:	85 60       	ori	r24, 0x05	; 5
    171c:	8c 93       	st	X, r24
#else
	{

			#if TIMER0_CTC_INT==ENABLE
				{
					SET_BIT(TIMSK_REG,TMR0_OCIE0);
    171e:	a9 e5       	ldi	r26, 0x59	; 89
    1720:	b0 e0       	ldi	r27, 0x00	; 0
    1722:	e9 e5       	ldi	r30, 0x59	; 89
    1724:	f0 e0       	ldi	r31, 0x00	; 0
    1726:	80 81       	ld	r24, Z
    1728:	82 60       	ori	r24, 0x02	; 2
    172a:	8c 93       	st	X, r24
				}
			#endif
	}
#endif

}
    172c:	cf 91       	pop	r28
    172e:	df 91       	pop	r29
    1730:	08 95       	ret

00001732 <TMR0_VoidClkSelection>:

void TMR0_VoidClkSelection(u8 Copy_u8ClkSelectVal)
{
    1732:	df 93       	push	r29
    1734:	cf 93       	push	r28
    1736:	0f 92       	push	r0
    1738:	cd b7       	in	r28, 0x3d	; 61
    173a:	de b7       	in	r29, 0x3e	; 62
    173c:	89 83       	std	Y+1, r24	; 0x01
	TCCR0_REG &=TIMER0_CLK_SELCT_MASK;
    173e:	a3 e5       	ldi	r26, 0x53	; 83
    1740:	b0 e0       	ldi	r27, 0x00	; 0
    1742:	e3 e5       	ldi	r30, 0x53	; 83
    1744:	f0 e0       	ldi	r31, 0x00	; 0
    1746:	80 81       	ld	r24, Z
    1748:	88 7f       	andi	r24, 0xF8	; 248
    174a:	8c 93       	st	X, r24
	TCCR0_REG |=Copy_u8ClkSelectVal;
    174c:	a3 e5       	ldi	r26, 0x53	; 83
    174e:	b0 e0       	ldi	r27, 0x00	; 0
    1750:	e3 e5       	ldi	r30, 0x53	; 83
    1752:	f0 e0       	ldi	r31, 0x00	; 0
    1754:	90 81       	ld	r25, Z
    1756:	89 81       	ldd	r24, Y+1	; 0x01
    1758:	89 2b       	or	r24, r25
    175a:	8c 93       	st	X, r24
}
    175c:	0f 90       	pop	r0
    175e:	cf 91       	pop	r28
    1760:	df 91       	pop	r29
    1762:	08 95       	ret

00001764 <TMR0_VoidStartTimer>:

void TMR0_VoidStartTimer()
{
    1764:	df 93       	push	r29
    1766:	cf 93       	push	r28
    1768:	cd b7       	in	r28, 0x3d	; 61
    176a:	de b7       	in	r29, 0x3e	; 62
	TCCR0_REG &=TIMER0_CLK_SELCT_MASK;
    176c:	a3 e5       	ldi	r26, 0x53	; 83
    176e:	b0 e0       	ldi	r27, 0x00	; 0
    1770:	e3 e5       	ldi	r30, 0x53	; 83
    1772:	f0 e0       	ldi	r31, 0x00	; 0
    1774:	80 81       	ld	r24, Z
    1776:	88 7f       	andi	r24, 0xF8	; 248
    1778:	8c 93       	st	X, r24
	TCNT0_REG=0x00;
    177a:	e2 e5       	ldi	r30, 0x52	; 82
    177c:	f0 e0       	ldi	r31, 0x00	; 0
    177e:	10 82       	st	Z, r1

}
    1780:	cf 91       	pop	r28
    1782:	df 91       	pop	r29
    1784:	08 95       	ret

00001786 <TMR0_VoidStopTimer>:

void TMR0_VoidStopTimer()
{
    1786:	df 93       	push	r29
    1788:	cf 93       	push	r28
    178a:	cd b7       	in	r28, 0x3d	; 61
    178c:	de b7       	in	r29, 0x3e	; 62
	TCCR0_REG &=TIMER0_CLK_SELCT_MASK;
    178e:	a3 e5       	ldi	r26, 0x53	; 83
    1790:	b0 e0       	ldi	r27, 0x00	; 0
    1792:	e3 e5       	ldi	r30, 0x53	; 83
    1794:	f0 e0       	ldi	r31, 0x00	; 0
    1796:	80 81       	ld	r24, Z
    1798:	88 7f       	andi	r24, 0xF8	; 248
    179a:	8c 93       	st	X, r24

}
    179c:	cf 91       	pop	r28
    179e:	df 91       	pop	r29
    17a0:	08 95       	ret

000017a2 <TMR0_VoidSetPreLoadValue>:

void TMR0_VoidSetPreLoadValue(u8 Copy_u8PreLoadVal)
{
    17a2:	df 93       	push	r29
    17a4:	cf 93       	push	r28
    17a6:	0f 92       	push	r0
    17a8:	cd b7       	in	r28, 0x3d	; 61
    17aa:	de b7       	in	r29, 0x3e	; 62
    17ac:	89 83       	std	Y+1, r24	; 0x01
	OCR0_REG=Copy_u8PreLoadVal;
    17ae:	ec e5       	ldi	r30, 0x5C	; 92
    17b0:	f0 e0       	ldi	r31, 0x00	; 0
    17b2:	89 81       	ldd	r24, Y+1	; 0x01
    17b4:	80 83       	st	Z, r24
}
    17b6:	0f 90       	pop	r0
    17b8:	cf 91       	pop	r28
    17ba:	df 91       	pop	r29
    17bc:	08 95       	ret

000017be <TMR0_VoidSetCTCValue>:

void TMR0_VoidSetCTCValue(u8 Copy_u8CTCVal)
{
    17be:	df 93       	push	r29
    17c0:	cf 93       	push	r28
    17c2:	0f 92       	push	r0
    17c4:	cd b7       	in	r28, 0x3d	; 61
    17c6:	de b7       	in	r29, 0x3e	; 62
    17c8:	89 83       	std	Y+1, r24	; 0x01
	OCR0_REG=Copy_u8CTCVal;
    17ca:	ec e5       	ldi	r30, 0x5C	; 92
    17cc:	f0 e0       	ldi	r31, 0x00	; 0
    17ce:	89 81       	ldd	r24, Y+1	; 0x01
    17d0:	80 83       	st	Z, r24
}
    17d2:	0f 90       	pop	r0
    17d4:	cf 91       	pop	r28
    17d6:	df 91       	pop	r29
    17d8:	08 95       	ret

000017da <TMR0_VoidEnableINT_OVF>:

void TMR0_VoidEnableINT_OVF()
{
    17da:	df 93       	push	r29
    17dc:	cf 93       	push	r28
    17de:	cd b7       	in	r28, 0x3d	; 61
    17e0:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK_REG,TMR0_TOIE0);
    17e2:	a9 e5       	ldi	r26, 0x59	; 89
    17e4:	b0 e0       	ldi	r27, 0x00	; 0
    17e6:	e9 e5       	ldi	r30, 0x59	; 89
    17e8:	f0 e0       	ldi	r31, 0x00	; 0
    17ea:	80 81       	ld	r24, Z
    17ec:	81 60       	ori	r24, 0x01	; 1
    17ee:	8c 93       	st	X, r24
}
    17f0:	cf 91       	pop	r28
    17f2:	df 91       	pop	r29
    17f4:	08 95       	ret

000017f6 <TMR0_VoidDisableINT_OVF>:

void TMR0_VoidDisableINT_OVF()
{
    17f6:	df 93       	push	r29
    17f8:	cf 93       	push	r28
    17fa:	cd b7       	in	r28, 0x3d	; 61
    17fc:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK_REG,TMR0_TOIE0);
    17fe:	a9 e5       	ldi	r26, 0x59	; 89
    1800:	b0 e0       	ldi	r27, 0x00	; 0
    1802:	e9 e5       	ldi	r30, 0x59	; 89
    1804:	f0 e0       	ldi	r31, 0x00	; 0
    1806:	80 81       	ld	r24, Z
    1808:	8e 7f       	andi	r24, 0xFE	; 254
    180a:	8c 93       	st	X, r24
}
    180c:	cf 91       	pop	r28
    180e:	df 91       	pop	r29
    1810:	08 95       	ret

00001812 <TMR0_VoidEnableINT_CTC>:

void TMR0_VoidEnableINT_CTC()
{
    1812:	df 93       	push	r29
    1814:	cf 93       	push	r28
    1816:	cd b7       	in	r28, 0x3d	; 61
    1818:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK_REG,TMR0_OCIE0);
    181a:	a9 e5       	ldi	r26, 0x59	; 89
    181c:	b0 e0       	ldi	r27, 0x00	; 0
    181e:	e9 e5       	ldi	r30, 0x59	; 89
    1820:	f0 e0       	ldi	r31, 0x00	; 0
    1822:	80 81       	ld	r24, Z
    1824:	82 60       	ori	r24, 0x02	; 2
    1826:	8c 93       	st	X, r24
}
    1828:	cf 91       	pop	r28
    182a:	df 91       	pop	r29
    182c:	08 95       	ret

0000182e <TMR0_VoidDisableINT_CTC>:

void TMR0_VoidDisableINT_CTC()
{
    182e:	df 93       	push	r29
    1830:	cf 93       	push	r28
    1832:	cd b7       	in	r28, 0x3d	; 61
    1834:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK_REG,TMR0_OCIE0);
    1836:	a9 e5       	ldi	r26, 0x59	; 89
    1838:	b0 e0       	ldi	r27, 0x00	; 0
    183a:	e9 e5       	ldi	r30, 0x59	; 89
    183c:	f0 e0       	ldi	r31, 0x00	; 0
    183e:	80 81       	ld	r24, Z
    1840:	8d 7f       	andi	r24, 0xFD	; 253
    1842:	8c 93       	st	X, r24
}
    1844:	cf 91       	pop	r28
    1846:	df 91       	pop	r29
    1848:	08 95       	ret

0000184a <TMR0_VoidResetTimer>:

void TMR0_VoidResetTimer()
{
    184a:	df 93       	push	r29
    184c:	cf 93       	push	r28
    184e:	cd b7       	in	r28, 0x3d	; 61
    1850:	de b7       	in	r29, 0x3e	; 62
	TCNT0_REG=0x00;
    1852:	e2 e5       	ldi	r30, 0x52	; 82
    1854:	f0 e0       	ldi	r31, 0x00	; 0
    1856:	10 82       	st	Z, r1
}
    1858:	cf 91       	pop	r28
    185a:	df 91       	pop	r29
    185c:	08 95       	ret

0000185e <TMR1_VoidInit_Prebuild>:

/*=================================================================================================End Timer 0====================================================================*/


void TMR1_VoidInit_Prebuild()
{
    185e:	df 93       	push	r29
    1860:	cf 93       	push	r28
    1862:	cd b7       	in	r28, 0x3d	; 61
    1864:	de b7       	in	r29, 0x3e	; 62
	TCCR1A_REG &=WAVEFORM_TIMER1_MODE_MASK_H1;
    1866:	af e4       	ldi	r26, 0x4F	; 79
    1868:	b0 e0       	ldi	r27, 0x00	; 0
    186a:	ef e4       	ldi	r30, 0x4F	; 79
    186c:	f0 e0       	ldi	r31, 0x00	; 0
    186e:	80 81       	ld	r24, Z
    1870:	8c 7f       	andi	r24, 0xFC	; 252
    1872:	8c 93       	st	X, r24
	TCCR1B_REG &=WAVEFORM_TIMER1_MODE_MASK_H2;
    1874:	ae e4       	ldi	r26, 0x4E	; 78
    1876:	b0 e0       	ldi	r27, 0x00	; 0
    1878:	ee e4       	ldi	r30, 0x4E	; 78
    187a:	f0 e0       	ldi	r31, 0x00	; 0
    187c:	80 81       	ld	r24, Z
    187e:	87 7e       	andi	r24, 0xE7	; 231
    1880:	8c 93       	st	X, r24
									TCCR1B_REG|=TIMER1_MODE_CTC_ICR1_H2<<3;
									break;
							}
	case TIMER1_MODE_PWM_F_ICR1       :
	{
									TCCR1A_REG|=TIMER1_MODE_PWM_F_ICR1_H1;
    1882:	af e4       	ldi	r26, 0x4F	; 79
    1884:	b0 e0       	ldi	r27, 0x00	; 0
    1886:	ef e4       	ldi	r30, 0x4F	; 79
    1888:	f0 e0       	ldi	r31, 0x00	; 0
    188a:	80 81       	ld	r24, Z
    188c:	82 60       	ori	r24, 0x02	; 2
    188e:	8c 93       	st	X, r24
									TCCR1B_REG|=TIMER1_MODE_PWM_F_ICR1_H2<<3;
    1890:	ae e4       	ldi	r26, 0x4E	; 78
    1892:	b0 e0       	ldi	r27, 0x00	; 0
    1894:	ee e4       	ldi	r30, 0x4E	; 78
    1896:	f0 e0       	ldi	r31, 0x00	; 0
    1898:	80 81       	ld	r24, Z
    189a:	88 61       	ori	r24, 0x18	; 24
    189c:	8c 93       	st	X, r24
	}




	TCCR1A_REG &=TIMER1_CHANNELA_CTC_OUTPUT_MODES_MASK;
    189e:	af e4       	ldi	r26, 0x4F	; 79
    18a0:	b0 e0       	ldi	r27, 0x00	; 0
    18a2:	ef e4       	ldi	r30, 0x4F	; 79
    18a4:	f0 e0       	ldi	r31, 0x00	; 0
    18a6:	80 81       	ld	r24, Z
    18a8:	8f 73       	andi	r24, 0x3F	; 63
    18aa:	8c 93       	st	X, r24
	TCCR1A_REG |=TIMER1_OUTPUT_CHANNELA_MODE<<6;
    18ac:	af e4       	ldi	r26, 0x4F	; 79
    18ae:	b0 e0       	ldi	r27, 0x00	; 0
    18b0:	ef e4       	ldi	r30, 0x4F	; 79
    18b2:	f0 e0       	ldi	r31, 0x00	; 0
    18b4:	80 81       	ld	r24, Z
    18b6:	80 68       	ori	r24, 0x80	; 128
    18b8:	8c 93       	st	X, r24
	TCCR1A_REG &=TIMER1_CHANNELB_CTC_OUTPUT_MODES_MASK;
    18ba:	af e4       	ldi	r26, 0x4F	; 79
    18bc:	b0 e0       	ldi	r27, 0x00	; 0
    18be:	ef e4       	ldi	r30, 0x4F	; 79
    18c0:	f0 e0       	ldi	r31, 0x00	; 0
    18c2:	80 81       	ld	r24, Z
    18c4:	8f 7c       	andi	r24, 0xCF	; 207
    18c6:	8c 93       	st	X, r24
	TCCR1A_REG |=TIMER1_OUTPUT_CHANNELB_MODE<<4;
    18c8:	af e4       	ldi	r26, 0x4F	; 79
    18ca:	b0 e0       	ldi	r27, 0x00	; 0
    18cc:	ef e4       	ldi	r30, 0x4F	; 79
    18ce:	f0 e0       	ldi	r31, 0x00	; 0
    18d0:	80 81       	ld	r24, Z
    18d2:	80 62       	ori	r24, 0x20	; 32
    18d4:	8c 93       	st	X, r24


	TCCR1B_REG &=TIMER1_CLK_SELCT_MASK;
    18d6:	ae e4       	ldi	r26, 0x4E	; 78
    18d8:	b0 e0       	ldi	r27, 0x00	; 0
    18da:	ee e4       	ldi	r30, 0x4E	; 78
    18dc:	f0 e0       	ldi	r31, 0x00	; 0
    18de:	80 81       	ld	r24, Z
    18e0:	88 7f       	andi	r24, 0xF8	; 248
    18e2:	8c 93       	st	X, r24
	TCCR1B_REG |=TIMER1_CLK_SEL;
    18e4:	ae e4       	ldi	r26, 0x4E	; 78
    18e6:	b0 e0       	ldi	r27, 0x00	; 0
    18e8:	ee e4       	ldi	r30, 0x4E	; 78
    18ea:	f0 e0       	ldi	r31, 0x00	; 0
    18ec:	80 81       	ld	r24, Z
    18ee:	82 60       	ori	r24, 0x02	; 2
    18f0:	8c 93       	st	X, r24

#if(INPUT_CAPTURE_EDGE==CAPTURE_EDGE_DETECTION_FALLING)
	{
		CLR_BIT(TCCR1B_REG ,TCCR1B_ICES1);
    18f2:	ae e4       	ldi	r26, 0x4E	; 78
    18f4:	b0 e0       	ldi	r27, 0x00	; 0
    18f6:	ee e4       	ldi	r30, 0x4E	; 78
    18f8:	f0 e0       	ldi	r31, 0x00	; 0
    18fa:	80 81       	ld	r24, Z
    18fc:	8f 7b       	andi	r24, 0xBF	; 191
    18fe:	8c 93       	st	X, r24
				{
					SET_BIT(TIMSK_REG,TMR1_TOIE1);
				}
			#else
				{
					CLR_BIT(TIMSK_REG,TMR1_TOIE1);
    1900:	a9 e5       	ldi	r26, 0x59	; 89
    1902:	b0 e0       	ldi	r27, 0x00	; 0
    1904:	e9 e5       	ldi	r30, 0x59	; 89
    1906:	f0 e0       	ldi	r31, 0x00	; 0
    1908:	80 81       	ld	r24, Z
    190a:	8b 7f       	andi	r24, 0xFB	; 251
    190c:	8c 93       	st	X, r24
				{
					SET_BIT(TIMSK_REG,TMR1_OCIE1A);
				}
			#else
				{
					CLR_BIT(TIMSK_REG,TMR1_OCIE1A);
    190e:	a9 e5       	ldi	r26, 0x59	; 89
    1910:	b0 e0       	ldi	r27, 0x00	; 0
    1912:	e9 e5       	ldi	r30, 0x59	; 89
    1914:	f0 e0       	ldi	r31, 0x00	; 0
    1916:	80 81       	ld	r24, Z
    1918:	8f 7e       	andi	r24, 0xEF	; 239
    191a:	8c 93       	st	X, r24
				{
					SET_BIT(TIMSK_REG,TMR1_OCIE1B);
				}
			#else
				{
					CLR_BIT(TIMSK_REG,TMR1_OCIE1B);
    191c:	a9 e5       	ldi	r26, 0x59	; 89
    191e:	b0 e0       	ldi	r27, 0x00	; 0
    1920:	e9 e5       	ldi	r30, 0x59	; 89
    1922:	f0 e0       	ldi	r31, 0x00	; 0
    1924:	80 81       	ld	r24, Z
    1926:	87 7f       	andi	r24, 0xF7	; 247
    1928:	8c 93       	st	X, r24
            	{
            		SET_BIT(TIMSK_REG,TMR1_TICIE1);
				}
			#else
				{
					CLR_BIT(TIMSK_REG,TMR1_TICIE1);
    192a:	a9 e5       	ldi	r26, 0x59	; 89
    192c:	b0 e0       	ldi	r27, 0x00	; 0
    192e:	e9 e5       	ldi	r30, 0x59	; 89
    1930:	f0 e0       	ldi	r31, 0x00	; 0
    1932:	80 81       	ld	r24, Z
    1934:	8f 7d       	andi	r24, 0xDF	; 223
    1936:	8c 93       	st	X, r24
				}
			#endif


}
    1938:	cf 91       	pop	r28
    193a:	df 91       	pop	r29
    193c:	08 95       	ret

0000193e <TMR1_VoidSetInputCaptureEdge>:

void TMR1_VoidSetInputCaptureEdge(u8 Copy_u8CAPTURE_EDGE)
{
    193e:	df 93       	push	r29
    1940:	cf 93       	push	r28
    1942:	0f 92       	push	r0
    1944:	cd b7       	in	r28, 0x3d	; 61
    1946:	de b7       	in	r29, 0x3e	; 62
    1948:	89 83       	std	Y+1, r24	; 0x01
if(Copy_u8CAPTURE_EDGE==CAPTURE_EDGE_DETECTION_FALLING)
    194a:	89 81       	ldd	r24, Y+1	; 0x01
    194c:	88 23       	and	r24, r24
    194e:	41 f4       	brne	.+16     	; 0x1960 <TMR1_VoidSetInputCaptureEdge+0x22>
	{
		CLR_BIT(TCCR1B_REG,TCCR1B_ICES1);
    1950:	ae e4       	ldi	r26, 0x4E	; 78
    1952:	b0 e0       	ldi	r27, 0x00	; 0
    1954:	ee e4       	ldi	r30, 0x4E	; 78
    1956:	f0 e0       	ldi	r31, 0x00	; 0
    1958:	80 81       	ld	r24, Z
    195a:	8f 7b       	andi	r24, 0xBF	; 191
    195c:	8c 93       	st	X, r24
    195e:	0a c0       	rjmp	.+20     	; 0x1974 <TMR1_VoidSetInputCaptureEdge+0x36>
	}
else if(Copy_u8CAPTURE_EDGE==CAPTURE_EDGE_DETECTION_RISING)
    1960:	89 81       	ldd	r24, Y+1	; 0x01
    1962:	81 30       	cpi	r24, 0x01	; 1
    1964:	39 f4       	brne	.+14     	; 0x1974 <TMR1_VoidSetInputCaptureEdge+0x36>
	{
		SET_BIT(TCCR1B_REG ,TCCR1B_ICES1);
    1966:	ae e4       	ldi	r26, 0x4E	; 78
    1968:	b0 e0       	ldi	r27, 0x00	; 0
    196a:	ee e4       	ldi	r30, 0x4E	; 78
    196c:	f0 e0       	ldi	r31, 0x00	; 0
    196e:	80 81       	ld	r24, Z
    1970:	80 64       	ori	r24, 0x40	; 64
    1972:	8c 93       	st	X, r24
	}

}
    1974:	0f 90       	pop	r0
    1976:	cf 91       	pop	r28
    1978:	df 91       	pop	r29
    197a:	08 95       	ret

0000197c <TMR1_VoidReadInputCapture>:

u16 TMR1_VoidReadInputCapture()
{
    197c:	df 93       	push	r29
    197e:	cf 93       	push	r28
    1980:	cd b7       	in	r28, 0x3d	; 61
    1982:	de b7       	in	r29, 0x3e	; 62
	return ICR1_REG;
    1984:	e6 e4       	ldi	r30, 0x46	; 70
    1986:	f0 e0       	ldi	r31, 0x00	; 0
    1988:	80 81       	ld	r24, Z
    198a:	91 81       	ldd	r25, Z+1	; 0x01
}
    198c:	cf 91       	pop	r28
    198e:	df 91       	pop	r29
    1990:	08 95       	ret

00001992 <TMR1_VoidClkSelection>:

void TMR1_VoidClkSelection(u8 Copy_u8ClkSelectVal)
{
    1992:	df 93       	push	r29
    1994:	cf 93       	push	r28
    1996:	0f 92       	push	r0
    1998:	cd b7       	in	r28, 0x3d	; 61
    199a:	de b7       	in	r29, 0x3e	; 62
    199c:	89 83       	std	Y+1, r24	; 0x01
	TCCR1B_REG &=TIMER1_CLK_SELCT_MASK;
    199e:	ae e4       	ldi	r26, 0x4E	; 78
    19a0:	b0 e0       	ldi	r27, 0x00	; 0
    19a2:	ee e4       	ldi	r30, 0x4E	; 78
    19a4:	f0 e0       	ldi	r31, 0x00	; 0
    19a6:	80 81       	ld	r24, Z
    19a8:	88 7f       	andi	r24, 0xF8	; 248
    19aa:	8c 93       	st	X, r24
	TCCR1B_REG |=Copy_u8ClkSelectVal;
    19ac:	ae e4       	ldi	r26, 0x4E	; 78
    19ae:	b0 e0       	ldi	r27, 0x00	; 0
    19b0:	ee e4       	ldi	r30, 0x4E	; 78
    19b2:	f0 e0       	ldi	r31, 0x00	; 0
    19b4:	90 81       	ld	r25, Z
    19b6:	89 81       	ldd	r24, Y+1	; 0x01
    19b8:	89 2b       	or	r24, r25
    19ba:	8c 93       	st	X, r24
}
    19bc:	0f 90       	pop	r0
    19be:	cf 91       	pop	r28
    19c0:	df 91       	pop	r29
    19c2:	08 95       	ret

000019c4 <TMR1_VoidResetTimer>:

void TMR1_VoidResetTimer()
{
    19c4:	df 93       	push	r29
    19c6:	cf 93       	push	r28
    19c8:	cd b7       	in	r28, 0x3d	; 61
    19ca:	de b7       	in	r29, 0x3e	; 62
	TCNT1_REG=0x00;
    19cc:	ec e4       	ldi	r30, 0x4C	; 76
    19ce:	f0 e0       	ldi	r31, 0x00	; 0
    19d0:	11 82       	std	Z+1, r1	; 0x01
    19d2:	10 82       	st	Z, r1
}
    19d4:	cf 91       	pop	r28
    19d6:	df 91       	pop	r29
    19d8:	08 95       	ret

000019da <TMR1_VoidSetCompareMathChannelA>:
	TCCR1_REG &=TIMER1_CLK_SELCT_MASK;

}
*/
void TMR1_VoidSetCompareMathChannelA(u16 Copy_u16CompMode)
{
    19da:	df 93       	push	r29
    19dc:	cf 93       	push	r28
    19de:	00 d0       	rcall	.+0      	; 0x19e0 <TMR1_VoidSetCompareMathChannelA+0x6>
    19e0:	cd b7       	in	r28, 0x3d	; 61
    19e2:	de b7       	in	r29, 0x3e	; 62
    19e4:	9a 83       	std	Y+2, r25	; 0x02
    19e6:	89 83       	std	Y+1, r24	; 0x01
	OCR1A_REG=Copy_u16CompMode;
    19e8:	ea e4       	ldi	r30, 0x4A	; 74
    19ea:	f0 e0       	ldi	r31, 0x00	; 0
    19ec:	89 81       	ldd	r24, Y+1	; 0x01
    19ee:	9a 81       	ldd	r25, Y+2	; 0x02
    19f0:	91 83       	std	Z+1, r25	; 0x01
    19f2:	80 83       	st	Z, r24
}
    19f4:	0f 90       	pop	r0
    19f6:	0f 90       	pop	r0
    19f8:	cf 91       	pop	r28
    19fa:	df 91       	pop	r29
    19fc:	08 95       	ret

000019fe <TMR1_VoidSetCompareMathChannelB>:
void TMR1_VoidSetCompareMathChannelB(u16 Copy_u16CompMode)
{
    19fe:	df 93       	push	r29
    1a00:	cf 93       	push	r28
    1a02:	00 d0       	rcall	.+0      	; 0x1a04 <TMR1_VoidSetCompareMathChannelB+0x6>
    1a04:	cd b7       	in	r28, 0x3d	; 61
    1a06:	de b7       	in	r29, 0x3e	; 62
    1a08:	9a 83       	std	Y+2, r25	; 0x02
    1a0a:	89 83       	std	Y+1, r24	; 0x01
	OCR1B_REG=Copy_u16CompMode;
    1a0c:	e8 e4       	ldi	r30, 0x48	; 72
    1a0e:	f0 e0       	ldi	r31, 0x00	; 0
    1a10:	89 81       	ldd	r24, Y+1	; 0x01
    1a12:	9a 81       	ldd	r25, Y+2	; 0x02
    1a14:	91 83       	std	Z+1, r25	; 0x01
    1a16:	80 83       	st	Z, r24

}
    1a18:	0f 90       	pop	r0
    1a1a:	0f 90       	pop	r0
    1a1c:	cf 91       	pop	r28
    1a1e:	df 91       	pop	r29
    1a20:	08 95       	ret

00001a22 <TMR1_VoidSetTopVal>:

void TMR1_VoidSetTopVal(u16 Copy_u8TopVal)
{
    1a22:	df 93       	push	r29
    1a24:	cf 93       	push	r28
    1a26:	00 d0       	rcall	.+0      	; 0x1a28 <TMR1_VoidSetTopVal+0x6>
    1a28:	cd b7       	in	r28, 0x3d	; 61
    1a2a:	de b7       	in	r29, 0x3e	; 62
    1a2c:	9a 83       	std	Y+2, r25	; 0x02
    1a2e:	89 83       	std	Y+1, r24	; 0x01
	ICR1_REG=Copy_u8TopVal;
    1a30:	e6 e4       	ldi	r30, 0x46	; 70
    1a32:	f0 e0       	ldi	r31, 0x00	; 0
    1a34:	89 81       	ldd	r24, Y+1	; 0x01
    1a36:	9a 81       	ldd	r25, Y+2	; 0x02
    1a38:	91 83       	std	Z+1, r25	; 0x01
    1a3a:	80 83       	st	Z, r24

}
    1a3c:	0f 90       	pop	r0
    1a3e:	0f 90       	pop	r0
    1a40:	cf 91       	pop	r28
    1a42:	df 91       	pop	r29
    1a44:	08 95       	ret

00001a46 <TMR1_VoidEnableINT_OVF>:

void TMR1_VoidEnableINT_OVF()
{
    1a46:	df 93       	push	r29
    1a48:	cf 93       	push	r28
    1a4a:	cd b7       	in	r28, 0x3d	; 61
    1a4c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK_REG,TMR1_TOIE1);
    1a4e:	a9 e5       	ldi	r26, 0x59	; 89
    1a50:	b0 e0       	ldi	r27, 0x00	; 0
    1a52:	e9 e5       	ldi	r30, 0x59	; 89
    1a54:	f0 e0       	ldi	r31, 0x00	; 0
    1a56:	80 81       	ld	r24, Z
    1a58:	84 60       	ori	r24, 0x04	; 4
    1a5a:	8c 93       	st	X, r24
}
    1a5c:	cf 91       	pop	r28
    1a5e:	df 91       	pop	r29
    1a60:	08 95       	ret

00001a62 <TMR1_VoidDisableINT_OVF>:

void TMR1_VoidDisableINT_OVF()
{
    1a62:	df 93       	push	r29
    1a64:	cf 93       	push	r28
    1a66:	cd b7       	in	r28, 0x3d	; 61
    1a68:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK_REG,TMR1_TOIE1);
    1a6a:	a9 e5       	ldi	r26, 0x59	; 89
    1a6c:	b0 e0       	ldi	r27, 0x00	; 0
    1a6e:	e9 e5       	ldi	r30, 0x59	; 89
    1a70:	f0 e0       	ldi	r31, 0x00	; 0
    1a72:	80 81       	ld	r24, Z
    1a74:	8b 7f       	andi	r24, 0xFB	; 251
    1a76:	8c 93       	st	X, r24
}
    1a78:	cf 91       	pop	r28
    1a7a:	df 91       	pop	r29
    1a7c:	08 95       	ret

00001a7e <TMR1_VoidEnableINT_CTC_ChannelA>:

void TMR1_VoidEnableINT_CTC_ChannelA()
{
    1a7e:	df 93       	push	r29
    1a80:	cf 93       	push	r28
    1a82:	cd b7       	in	r28, 0x3d	; 61
    1a84:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK_REG,TMR1_OCIE1A);
    1a86:	a9 e5       	ldi	r26, 0x59	; 89
    1a88:	b0 e0       	ldi	r27, 0x00	; 0
    1a8a:	e9 e5       	ldi	r30, 0x59	; 89
    1a8c:	f0 e0       	ldi	r31, 0x00	; 0
    1a8e:	80 81       	ld	r24, Z
    1a90:	80 61       	ori	r24, 0x10	; 16
    1a92:	8c 93       	st	X, r24
}
    1a94:	cf 91       	pop	r28
    1a96:	df 91       	pop	r29
    1a98:	08 95       	ret

00001a9a <TMR1_VoidDisableINT_CTC_ChannelA>:

void TMR1_VoidDisableINT_CTC_ChannelA()
{
    1a9a:	df 93       	push	r29
    1a9c:	cf 93       	push	r28
    1a9e:	cd b7       	in	r28, 0x3d	; 61
    1aa0:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK_REG,TMR1_OCIE1A);
    1aa2:	a9 e5       	ldi	r26, 0x59	; 89
    1aa4:	b0 e0       	ldi	r27, 0x00	; 0
    1aa6:	e9 e5       	ldi	r30, 0x59	; 89
    1aa8:	f0 e0       	ldi	r31, 0x00	; 0
    1aaa:	80 81       	ld	r24, Z
    1aac:	8f 7e       	andi	r24, 0xEF	; 239
    1aae:	8c 93       	st	X, r24
}
    1ab0:	cf 91       	pop	r28
    1ab2:	df 91       	pop	r29
    1ab4:	08 95       	ret

00001ab6 <TMR1_VoidEnableINT_CTC_ChannelB>:

void TMR1_VoidEnableINT_CTC_ChannelB()
{
    1ab6:	df 93       	push	r29
    1ab8:	cf 93       	push	r28
    1aba:	cd b7       	in	r28, 0x3d	; 61
    1abc:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK_REG,TMR1_OCIE1B);
    1abe:	a9 e5       	ldi	r26, 0x59	; 89
    1ac0:	b0 e0       	ldi	r27, 0x00	; 0
    1ac2:	e9 e5       	ldi	r30, 0x59	; 89
    1ac4:	f0 e0       	ldi	r31, 0x00	; 0
    1ac6:	80 81       	ld	r24, Z
    1ac8:	88 60       	ori	r24, 0x08	; 8
    1aca:	8c 93       	st	X, r24
}
    1acc:	cf 91       	pop	r28
    1ace:	df 91       	pop	r29
    1ad0:	08 95       	ret

00001ad2 <TMR1_VoidDisableINT_CTC_ChannelB>:

void TMR1_VoidDisableINT_CTC_ChannelB()
{
    1ad2:	df 93       	push	r29
    1ad4:	cf 93       	push	r28
    1ad6:	cd b7       	in	r28, 0x3d	; 61
    1ad8:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK_REG,TMR1_OCIE1B);
    1ada:	a9 e5       	ldi	r26, 0x59	; 89
    1adc:	b0 e0       	ldi	r27, 0x00	; 0
    1ade:	e9 e5       	ldi	r30, 0x59	; 89
    1ae0:	f0 e0       	ldi	r31, 0x00	; 0
    1ae2:	80 81       	ld	r24, Z
    1ae4:	87 7f       	andi	r24, 0xF7	; 247
    1ae6:	8c 93       	st	X, r24
}
    1ae8:	cf 91       	pop	r28
    1aea:	df 91       	pop	r29
    1aec:	08 95       	ret

00001aee <TMR1_VoidEnableINT_CaptureMode>:

void TMR1_VoidEnableINT_CaptureMode()
{
    1aee:	df 93       	push	r29
    1af0:	cf 93       	push	r28
    1af2:	cd b7       	in	r28, 0x3d	; 61
    1af4:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK_REG,TMR1_TICIE1);
    1af6:	a9 e5       	ldi	r26, 0x59	; 89
    1af8:	b0 e0       	ldi	r27, 0x00	; 0
    1afa:	e9 e5       	ldi	r30, 0x59	; 89
    1afc:	f0 e0       	ldi	r31, 0x00	; 0
    1afe:	80 81       	ld	r24, Z
    1b00:	80 62       	ori	r24, 0x20	; 32
    1b02:	8c 93       	st	X, r24
}
    1b04:	cf 91       	pop	r28
    1b06:	df 91       	pop	r29
    1b08:	08 95       	ret

00001b0a <TMR1_VoidDisableINT_CaptureMode>:

void TMR1_VoidDisableINT_CaptureMode()
{
    1b0a:	df 93       	push	r29
    1b0c:	cf 93       	push	r28
    1b0e:	cd b7       	in	r28, 0x3d	; 61
    1b10:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK_REG,TMR1_TICIE1);
    1b12:	a9 e5       	ldi	r26, 0x59	; 89
    1b14:	b0 e0       	ldi	r27, 0x00	; 0
    1b16:	e9 e5       	ldi	r30, 0x59	; 89
    1b18:	f0 e0       	ldi	r31, 0x00	; 0
    1b1a:	80 81       	ld	r24, Z
    1b1c:	8f 7d       	andi	r24, 0xDF	; 223
    1b1e:	8c 93       	st	X, r24
}
    1b20:	cf 91       	pop	r28
    1b22:	df 91       	pop	r29
    1b24:	08 95       	ret

00001b26 <TMR1_VoidSetTimerVal>:

void TMR1_VoidSetTimerVal(u16 Copy_u16Timer1Value)
{
    1b26:	df 93       	push	r29
    1b28:	cf 93       	push	r28
    1b2a:	00 d0       	rcall	.+0      	; 0x1b2c <TMR1_VoidSetTimerVal+0x6>
    1b2c:	cd b7       	in	r28, 0x3d	; 61
    1b2e:	de b7       	in	r29, 0x3e	; 62
    1b30:	9a 83       	std	Y+2, r25	; 0x02
    1b32:	89 83       	std	Y+1, r24	; 0x01
	TCNT1_REG=Copy_u16Timer1Value;
    1b34:	ec e4       	ldi	r30, 0x4C	; 76
    1b36:	f0 e0       	ldi	r31, 0x00	; 0
    1b38:	89 81       	ldd	r24, Y+1	; 0x01
    1b3a:	9a 81       	ldd	r25, Y+2	; 0x02
    1b3c:	91 83       	std	Z+1, r25	; 0x01
    1b3e:	80 83       	st	Z, r24
}
    1b40:	0f 90       	pop	r0
    1b42:	0f 90       	pop	r0
    1b44:	cf 91       	pop	r28
    1b46:	df 91       	pop	r29
    1b48:	08 95       	ret

00001b4a <TMR1_VoidGetTimerVal>:
u16 TMR1_VoidGetTimerVal()
{
    1b4a:	df 93       	push	r29
    1b4c:	cf 93       	push	r28
    1b4e:	cd b7       	in	r28, 0x3d	; 61
    1b50:	de b7       	in	r29, 0x3e	; 62
	return TCNT1_REG;
    1b52:	ec e4       	ldi	r30, 0x4C	; 76
    1b54:	f0 e0       	ldi	r31, 0x00	; 0
    1b56:	80 81       	ld	r24, Z
    1b58:	91 81       	ldd	r25, Z+1	; 0x01
}
    1b5a:	cf 91       	pop	r28
    1b5c:	df 91       	pop	r29
    1b5e:	08 95       	ret

00001b60 <SendAddressTimer_Callback>:


u8 SendAddressTimer_Callback(void (*ISR_Timer)(void),u8 Copy_u8INT_Number)
{ u8 Local_u8Status=RT_OK;
    1b60:	df 93       	push	r29
    1b62:	cf 93       	push	r28
    1b64:	00 d0       	rcall	.+0      	; 0x1b66 <SendAddressTimer_Callback+0x6>
    1b66:	00 d0       	rcall	.+0      	; 0x1b68 <SendAddressTimer_Callback+0x8>
    1b68:	cd b7       	in	r28, 0x3d	; 61
    1b6a:	de b7       	in	r29, 0x3e	; 62
    1b6c:	9b 83       	std	Y+3, r25	; 0x03
    1b6e:	8a 83       	std	Y+2, r24	; 0x02
    1b70:	6c 83       	std	Y+4, r22	; 0x04
    1b72:	19 82       	std	Y+1, r1	; 0x01

	if(Timer_VidCallBack_ISR_Funtion[Copy_u8INT_Number]!=NULL)
    1b74:	8c 81       	ldd	r24, Y+4	; 0x04
    1b76:	88 2f       	mov	r24, r24
    1b78:	90 e0       	ldi	r25, 0x00	; 0
    1b7a:	88 0f       	add	r24, r24
    1b7c:	99 1f       	adc	r25, r25
    1b7e:	fc 01       	movw	r30, r24
    1b80:	ee 56       	subi	r30, 0x6E	; 110
    1b82:	fe 4f       	sbci	r31, 0xFE	; 254
    1b84:	80 81       	ld	r24, Z
    1b86:	91 81       	ldd	r25, Z+1	; 0x01
    1b88:	00 97       	sbiw	r24, 0x00	; 0
    1b8a:	69 f0       	breq	.+26     	; 0x1ba6 <SendAddressTimer_Callback+0x46>
	{
		Timer_VidCallBack_ISR_Funtion[Copy_u8INT_Number]=ISR_Timer;
    1b8c:	8c 81       	ldd	r24, Y+4	; 0x04
    1b8e:	88 2f       	mov	r24, r24
    1b90:	90 e0       	ldi	r25, 0x00	; 0
    1b92:	88 0f       	add	r24, r24
    1b94:	99 1f       	adc	r25, r25
    1b96:	fc 01       	movw	r30, r24
    1b98:	ee 56       	subi	r30, 0x6E	; 110
    1b9a:	fe 4f       	sbci	r31, 0xFE	; 254
    1b9c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b9e:	9b 81       	ldd	r25, Y+3	; 0x03
    1ba0:	91 83       	std	Z+1, r25	; 0x01
    1ba2:	80 83       	st	Z, r24
    1ba4:	02 c0       	rjmp	.+4      	; 0x1baa <SendAddressTimer_Callback+0x4a>
	}
	else
	{
		Local_u8Status=NULL_POINTER;
    1ba6:	82 e0       	ldi	r24, 0x02	; 2
    1ba8:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8Status;
    1baa:	89 81       	ldd	r24, Y+1	; 0x01

}
    1bac:	0f 90       	pop	r0
    1bae:	0f 90       	pop	r0
    1bb0:	0f 90       	pop	r0
    1bb2:	0f 90       	pop	r0
    1bb4:	cf 91       	pop	r28
    1bb6:	df 91       	pop	r29
    1bb8:	08 95       	ret

00001bba <__vector_11>:

void __vector_11 (void) __attribute__((signal));     //Timer0 OVF
void __vector_11 (void)
{
    1bba:	1f 92       	push	r1
    1bbc:	0f 92       	push	r0
    1bbe:	0f b6       	in	r0, 0x3f	; 63
    1bc0:	0f 92       	push	r0
    1bc2:	11 24       	eor	r1, r1
    1bc4:	2f 93       	push	r18
    1bc6:	3f 93       	push	r19
    1bc8:	4f 93       	push	r20
    1bca:	5f 93       	push	r21
    1bcc:	6f 93       	push	r22
    1bce:	7f 93       	push	r23
    1bd0:	8f 93       	push	r24
    1bd2:	9f 93       	push	r25
    1bd4:	af 93       	push	r26
    1bd6:	bf 93       	push	r27
    1bd8:	ef 93       	push	r30
    1bda:	ff 93       	push	r31
    1bdc:	df 93       	push	r29
    1bde:	cf 93       	push	r28
    1be0:	cd b7       	in	r28, 0x3d	; 61
    1be2:	de b7       	in	r29, 0x3e	; 62

	Timer_VidCallBack_ISR_Funtion[TIM0_OVF]();
    1be4:	e0 91 92 01 	lds	r30, 0x0192
    1be8:	f0 91 93 01 	lds	r31, 0x0193
    1bec:	09 95       	icall

}
    1bee:	cf 91       	pop	r28
    1bf0:	df 91       	pop	r29
    1bf2:	ff 91       	pop	r31
    1bf4:	ef 91       	pop	r30
    1bf6:	bf 91       	pop	r27
    1bf8:	af 91       	pop	r26
    1bfa:	9f 91       	pop	r25
    1bfc:	8f 91       	pop	r24
    1bfe:	7f 91       	pop	r23
    1c00:	6f 91       	pop	r22
    1c02:	5f 91       	pop	r21
    1c04:	4f 91       	pop	r20
    1c06:	3f 91       	pop	r19
    1c08:	2f 91       	pop	r18
    1c0a:	0f 90       	pop	r0
    1c0c:	0f be       	out	0x3f, r0	; 63
    1c0e:	0f 90       	pop	r0
    1c10:	1f 90       	pop	r1
    1c12:	18 95       	reti

00001c14 <__vector_10>:
void __vector_10 (void) __attribute__((signal));	//Timer0 CTC
void __vector_10 (void)
{
    1c14:	1f 92       	push	r1
    1c16:	0f 92       	push	r0
    1c18:	0f b6       	in	r0, 0x3f	; 63
    1c1a:	0f 92       	push	r0
    1c1c:	11 24       	eor	r1, r1
    1c1e:	2f 93       	push	r18
    1c20:	3f 93       	push	r19
    1c22:	4f 93       	push	r20
    1c24:	5f 93       	push	r21
    1c26:	6f 93       	push	r22
    1c28:	7f 93       	push	r23
    1c2a:	8f 93       	push	r24
    1c2c:	9f 93       	push	r25
    1c2e:	af 93       	push	r26
    1c30:	bf 93       	push	r27
    1c32:	ef 93       	push	r30
    1c34:	ff 93       	push	r31
    1c36:	df 93       	push	r29
    1c38:	cf 93       	push	r28
    1c3a:	cd b7       	in	r28, 0x3d	; 61
    1c3c:	de b7       	in	r29, 0x3e	; 62

	Timer_VidCallBack_ISR_Funtion[TIM0_CTC]();
    1c3e:	e0 91 94 01 	lds	r30, 0x0194
    1c42:	f0 91 95 01 	lds	r31, 0x0195
    1c46:	09 95       	icall

}
    1c48:	cf 91       	pop	r28
    1c4a:	df 91       	pop	r29
    1c4c:	ff 91       	pop	r31
    1c4e:	ef 91       	pop	r30
    1c50:	bf 91       	pop	r27
    1c52:	af 91       	pop	r26
    1c54:	9f 91       	pop	r25
    1c56:	8f 91       	pop	r24
    1c58:	7f 91       	pop	r23
    1c5a:	6f 91       	pop	r22
    1c5c:	5f 91       	pop	r21
    1c5e:	4f 91       	pop	r20
    1c60:	3f 91       	pop	r19
    1c62:	2f 91       	pop	r18
    1c64:	0f 90       	pop	r0
    1c66:	0f be       	out	0x3f, r0	; 63
    1c68:	0f 90       	pop	r0
    1c6a:	1f 90       	pop	r1
    1c6c:	18 95       	reti

00001c6e <__vector_9>:

void __vector_9 (void) __attribute__((signal));		//Timer1 OVF
void __vector_9 (void)
{
    1c6e:	1f 92       	push	r1
    1c70:	0f 92       	push	r0
    1c72:	0f b6       	in	r0, 0x3f	; 63
    1c74:	0f 92       	push	r0
    1c76:	11 24       	eor	r1, r1
    1c78:	2f 93       	push	r18
    1c7a:	3f 93       	push	r19
    1c7c:	4f 93       	push	r20
    1c7e:	5f 93       	push	r21
    1c80:	6f 93       	push	r22
    1c82:	7f 93       	push	r23
    1c84:	8f 93       	push	r24
    1c86:	9f 93       	push	r25
    1c88:	af 93       	push	r26
    1c8a:	bf 93       	push	r27
    1c8c:	ef 93       	push	r30
    1c8e:	ff 93       	push	r31
    1c90:	df 93       	push	r29
    1c92:	cf 93       	push	r28
    1c94:	cd b7       	in	r28, 0x3d	; 61
    1c96:	de b7       	in	r29, 0x3e	; 62

	Timer_VidCallBack_ISR_Funtion[TMR1_OVF]();
    1c98:	e0 91 96 01 	lds	r30, 0x0196
    1c9c:	f0 91 97 01 	lds	r31, 0x0197
    1ca0:	09 95       	icall

}
    1ca2:	cf 91       	pop	r28
    1ca4:	df 91       	pop	r29
    1ca6:	ff 91       	pop	r31
    1ca8:	ef 91       	pop	r30
    1caa:	bf 91       	pop	r27
    1cac:	af 91       	pop	r26
    1cae:	9f 91       	pop	r25
    1cb0:	8f 91       	pop	r24
    1cb2:	7f 91       	pop	r23
    1cb4:	6f 91       	pop	r22
    1cb6:	5f 91       	pop	r21
    1cb8:	4f 91       	pop	r20
    1cba:	3f 91       	pop	r19
    1cbc:	2f 91       	pop	r18
    1cbe:	0f 90       	pop	r0
    1cc0:	0f be       	out	0x3f, r0	; 63
    1cc2:	0f 90       	pop	r0
    1cc4:	1f 90       	pop	r1
    1cc6:	18 95       	reti

00001cc8 <__vector_8>:

void __vector_8 (void) __attribute__((signal)); 	//Timer1 CTC_B
void __vector_8 (void)
{
    1cc8:	1f 92       	push	r1
    1cca:	0f 92       	push	r0
    1ccc:	0f b6       	in	r0, 0x3f	; 63
    1cce:	0f 92       	push	r0
    1cd0:	11 24       	eor	r1, r1
    1cd2:	2f 93       	push	r18
    1cd4:	3f 93       	push	r19
    1cd6:	4f 93       	push	r20
    1cd8:	5f 93       	push	r21
    1cda:	6f 93       	push	r22
    1cdc:	7f 93       	push	r23
    1cde:	8f 93       	push	r24
    1ce0:	9f 93       	push	r25
    1ce2:	af 93       	push	r26
    1ce4:	bf 93       	push	r27
    1ce6:	ef 93       	push	r30
    1ce8:	ff 93       	push	r31
    1cea:	df 93       	push	r29
    1cec:	cf 93       	push	r28
    1cee:	cd b7       	in	r28, 0x3d	; 61
    1cf0:	de b7       	in	r29, 0x3e	; 62

	Timer_VidCallBack_ISR_Funtion[TMR1_CTC_ChannelB]();
    1cf2:	e0 91 9a 01 	lds	r30, 0x019A
    1cf6:	f0 91 9b 01 	lds	r31, 0x019B
    1cfa:	09 95       	icall

}
    1cfc:	cf 91       	pop	r28
    1cfe:	df 91       	pop	r29
    1d00:	ff 91       	pop	r31
    1d02:	ef 91       	pop	r30
    1d04:	bf 91       	pop	r27
    1d06:	af 91       	pop	r26
    1d08:	9f 91       	pop	r25
    1d0a:	8f 91       	pop	r24
    1d0c:	7f 91       	pop	r23
    1d0e:	6f 91       	pop	r22
    1d10:	5f 91       	pop	r21
    1d12:	4f 91       	pop	r20
    1d14:	3f 91       	pop	r19
    1d16:	2f 91       	pop	r18
    1d18:	0f 90       	pop	r0
    1d1a:	0f be       	out	0x3f, r0	; 63
    1d1c:	0f 90       	pop	r0
    1d1e:	1f 90       	pop	r1
    1d20:	18 95       	reti

00001d22 <__vector_7>:

void __vector_7 (void) __attribute__((signal));		//Timer1 CTC_A
void __vector_7 (void)
{
    1d22:	1f 92       	push	r1
    1d24:	0f 92       	push	r0
    1d26:	0f b6       	in	r0, 0x3f	; 63
    1d28:	0f 92       	push	r0
    1d2a:	11 24       	eor	r1, r1
    1d2c:	2f 93       	push	r18
    1d2e:	3f 93       	push	r19
    1d30:	4f 93       	push	r20
    1d32:	5f 93       	push	r21
    1d34:	6f 93       	push	r22
    1d36:	7f 93       	push	r23
    1d38:	8f 93       	push	r24
    1d3a:	9f 93       	push	r25
    1d3c:	af 93       	push	r26
    1d3e:	bf 93       	push	r27
    1d40:	ef 93       	push	r30
    1d42:	ff 93       	push	r31
    1d44:	df 93       	push	r29
    1d46:	cf 93       	push	r28
    1d48:	cd b7       	in	r28, 0x3d	; 61
    1d4a:	de b7       	in	r29, 0x3e	; 62

	Timer_VidCallBack_ISR_Funtion[TMR1_CTC_ChannelA]();
    1d4c:	e0 91 98 01 	lds	r30, 0x0198
    1d50:	f0 91 99 01 	lds	r31, 0x0199
    1d54:	09 95       	icall

}
    1d56:	cf 91       	pop	r28
    1d58:	df 91       	pop	r29
    1d5a:	ff 91       	pop	r31
    1d5c:	ef 91       	pop	r30
    1d5e:	bf 91       	pop	r27
    1d60:	af 91       	pop	r26
    1d62:	9f 91       	pop	r25
    1d64:	8f 91       	pop	r24
    1d66:	7f 91       	pop	r23
    1d68:	6f 91       	pop	r22
    1d6a:	5f 91       	pop	r21
    1d6c:	4f 91       	pop	r20
    1d6e:	3f 91       	pop	r19
    1d70:	2f 91       	pop	r18
    1d72:	0f 90       	pop	r0
    1d74:	0f be       	out	0x3f, r0	; 63
    1d76:	0f 90       	pop	r0
    1d78:	1f 90       	pop	r1
    1d7a:	18 95       	reti

00001d7c <__vector_6>:

void __vector_6 (void) __attribute__((signal));		//Timer1 ICU
void __vector_6 (void)
{
    1d7c:	1f 92       	push	r1
    1d7e:	0f 92       	push	r0
    1d80:	0f b6       	in	r0, 0x3f	; 63
    1d82:	0f 92       	push	r0
    1d84:	11 24       	eor	r1, r1
    1d86:	2f 93       	push	r18
    1d88:	3f 93       	push	r19
    1d8a:	4f 93       	push	r20
    1d8c:	5f 93       	push	r21
    1d8e:	6f 93       	push	r22
    1d90:	7f 93       	push	r23
    1d92:	8f 93       	push	r24
    1d94:	9f 93       	push	r25
    1d96:	af 93       	push	r26
    1d98:	bf 93       	push	r27
    1d9a:	ef 93       	push	r30
    1d9c:	ff 93       	push	r31
    1d9e:	df 93       	push	r29
    1da0:	cf 93       	push	r28
    1da2:	cd b7       	in	r28, 0x3d	; 61
    1da4:	de b7       	in	r29, 0x3e	; 62

	Timer_VidCallBack_ISR_Funtion[TMR1_ICU]();
    1da6:	e0 91 9c 01 	lds	r30, 0x019C
    1daa:	f0 91 9d 01 	lds	r31, 0x019D
    1dae:	09 95       	icall

}
    1db0:	cf 91       	pop	r28
    1db2:	df 91       	pop	r29
    1db4:	ff 91       	pop	r31
    1db6:	ef 91       	pop	r30
    1db8:	bf 91       	pop	r27
    1dba:	af 91       	pop	r26
    1dbc:	9f 91       	pop	r25
    1dbe:	8f 91       	pop	r24
    1dc0:	7f 91       	pop	r23
    1dc2:	6f 91       	pop	r22
    1dc4:	5f 91       	pop	r21
    1dc6:	4f 91       	pop	r20
    1dc8:	3f 91       	pop	r19
    1dca:	2f 91       	pop	r18
    1dcc:	0f 90       	pop	r0
    1dce:	0f be       	out	0x3f, r0	; 63
    1dd0:	0f 90       	pop	r0
    1dd2:	1f 90       	pop	r1
    1dd4:	18 95       	reti

00001dd6 <__vector_5>:

void __vector_5 (void) __attribute__((signal));	     //Timer2 OVF
void __vector_5 (void)
{
    1dd6:	1f 92       	push	r1
    1dd8:	0f 92       	push	r0
    1dda:	0f b6       	in	r0, 0x3f	; 63
    1ddc:	0f 92       	push	r0
    1dde:	11 24       	eor	r1, r1
    1de0:	2f 93       	push	r18
    1de2:	3f 93       	push	r19
    1de4:	4f 93       	push	r20
    1de6:	5f 93       	push	r21
    1de8:	6f 93       	push	r22
    1dea:	7f 93       	push	r23
    1dec:	8f 93       	push	r24
    1dee:	9f 93       	push	r25
    1df0:	af 93       	push	r26
    1df2:	bf 93       	push	r27
    1df4:	ef 93       	push	r30
    1df6:	ff 93       	push	r31
    1df8:	df 93       	push	r29
    1dfa:	cf 93       	push	r28
    1dfc:	cd b7       	in	r28, 0x3d	; 61
    1dfe:	de b7       	in	r29, 0x3e	; 62

	Timer_VidCallBack_ISR_Funtion[TMR2_OVF]();
    1e00:	e0 91 9e 01 	lds	r30, 0x019E
    1e04:	f0 91 9f 01 	lds	r31, 0x019F
    1e08:	09 95       	icall

}
    1e0a:	cf 91       	pop	r28
    1e0c:	df 91       	pop	r29
    1e0e:	ff 91       	pop	r31
    1e10:	ef 91       	pop	r30
    1e12:	bf 91       	pop	r27
    1e14:	af 91       	pop	r26
    1e16:	9f 91       	pop	r25
    1e18:	8f 91       	pop	r24
    1e1a:	7f 91       	pop	r23
    1e1c:	6f 91       	pop	r22
    1e1e:	5f 91       	pop	r21
    1e20:	4f 91       	pop	r20
    1e22:	3f 91       	pop	r19
    1e24:	2f 91       	pop	r18
    1e26:	0f 90       	pop	r0
    1e28:	0f be       	out	0x3f, r0	; 63
    1e2a:	0f 90       	pop	r0
    1e2c:	1f 90       	pop	r1
    1e2e:	18 95       	reti

00001e30 <__vector_4>:

void __vector_4 (void) __attribute__((signal));		//Timer2 CTC
void __vector_4 (void)
{
    1e30:	1f 92       	push	r1
    1e32:	0f 92       	push	r0
    1e34:	0f b6       	in	r0, 0x3f	; 63
    1e36:	0f 92       	push	r0
    1e38:	11 24       	eor	r1, r1
    1e3a:	2f 93       	push	r18
    1e3c:	3f 93       	push	r19
    1e3e:	4f 93       	push	r20
    1e40:	5f 93       	push	r21
    1e42:	6f 93       	push	r22
    1e44:	7f 93       	push	r23
    1e46:	8f 93       	push	r24
    1e48:	9f 93       	push	r25
    1e4a:	af 93       	push	r26
    1e4c:	bf 93       	push	r27
    1e4e:	ef 93       	push	r30
    1e50:	ff 93       	push	r31
    1e52:	df 93       	push	r29
    1e54:	cf 93       	push	r28
    1e56:	cd b7       	in	r28, 0x3d	; 61
    1e58:	de b7       	in	r29, 0x3e	; 62

	Timer_VidCallBack_ISR_Funtion[TMR2_CTC]();
    1e5a:	e0 91 a0 01 	lds	r30, 0x01A0
    1e5e:	f0 91 a1 01 	lds	r31, 0x01A1
    1e62:	09 95       	icall

}
    1e64:	cf 91       	pop	r28
    1e66:	df 91       	pop	r29
    1e68:	ff 91       	pop	r31
    1e6a:	ef 91       	pop	r30
    1e6c:	bf 91       	pop	r27
    1e6e:	af 91       	pop	r26
    1e70:	9f 91       	pop	r25
    1e72:	8f 91       	pop	r24
    1e74:	7f 91       	pop	r23
    1e76:	6f 91       	pop	r22
    1e78:	5f 91       	pop	r21
    1e7a:	4f 91       	pop	r20
    1e7c:	3f 91       	pop	r19
    1e7e:	2f 91       	pop	r18
    1e80:	0f 90       	pop	r0
    1e82:	0f be       	out	0x3f, r0	; 63
    1e84:	0f 90       	pop	r0
    1e86:	1f 90       	pop	r1
    1e88:	18 95       	reti

00001e8a <PORT_VoidInit>:
#include "PORT_Interface.h"
#include "PORT_REG.h"
#include "PORT_private.h"

void PORT_VoidInit()
{
    1e8a:	df 93       	push	r29
    1e8c:	cf 93       	push	r28
    1e8e:	cd b7       	in	r28, 0x3d	; 61
    1e90:	de b7       	in	r29, 0x3e	; 62
DDRA_REG=PORTA_DIR;
    1e92:	ea e3       	ldi	r30, 0x3A	; 58
    1e94:	f0 e0       	ldi	r31, 0x00	; 0
    1e96:	81 ef       	ldi	r24, 0xF1	; 241
    1e98:	80 83       	st	Z, r24
DDRB_REG=PORTB_DIR;
    1e9a:	e7 e3       	ldi	r30, 0x37	; 55
    1e9c:	f0 e0       	ldi	r31, 0x00	; 0
    1e9e:	8f ef       	ldi	r24, 0xFF	; 255
    1ea0:	80 83       	st	Z, r24
DDRC_REG=PORTC_DIR;
    1ea2:	e4 e3       	ldi	r30, 0x34	; 52
    1ea4:	f0 e0       	ldi	r31, 0x00	; 0
    1ea6:	8f ef       	ldi	r24, 0xFF	; 255
    1ea8:	80 83       	st	Z, r24
DDRD_REG=PORTD_DIR;
    1eaa:	e1 e3       	ldi	r30, 0x31	; 49
    1eac:	f0 e0       	ldi	r31, 0x00	; 0
    1eae:	8e ef       	ldi	r24, 0xFE	; 254
    1eb0:	80 83       	st	Z, r24

PORTA_REG_INITIAL=PORTA_INITIAL_VALUE;
    1eb2:	eb e3       	ldi	r30, 0x3B	; 59
    1eb4:	f0 e0       	ldi	r31, 0x00	; 0
    1eb6:	10 82       	st	Z, r1
PORTB_REG_INITIAL=PORTB_INITIAL_VALUE;
    1eb8:	e8 e3       	ldi	r30, 0x38	; 56
    1eba:	f0 e0       	ldi	r31, 0x00	; 0
    1ebc:	10 82       	st	Z, r1
PORTC_REG_INITIAL=PORTC_INITIAL_VALUE;
    1ebe:	e5 e3       	ldi	r30, 0x35	; 53
    1ec0:	f0 e0       	ldi	r31, 0x00	; 0
    1ec2:	10 82       	st	Z, r1
PORTD_REG_INITIAL=PORTD_INITIAL_VALUE;
    1ec4:	e2 e3       	ldi	r30, 0x32	; 50
    1ec6:	f0 e0       	ldi	r31, 0x00	; 0
    1ec8:	8c e0       	ldi	r24, 0x0C	; 12
    1eca:	80 83       	st	Z, r24

}
    1ecc:	cf 91       	pop	r28
    1ece:	df 91       	pop	r29
    1ed0:	08 95       	ret

00001ed2 <EXTI_VidEnableOrDisableGIE>:
#include "GIE_REG.h"
#include "GIE_Interface.h"


void EXTI_VidEnableOrDisableGIE(u8 Copy_u8EN_DIS)
{
    1ed2:	df 93       	push	r29
    1ed4:	cf 93       	push	r28
    1ed6:	0f 92       	push	r0
    1ed8:	cd b7       	in	r28, 0x3d	; 61
    1eda:	de b7       	in	r29, 0x3e	; 62
    1edc:	89 83       	std	Y+1, r24	; 0x01
	if (Copy_u8EN_DIS==ENABLE)
    1ede:	89 81       	ldd	r24, Y+1	; 0x01
    1ee0:	81 30       	cpi	r24, 0x01	; 1
    1ee2:	41 f4       	brne	.+16     	; 0x1ef4 <EXTI_VidEnableOrDisableGIE+0x22>
		{
			SET_BIT(SREG_REG,SREG_I_BIT);
    1ee4:	af e5       	ldi	r26, 0x5F	; 95
    1ee6:	b0 e0       	ldi	r27, 0x00	; 0
    1ee8:	ef e5       	ldi	r30, 0x5F	; 95
    1eea:	f0 e0       	ldi	r31, 0x00	; 0
    1eec:	80 81       	ld	r24, Z
    1eee:	80 68       	ori	r24, 0x80	; 128
    1ef0:	8c 93       	st	X, r24
    1ef2:	0a c0       	rjmp	.+20     	; 0x1f08 <EXTI_VidEnableOrDisableGIE+0x36>

		}
	else if( Copy_u8EN_DIS==DISABLE)
    1ef4:	89 81       	ldd	r24, Y+1	; 0x01
    1ef6:	88 23       	and	r24, r24
    1ef8:	39 f4       	brne	.+14     	; 0x1f08 <EXTI_VidEnableOrDisableGIE+0x36>
		{
		    CLR_BIT(SREG_REG,SREG_I_BIT);
    1efa:	af e5       	ldi	r26, 0x5F	; 95
    1efc:	b0 e0       	ldi	r27, 0x00	; 0
    1efe:	ef e5       	ldi	r30, 0x5F	; 95
    1f00:	f0 e0       	ldi	r31, 0x00	; 0
    1f02:	80 81       	ld	r24, Z
    1f04:	8f 77       	andi	r24, 0x7F	; 127
    1f06:	8c 93       	st	X, r24
		}
}
    1f08:	0f 90       	pop	r0
    1f0a:	cf 91       	pop	r28
    1f0c:	df 91       	pop	r29
    1f0e:	08 95       	ret

00001f10 <EXTI_u8EnableOrDisableInterruptPin_Postbuild>:
//const void *NULL=0;



u8 EXTI_u8EnableOrDisableInterruptPin_Postbuild(u8 Copy_u8INTNum,u8 Copy_u8EN_DIS)
{
    1f10:	df 93       	push	r29
    1f12:	cf 93       	push	r28
    1f14:	cd b7       	in	r28, 0x3d	; 61
    1f16:	de b7       	in	r29, 0x3e	; 62
    1f18:	27 97       	sbiw	r28, 0x07	; 7
    1f1a:	0f b6       	in	r0, 0x3f	; 63
    1f1c:	f8 94       	cli
    1f1e:	de bf       	out	0x3e, r29	; 62
    1f20:	0f be       	out	0x3f, r0	; 63
    1f22:	cd bf       	out	0x3d, r28	; 61
    1f24:	8a 83       	std	Y+2, r24	; 0x02
    1f26:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8Status=RT_OK;
    1f28:	19 82       	std	Y+1, r1	; 0x01
if (Copy_u8EN_DIS==ENABLE)
    1f2a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f2c:	81 30       	cpi	r24, 0x01	; 1
    1f2e:	a9 f5       	brne	.+106    	; 0x1f9a <EXTI_u8EnableOrDisableInterruptPin_Postbuild+0x8a>
	{
		SET_BIT(SREG_REG,SREG_I_BIT);
    1f30:	af e5       	ldi	r26, 0x5F	; 95
    1f32:	b0 e0       	ldi	r27, 0x00	; 0
    1f34:	ef e5       	ldi	r30, 0x5F	; 95
    1f36:	f0 e0       	ldi	r31, 0x00	; 0
    1f38:	80 81       	ld	r24, Z
    1f3a:	80 68       	ori	r24, 0x80	; 128
    1f3c:	8c 93       	st	X, r24
		switch(Copy_u8INTNum)
    1f3e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f40:	28 2f       	mov	r18, r24
    1f42:	30 e0       	ldi	r19, 0x00	; 0
    1f44:	3f 83       	std	Y+7, r19	; 0x07
    1f46:	2e 83       	std	Y+6, r18	; 0x06
    1f48:	8e 81       	ldd	r24, Y+6	; 0x06
    1f4a:	9f 81       	ldd	r25, Y+7	; 0x07
    1f4c:	81 30       	cpi	r24, 0x01	; 1
    1f4e:	91 05       	cpc	r25, r1
    1f50:	89 f0       	breq	.+34     	; 0x1f74 <EXTI_u8EnableOrDisableInterruptPin_Postbuild+0x64>
    1f52:	2e 81       	ldd	r18, Y+6	; 0x06
    1f54:	3f 81       	ldd	r19, Y+7	; 0x07
    1f56:	22 30       	cpi	r18, 0x02	; 2
    1f58:	31 05       	cpc	r19, r1
    1f5a:	a1 f0       	breq	.+40     	; 0x1f84 <EXTI_u8EnableOrDisableInterruptPin_Postbuild+0x74>
    1f5c:	8e 81       	ldd	r24, Y+6	; 0x06
    1f5e:	9f 81       	ldd	r25, Y+7	; 0x07
    1f60:	00 97       	sbiw	r24, 0x00	; 0
    1f62:	c1 f4       	brne	.+48     	; 0x1f94 <EXTI_u8EnableOrDisableInterruptPin_Postbuild+0x84>
		{
		case INT0:{SET_BIT(GICR_REG,GICR_INT0); break;}
    1f64:	ab e5       	ldi	r26, 0x5B	; 91
    1f66:	b0 e0       	ldi	r27, 0x00	; 0
    1f68:	eb e5       	ldi	r30, 0x5B	; 91
    1f6a:	f0 e0       	ldi	r31, 0x00	; 0
    1f6c:	80 81       	ld	r24, Z
    1f6e:	80 64       	ori	r24, 0x40	; 64
    1f70:	8c 93       	st	X, r24
    1f72:	46 c0       	rjmp	.+140    	; 0x2000 <EXTI_u8EnableOrDisableInterruptPin_Postbuild+0xf0>
		case INT1:{SET_BIT(GICR_REG,GICR_INT1); break;}
    1f74:	ab e5       	ldi	r26, 0x5B	; 91
    1f76:	b0 e0       	ldi	r27, 0x00	; 0
    1f78:	eb e5       	ldi	r30, 0x5B	; 91
    1f7a:	f0 e0       	ldi	r31, 0x00	; 0
    1f7c:	80 81       	ld	r24, Z
    1f7e:	80 68       	ori	r24, 0x80	; 128
    1f80:	8c 93       	st	X, r24
    1f82:	3e c0       	rjmp	.+124    	; 0x2000 <EXTI_u8EnableOrDisableInterruptPin_Postbuild+0xf0>
		case INT2:{SET_BIT(GICR_REG,GICR_INT2); break;}
    1f84:	ab e5       	ldi	r26, 0x5B	; 91
    1f86:	b0 e0       	ldi	r27, 0x00	; 0
    1f88:	eb e5       	ldi	r30, 0x5B	; 91
    1f8a:	f0 e0       	ldi	r31, 0x00	; 0
    1f8c:	80 81       	ld	r24, Z
    1f8e:	80 62       	ori	r24, 0x20	; 32
    1f90:	8c 93       	st	X, r24
    1f92:	36 c0       	rjmp	.+108    	; 0x2000 <EXTI_u8EnableOrDisableInterruptPin_Postbuild+0xf0>
		default:{Local_u8Status=RT_NOK;}
    1f94:	81 e0       	ldi	r24, 0x01	; 1
    1f96:	89 83       	std	Y+1, r24	; 0x01
    1f98:	33 c0       	rjmp	.+102    	; 0x2000 <EXTI_u8EnableOrDisableInterruptPin_Postbuild+0xf0>
		}
	}
else if( Copy_u8EN_DIS==DISABLE)
    1f9a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f9c:	88 23       	and	r24, r24
    1f9e:	71 f5       	brne	.+92     	; 0x1ffc <EXTI_u8EnableOrDisableInterruptPin_Postbuild+0xec>
	{
		switch(Copy_u8INTNum)
    1fa0:	8a 81       	ldd	r24, Y+2	; 0x02
    1fa2:	28 2f       	mov	r18, r24
    1fa4:	30 e0       	ldi	r19, 0x00	; 0
    1fa6:	3d 83       	std	Y+5, r19	; 0x05
    1fa8:	2c 83       	std	Y+4, r18	; 0x04
    1faa:	8c 81       	ldd	r24, Y+4	; 0x04
    1fac:	9d 81       	ldd	r25, Y+5	; 0x05
    1fae:	81 30       	cpi	r24, 0x01	; 1
    1fb0:	91 05       	cpc	r25, r1
    1fb2:	89 f0       	breq	.+34     	; 0x1fd6 <EXTI_u8EnableOrDisableInterruptPin_Postbuild+0xc6>
    1fb4:	2c 81       	ldd	r18, Y+4	; 0x04
    1fb6:	3d 81       	ldd	r19, Y+5	; 0x05
    1fb8:	22 30       	cpi	r18, 0x02	; 2
    1fba:	31 05       	cpc	r19, r1
    1fbc:	a1 f0       	breq	.+40     	; 0x1fe6 <EXTI_u8EnableOrDisableInterruptPin_Postbuild+0xd6>
    1fbe:	8c 81       	ldd	r24, Y+4	; 0x04
    1fc0:	9d 81       	ldd	r25, Y+5	; 0x05
    1fc2:	00 97       	sbiw	r24, 0x00	; 0
    1fc4:	c1 f4       	brne	.+48     	; 0x1ff6 <EXTI_u8EnableOrDisableInterruptPin_Postbuild+0xe6>
		{
		case INT0:{CLR_BIT(GICR_REG,GICR_INT0); break;}
    1fc6:	ab e5       	ldi	r26, 0x5B	; 91
    1fc8:	b0 e0       	ldi	r27, 0x00	; 0
    1fca:	eb e5       	ldi	r30, 0x5B	; 91
    1fcc:	f0 e0       	ldi	r31, 0x00	; 0
    1fce:	80 81       	ld	r24, Z
    1fd0:	8f 7b       	andi	r24, 0xBF	; 191
    1fd2:	8c 93       	st	X, r24
    1fd4:	15 c0       	rjmp	.+42     	; 0x2000 <EXTI_u8EnableOrDisableInterruptPin_Postbuild+0xf0>
		case INT1:{CLR_BIT(GICR_REG,GICR_INT1); break;}
    1fd6:	ab e5       	ldi	r26, 0x5B	; 91
    1fd8:	b0 e0       	ldi	r27, 0x00	; 0
    1fda:	eb e5       	ldi	r30, 0x5B	; 91
    1fdc:	f0 e0       	ldi	r31, 0x00	; 0
    1fde:	80 81       	ld	r24, Z
    1fe0:	8f 77       	andi	r24, 0x7F	; 127
    1fe2:	8c 93       	st	X, r24
    1fe4:	0d c0       	rjmp	.+26     	; 0x2000 <EXTI_u8EnableOrDisableInterruptPin_Postbuild+0xf0>
		case INT2:{CLR_BIT(GICR_REG,GICR_INT2); break;}
    1fe6:	ab e5       	ldi	r26, 0x5B	; 91
    1fe8:	b0 e0       	ldi	r27, 0x00	; 0
    1fea:	eb e5       	ldi	r30, 0x5B	; 91
    1fec:	f0 e0       	ldi	r31, 0x00	; 0
    1fee:	80 81       	ld	r24, Z
    1ff0:	8f 7d       	andi	r24, 0xDF	; 223
    1ff2:	8c 93       	st	X, r24
    1ff4:	05 c0       	rjmp	.+10     	; 0x2000 <EXTI_u8EnableOrDisableInterruptPin_Postbuild+0xf0>
		default:{Local_u8Status=RT_NOK;}
    1ff6:	81 e0       	ldi	r24, 0x01	; 1
    1ff8:	89 83       	std	Y+1, r24	; 0x01
    1ffa:	02 c0       	rjmp	.+4      	; 0x2000 <EXTI_u8EnableOrDisableInterruptPin_Postbuild+0xf0>
		}
	}
else
	{
	  Local_u8Status=RT_NOK;
    1ffc:	81 e0       	ldi	r24, 0x01	; 1
    1ffe:	89 83       	std	Y+1, r24	; 0x01
	}
return Local_u8Status;
    2000:	89 81       	ldd	r24, Y+1	; 0x01

}
    2002:	27 96       	adiw	r28, 0x07	; 7
    2004:	0f b6       	in	r0, 0x3f	; 63
    2006:	f8 94       	cli
    2008:	de bf       	out	0x3e, r29	; 62
    200a:	0f be       	out	0x3f, r0	; 63
    200c:	cd bf       	out	0x3d, r28	; 61
    200e:	cf 91       	pop	r28
    2010:	df 91       	pop	r29
    2012:	08 95       	ret

00002014 <EXTI_voidEnableOrDisableInterruptPin_Prebuild>:

void EXTI_voidEnableOrDisableInterruptPin_Prebuild()
{
    2014:	df 93       	push	r29
    2016:	cf 93       	push	r28
    2018:	cd b7       	in	r28, 0x3d	; 61
    201a:	de b7       	in	r29, 0x3e	; 62
		SET_BIT(GICR_REG,GICR_INT0);

	}
#elif( INT0_INITAIL_STATE==DISABLE)
	{
		CLR_BIT(GICR_REG,GICR_INT0);
    201c:	ab e5       	ldi	r26, 0x5B	; 91
    201e:	b0 e0       	ldi	r27, 0x00	; 0
    2020:	eb e5       	ldi	r30, 0x5B	; 91
    2022:	f0 e0       	ldi	r31, 0x00	; 0
    2024:	80 81       	ld	r24, Z
    2026:	8f 7b       	andi	r24, 0xBF	; 191
    2028:	8c 93       	st	X, r24
		SET_BIT(GICR_REG,GICR_INT1);

	}
#elif( INT1_INITAIL_STATE==DISABLE)
	{
		CLR_BIT(GICR_REG,GICR_INT1);
    202a:	ab e5       	ldi	r26, 0x5B	; 91
    202c:	b0 e0       	ldi	r27, 0x00	; 0
    202e:	eb e5       	ldi	r30, 0x5B	; 91
    2030:	f0 e0       	ldi	r31, 0x00	; 0
    2032:	80 81       	ld	r24, Z
    2034:	8f 77       	andi	r24, 0x7F	; 127
    2036:	8c 93       	st	X, r24
		SET_BIT(GICR_REG,GICR_INT2);

	}
#elif( INT0_INITAIL_STATE==DISABLE)
	{
		CLR_BIT(GICR_REG,GICR_INT2);
    2038:	ab e5       	ldi	r26, 0x5B	; 91
    203a:	b0 e0       	ldi	r27, 0x00	; 0
    203c:	eb e5       	ldi	r30, 0x5B	; 91
    203e:	f0 e0       	ldi	r31, 0x00	; 0
    2040:	80 81       	ld	r24, Z
    2042:	8f 7d       	andi	r24, 0xDF	; 223
    2044:	8c 93       	st	X, r24
	}
#endif


}
    2046:	cf 91       	pop	r28
    2048:	df 91       	pop	r29
    204a:	08 95       	ret

0000204c <EXTI_u8ControlSense_Postbuild>:

u8 EXTI_u8ControlSense_Postbuild(u8 Copy_u8INTNum,u8 Copy_u8Sense)
{
    204c:	df 93       	push	r29
    204e:	cf 93       	push	r28
    2050:	cd b7       	in	r28, 0x3d	; 61
    2052:	de b7       	in	r29, 0x3e	; 62
    2054:	2d 97       	sbiw	r28, 0x0d	; 13
    2056:	0f b6       	in	r0, 0x3f	; 63
    2058:	f8 94       	cli
    205a:	de bf       	out	0x3e, r29	; 62
    205c:	0f be       	out	0x3f, r0	; 63
    205e:	cd bf       	out	0x3d, r28	; 61
    2060:	8a 83       	std	Y+2, r24	; 0x02
    2062:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8Status=RT_OK;
    2064:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8Sense)
    2066:	8b 81       	ldd	r24, Y+3	; 0x03
    2068:	28 2f       	mov	r18, r24
    206a:	30 e0       	ldi	r19, 0x00	; 0
    206c:	3d 87       	std	Y+13, r19	; 0x0d
    206e:	2c 87       	std	Y+12, r18	; 0x0c
    2070:	8c 85       	ldd	r24, Y+12	; 0x0c
    2072:	9d 85       	ldd	r25, Y+13	; 0x0d
    2074:	81 30       	cpi	r24, 0x01	; 1
    2076:	91 05       	cpc	r25, r1
    2078:	b9 f1       	breq	.+110    	; 0x20e8 <EXTI_u8ControlSense_Postbuild+0x9c>
    207a:	2c 85       	ldd	r18, Y+12	; 0x0c
    207c:	3d 85       	ldd	r19, Y+13	; 0x0d
    207e:	22 30       	cpi	r18, 0x02	; 2
    2080:	31 05       	cpc	r19, r1
    2082:	2c f4       	brge	.+10     	; 0x208e <EXTI_u8ControlSense_Postbuild+0x42>
    2084:	8c 85       	ldd	r24, Y+12	; 0x0c
    2086:	9d 85       	ldd	r25, Y+13	; 0x0d
    2088:	00 97       	sbiw	r24, 0x00	; 0
    208a:	71 f0       	breq	.+28     	; 0x20a8 <EXTI_u8ControlSense_Postbuild+0x5c>
    208c:	ab c0       	rjmp	.+342    	; 0x21e4 <EXTI_u8ControlSense_Postbuild+0x198>
    208e:	2c 85       	ldd	r18, Y+12	; 0x0c
    2090:	3d 85       	ldd	r19, Y+13	; 0x0d
    2092:	22 30       	cpi	r18, 0x02	; 2
    2094:	31 05       	cpc	r19, r1
    2096:	09 f4       	brne	.+2      	; 0x209a <EXTI_u8ControlSense_Postbuild+0x4e>
    2098:	49 c0       	rjmp	.+146    	; 0x212c <EXTI_u8ControlSense_Postbuild+0xe0>
    209a:	8c 85       	ldd	r24, Y+12	; 0x0c
    209c:	9d 85       	ldd	r25, Y+13	; 0x0d
    209e:	83 30       	cpi	r24, 0x03	; 3
    20a0:	91 05       	cpc	r25, r1
    20a2:	09 f4       	brne	.+2      	; 0x20a6 <EXTI_u8ControlSense_Postbuild+0x5a>
    20a4:	71 c0       	rjmp	.+226    	; 0x2188 <EXTI_u8ControlSense_Postbuild+0x13c>
    20a6:	9e c0       	rjmp	.+316    	; 0x21e4 <EXTI_u8ControlSense_Postbuild+0x198>
	{
		case LOW_LEVEL:
		{
			switch(Copy_u8INTNum)
    20a8:	8a 81       	ldd	r24, Y+2	; 0x02
    20aa:	28 2f       	mov	r18, r24
    20ac:	30 e0       	ldi	r19, 0x00	; 0
    20ae:	3b 87       	std	Y+11, r19	; 0x0b
    20b0:	2a 87       	std	Y+10, r18	; 0x0a
    20b2:	8a 85       	ldd	r24, Y+10	; 0x0a
    20b4:	9b 85       	ldd	r25, Y+11	; 0x0b
    20b6:	00 97       	sbiw	r24, 0x00	; 0
    20b8:	31 f0       	breq	.+12     	; 0x20c6 <EXTI_u8ControlSense_Postbuild+0x7a>
    20ba:	2a 85       	ldd	r18, Y+10	; 0x0a
    20bc:	3b 85       	ldd	r19, Y+11	; 0x0b
    20be:	21 30       	cpi	r18, 0x01	; 1
    20c0:	31 05       	cpc	r19, r1
    20c2:	41 f0       	breq	.+16     	; 0x20d4 <EXTI_u8ControlSense_Postbuild+0x88>
    20c4:	0e c0       	rjmp	.+28     	; 0x20e2 <EXTI_u8ControlSense_Postbuild+0x96>
				{
				case INT0:{MCUCR_REG|=(LOW_LEVEL_INT01<<MCUCR_ISC01_ISC00_SELECT); break;}
    20c6:	e5 e5       	ldi	r30, 0x55	; 85
    20c8:	f0 e0       	ldi	r31, 0x00	; 0
    20ca:	a5 e5       	ldi	r26, 0x55	; 85
    20cc:	b0 e0       	ldi	r27, 0x00	; 0
    20ce:	8c 91       	ld	r24, X
    20d0:	80 83       	st	Z, r24
    20d2:	8a c0       	rjmp	.+276    	; 0x21e8 <EXTI_u8ControlSense_Postbuild+0x19c>
				case INT1:{MCUCR_REG|=(LOW_LEVEL_INT01<<MCUCR_ISC11_ISC10_SELECT); break;}
    20d4:	e5 e5       	ldi	r30, 0x55	; 85
    20d6:	f0 e0       	ldi	r31, 0x00	; 0
    20d8:	a5 e5       	ldi	r26, 0x55	; 85
    20da:	b0 e0       	ldi	r27, 0x00	; 0
    20dc:	8c 91       	ld	r24, X
    20de:	80 83       	st	Z, r24
    20e0:	83 c0       	rjmp	.+262    	; 0x21e8 <EXTI_u8ControlSense_Postbuild+0x19c>
				default:{Local_u8Status=RT_NOK;}
    20e2:	81 e0       	ldi	r24, 0x01	; 1
    20e4:	89 83       	std	Y+1, r24	; 0x01
    20e6:	80 c0       	rjmp	.+256    	; 0x21e8 <EXTI_u8ControlSense_Postbuild+0x19c>
				}
		break;
		}
		case LOGICAL_CHANGE:
		{
			switch(Copy_u8INTNum)
    20e8:	8a 81       	ldd	r24, Y+2	; 0x02
    20ea:	28 2f       	mov	r18, r24
    20ec:	30 e0       	ldi	r19, 0x00	; 0
    20ee:	39 87       	std	Y+9, r19	; 0x09
    20f0:	28 87       	std	Y+8, r18	; 0x08
    20f2:	88 85       	ldd	r24, Y+8	; 0x08
    20f4:	99 85       	ldd	r25, Y+9	; 0x09
    20f6:	00 97       	sbiw	r24, 0x00	; 0
    20f8:	31 f0       	breq	.+12     	; 0x2106 <EXTI_u8ControlSense_Postbuild+0xba>
    20fa:	28 85       	ldd	r18, Y+8	; 0x08
    20fc:	39 85       	ldd	r19, Y+9	; 0x09
    20fe:	21 30       	cpi	r18, 0x01	; 1
    2100:	31 05       	cpc	r19, r1
    2102:	49 f0       	breq	.+18     	; 0x2116 <EXTI_u8ControlSense_Postbuild+0xca>
    2104:	10 c0       	rjmp	.+32     	; 0x2126 <EXTI_u8ControlSense_Postbuild+0xda>
				{
				case INT0:{MCUCR_REG|=(LOGICAL_CHANGE_INT01<<MCUCR_ISC01_ISC00_SELECT); break;}
    2106:	a5 e5       	ldi	r26, 0x55	; 85
    2108:	b0 e0       	ldi	r27, 0x00	; 0
    210a:	e5 e5       	ldi	r30, 0x55	; 85
    210c:	f0 e0       	ldi	r31, 0x00	; 0
    210e:	80 81       	ld	r24, Z
    2110:	81 60       	ori	r24, 0x01	; 1
    2112:	8c 93       	st	X, r24
    2114:	69 c0       	rjmp	.+210    	; 0x21e8 <EXTI_u8ControlSense_Postbuild+0x19c>
				case INT1:{MCUCR_REG|=(LOGICAL_CHANGE_INT01<<MCUCR_ISC11_ISC10_SELECT); break;}
    2116:	a5 e5       	ldi	r26, 0x55	; 85
    2118:	b0 e0       	ldi	r27, 0x00	; 0
    211a:	e5 e5       	ldi	r30, 0x55	; 85
    211c:	f0 e0       	ldi	r31, 0x00	; 0
    211e:	80 81       	ld	r24, Z
    2120:	84 60       	ori	r24, 0x04	; 4
    2122:	8c 93       	st	X, r24
    2124:	61 c0       	rjmp	.+194    	; 0x21e8 <EXTI_u8ControlSense_Postbuild+0x19c>
				default:{Local_u8Status=RT_NOK;}
    2126:	81 e0       	ldi	r24, 0x01	; 1
    2128:	89 83       	std	Y+1, r24	; 0x01
    212a:	5e c0       	rjmp	.+188    	; 0x21e8 <EXTI_u8ControlSense_Postbuild+0x19c>
				}
			break;
		}
		case FALLING_EDGE:
		{
			switch(Copy_u8INTNum)
    212c:	8a 81       	ldd	r24, Y+2	; 0x02
    212e:	28 2f       	mov	r18, r24
    2130:	30 e0       	ldi	r19, 0x00	; 0
    2132:	3f 83       	std	Y+7, r19	; 0x07
    2134:	2e 83       	std	Y+6, r18	; 0x06
    2136:	8e 81       	ldd	r24, Y+6	; 0x06
    2138:	9f 81       	ldd	r25, Y+7	; 0x07
    213a:	81 30       	cpi	r24, 0x01	; 1
    213c:	91 05       	cpc	r25, r1
    213e:	89 f0       	breq	.+34     	; 0x2162 <EXTI_u8ControlSense_Postbuild+0x116>
    2140:	2e 81       	ldd	r18, Y+6	; 0x06
    2142:	3f 81       	ldd	r19, Y+7	; 0x07
    2144:	22 30       	cpi	r18, 0x02	; 2
    2146:	31 05       	cpc	r19, r1
    2148:	a1 f0       	breq	.+40     	; 0x2172 <EXTI_u8ControlSense_Postbuild+0x126>
    214a:	8e 81       	ldd	r24, Y+6	; 0x06
    214c:	9f 81       	ldd	r25, Y+7	; 0x07
    214e:	00 97       	sbiw	r24, 0x00	; 0
    2150:	c1 f4       	brne	.+48     	; 0x2182 <EXTI_u8ControlSense_Postbuild+0x136>
				{
				case INT0:{MCUCR_REG|=(FALLING_EDGE_INT01<<MCUCR_ISC01_ISC00_SELECT); break;}
    2152:	a5 e5       	ldi	r26, 0x55	; 85
    2154:	b0 e0       	ldi	r27, 0x00	; 0
    2156:	e5 e5       	ldi	r30, 0x55	; 85
    2158:	f0 e0       	ldi	r31, 0x00	; 0
    215a:	80 81       	ld	r24, Z
    215c:	82 60       	ori	r24, 0x02	; 2
    215e:	8c 93       	st	X, r24
    2160:	43 c0       	rjmp	.+134    	; 0x21e8 <EXTI_u8ControlSense_Postbuild+0x19c>
				case INT1:{MCUCR_REG|=(FALLING_EDGE_INT01<<MCUCR_ISC11_ISC10_SELECT); break;}
    2162:	a5 e5       	ldi	r26, 0x55	; 85
    2164:	b0 e0       	ldi	r27, 0x00	; 0
    2166:	e5 e5       	ldi	r30, 0x55	; 85
    2168:	f0 e0       	ldi	r31, 0x00	; 0
    216a:	80 81       	ld	r24, Z
    216c:	88 60       	ori	r24, 0x08	; 8
    216e:	8c 93       	st	X, r24
    2170:	3b c0       	rjmp	.+118    	; 0x21e8 <EXTI_u8ControlSense_Postbuild+0x19c>
				case INT2:{CLR_BIT(MCUCSR_REG,MCUCSR_ISC2_BIT); break;}
    2172:	a4 e5       	ldi	r26, 0x54	; 84
    2174:	b0 e0       	ldi	r27, 0x00	; 0
    2176:	e4 e5       	ldi	r30, 0x54	; 84
    2178:	f0 e0       	ldi	r31, 0x00	; 0
    217a:	80 81       	ld	r24, Z
    217c:	8f 7b       	andi	r24, 0xBF	; 191
    217e:	8c 93       	st	X, r24
    2180:	33 c0       	rjmp	.+102    	; 0x21e8 <EXTI_u8ControlSense_Postbuild+0x19c>
				default:{Local_u8Status=RT_NOK;}
    2182:	81 e0       	ldi	r24, 0x01	; 1
    2184:	89 83       	std	Y+1, r24	; 0x01
    2186:	30 c0       	rjmp	.+96     	; 0x21e8 <EXTI_u8ControlSense_Postbuild+0x19c>
				}
			break;
		}
		case RISING_EDGE:
		{
			switch(Copy_u8INTNum)
    2188:	8a 81       	ldd	r24, Y+2	; 0x02
    218a:	28 2f       	mov	r18, r24
    218c:	30 e0       	ldi	r19, 0x00	; 0
    218e:	3d 83       	std	Y+5, r19	; 0x05
    2190:	2c 83       	std	Y+4, r18	; 0x04
    2192:	8c 81       	ldd	r24, Y+4	; 0x04
    2194:	9d 81       	ldd	r25, Y+5	; 0x05
    2196:	81 30       	cpi	r24, 0x01	; 1
    2198:	91 05       	cpc	r25, r1
    219a:	89 f0       	breq	.+34     	; 0x21be <EXTI_u8ControlSense_Postbuild+0x172>
    219c:	2c 81       	ldd	r18, Y+4	; 0x04
    219e:	3d 81       	ldd	r19, Y+5	; 0x05
    21a0:	22 30       	cpi	r18, 0x02	; 2
    21a2:	31 05       	cpc	r19, r1
    21a4:	a1 f0       	breq	.+40     	; 0x21ce <EXTI_u8ControlSense_Postbuild+0x182>
    21a6:	8c 81       	ldd	r24, Y+4	; 0x04
    21a8:	9d 81       	ldd	r25, Y+5	; 0x05
    21aa:	00 97       	sbiw	r24, 0x00	; 0
    21ac:	c1 f4       	brne	.+48     	; 0x21de <EXTI_u8ControlSense_Postbuild+0x192>
				{
				case INT0:{MCUCR_REG|=(RISING_EDGE_INT01<<MCUCR_ISC01_ISC00_SELECT); break;}
    21ae:	a5 e5       	ldi	r26, 0x55	; 85
    21b0:	b0 e0       	ldi	r27, 0x00	; 0
    21b2:	e5 e5       	ldi	r30, 0x55	; 85
    21b4:	f0 e0       	ldi	r31, 0x00	; 0
    21b6:	80 81       	ld	r24, Z
    21b8:	83 60       	ori	r24, 0x03	; 3
    21ba:	8c 93       	st	X, r24
    21bc:	15 c0       	rjmp	.+42     	; 0x21e8 <EXTI_u8ControlSense_Postbuild+0x19c>
				case INT1:{MCUCR_REG|=(RISING_EDGE_INT01<<MCUCR_ISC11_ISC10_SELECT); break;}
    21be:	a5 e5       	ldi	r26, 0x55	; 85
    21c0:	b0 e0       	ldi	r27, 0x00	; 0
    21c2:	e5 e5       	ldi	r30, 0x55	; 85
    21c4:	f0 e0       	ldi	r31, 0x00	; 0
    21c6:	80 81       	ld	r24, Z
    21c8:	8c 60       	ori	r24, 0x0C	; 12
    21ca:	8c 93       	st	X, r24
    21cc:	0d c0       	rjmp	.+26     	; 0x21e8 <EXTI_u8ControlSense_Postbuild+0x19c>
				case INT2:{SET_BIT(MCUCSR_REG,MCUCSR_ISC2_BIT); break;}
    21ce:	a4 e5       	ldi	r26, 0x54	; 84
    21d0:	b0 e0       	ldi	r27, 0x00	; 0
    21d2:	e4 e5       	ldi	r30, 0x54	; 84
    21d4:	f0 e0       	ldi	r31, 0x00	; 0
    21d6:	80 81       	ld	r24, Z
    21d8:	80 64       	ori	r24, 0x40	; 64
    21da:	8c 93       	st	X, r24
    21dc:	05 c0       	rjmp	.+10     	; 0x21e8 <EXTI_u8ControlSense_Postbuild+0x19c>
				default:{Local_u8Status=RT_NOK;}
    21de:	81 e0       	ldi	r24, 0x01	; 1
    21e0:	89 83       	std	Y+1, r24	; 0x01
    21e2:	02 c0       	rjmp	.+4      	; 0x21e8 <EXTI_u8ControlSense_Postbuild+0x19c>
				}
			break;
		}
		default:{Local_u8Status=RT_NOK;}
    21e4:	81 e0       	ldi	r24, 0x01	; 1
    21e6:	89 83       	std	Y+1, r24	; 0x01

	}
	return Local_u8Status;
    21e8:	89 81       	ldd	r24, Y+1	; 0x01

}
    21ea:	2d 96       	adiw	r28, 0x0d	; 13
    21ec:	0f b6       	in	r0, 0x3f	; 63
    21ee:	f8 94       	cli
    21f0:	de bf       	out	0x3e, r29	; 62
    21f2:	0f be       	out	0x3f, r0	; 63
    21f4:	cd bf       	out	0x3d, r28	; 61
    21f6:	cf 91       	pop	r28
    21f8:	df 91       	pop	r29
    21fa:	08 95       	ret

000021fc <EXTI_VidControlSense_Prebuild>:

void EXTI_VidControlSense_Prebuild(void)
{
    21fc:	df 93       	push	r29
    21fe:	cf 93       	push	r28
    2200:	cd b7       	in	r28, 0x3d	; 61
    2202:	de b7       	in	r29, 0x3e	; 62
	{
		MCUCR_REG|=(RISING_EDGE_INT01<<MCUCR_ISC01_ISC00_SELECT);
	}
#elif INT0_SENSE==LOW_LEVEL_INT01
	{
		MCUCR_REG|=(LOW_LEVEL_INT01<<MCUCR_ISC01_ISC00_SELECT);
    2204:	a5 e5       	ldi	r26, 0x55	; 85
    2206:	b0 e0       	ldi	r27, 0x00	; 0
    2208:	e5 e5       	ldi	r30, 0x55	; 85
    220a:	f0 e0       	ldi	r31, 0x00	; 0
    220c:	80 81       	ld	r24, Z
    220e:	8c 93       	st	X, r24
	{
		MCUCR_REG|=(RISING_EDGE_INT01<<MCUCR_ISC11_ISC10_SELECT);
	}
#elif INT1_SENSE==LOW_LEVEL_INT01
	{
		MCUCR_REG|=(LOW_LEVEL_INT01<<MCUCR_ISC11_ISC10_SELECT);
    2210:	a5 e5       	ldi	r26, 0x55	; 85
    2212:	b0 e0       	ldi	r27, 0x00	; 0
    2214:	e5 e5       	ldi	r30, 0x55	; 85
    2216:	f0 e0       	ldi	r31, 0x00	; 0
    2218:	80 81       	ld	r24, Z
    221a:	8c 93       	st	X, r24


	/*select Sense for INT2*/
#if INT2_SENSE==FALLING_EDGE_INT2
	{
		CLR_BIT(MCUCSR_REG,MCUCSR_ISC2_BIT);
    221c:	a4 e5       	ldi	r26, 0x54	; 84
    221e:	b0 e0       	ldi	r27, 0x00	; 0
    2220:	e4 e5       	ldi	r30, 0x54	; 84
    2222:	f0 e0       	ldi	r31, 0x00	; 0
    2224:	80 81       	ld	r24, Z
    2226:	8f 7b       	andi	r24, 0xBF	; 191
    2228:	8c 93       	st	X, r24
	{
		SET_BIT(MCUCSR_REG,MCUCSR_ISC2_BIT);
	}
#endif

}
    222a:	cf 91       	pop	r28
    222c:	df 91       	pop	r29
    222e:	08 95       	ret

00002230 <SendAddress_Callback>:


void (*EXTI_VidCallBack_ISR_Funtion)(void)=(void*)0;

u8 SendAddress_Callback(void (*ISR_INT0)(void))
{
    2230:	df 93       	push	r29
    2232:	cf 93       	push	r28
    2234:	00 d0       	rcall	.+0      	; 0x2236 <SendAddress_Callback+0x6>
    2236:	0f 92       	push	r0
    2238:	cd b7       	in	r28, 0x3d	; 61
    223a:	de b7       	in	r29, 0x3e	; 62
    223c:	9b 83       	std	Y+3, r25	; 0x03
    223e:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorStatus=RT_OK;
    2240:	19 82       	std	Y+1, r1	; 0x01
	if(EXTI_VidCallBack_ISR_Funtion!=0)
    2242:	80 91 a2 01 	lds	r24, 0x01A2
    2246:	90 91 a3 01 	lds	r25, 0x01A3
    224a:	00 97       	sbiw	r24, 0x00	; 0
    224c:	39 f0       	breq	.+14     	; 0x225c <SendAddress_Callback+0x2c>
	{
		EXTI_VidCallBack_ISR_Funtion=ISR_INT0;
    224e:	8a 81       	ldd	r24, Y+2	; 0x02
    2250:	9b 81       	ldd	r25, Y+3	; 0x03
    2252:	90 93 a3 01 	sts	0x01A3, r25
    2256:	80 93 a2 01 	sts	0x01A2, r24
    225a:	02 c0       	rjmp	.+4      	; 0x2260 <SendAddress_Callback+0x30>
	}
	else
	{

		Local_u8ErrorStatus=NULL_POINTER;
    225c:	82 e0       	ldi	r24, 0x02	; 2
    225e:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorStatus;
    2260:	89 81       	ldd	r24, Y+1	; 0x01

}
    2262:	0f 90       	pop	r0
    2264:	0f 90       	pop	r0
    2266:	0f 90       	pop	r0
    2268:	cf 91       	pop	r28
    226a:	df 91       	pop	r29
    226c:	08 95       	ret

0000226e <__vector_1>:
void __vector_1 (void) __attribute__((signal));
void __vector_1 (void)
{
    226e:	1f 92       	push	r1
    2270:	0f 92       	push	r0
    2272:	0f b6       	in	r0, 0x3f	; 63
    2274:	0f 92       	push	r0
    2276:	11 24       	eor	r1, r1
    2278:	2f 93       	push	r18
    227a:	3f 93       	push	r19
    227c:	4f 93       	push	r20
    227e:	5f 93       	push	r21
    2280:	6f 93       	push	r22
    2282:	7f 93       	push	r23
    2284:	8f 93       	push	r24
    2286:	9f 93       	push	r25
    2288:	af 93       	push	r26
    228a:	bf 93       	push	r27
    228c:	ef 93       	push	r30
    228e:	ff 93       	push	r31
    2290:	df 93       	push	r29
    2292:	cf 93       	push	r28
    2294:	cd b7       	in	r28, 0x3d	; 61
    2296:	de b7       	in	r29, 0x3e	; 62
	EXTI_VidCallBack_ISR_Funtion();
    2298:	e0 91 a2 01 	lds	r30, 0x01A2
    229c:	f0 91 a3 01 	lds	r31, 0x01A3
    22a0:	09 95       	icall
}
    22a2:	cf 91       	pop	r28
    22a4:	df 91       	pop	r29
    22a6:	ff 91       	pop	r31
    22a8:	ef 91       	pop	r30
    22aa:	bf 91       	pop	r27
    22ac:	af 91       	pop	r26
    22ae:	9f 91       	pop	r25
    22b0:	8f 91       	pop	r24
    22b2:	7f 91       	pop	r23
    22b4:	6f 91       	pop	r22
    22b6:	5f 91       	pop	r21
    22b8:	4f 91       	pop	r20
    22ba:	3f 91       	pop	r19
    22bc:	2f 91       	pop	r18
    22be:	0f 90       	pop	r0
    22c0:	0f be       	out	0x3f, r0	; 63
    22c2:	0f 90       	pop	r0
    22c4:	1f 90       	pop	r1
    22c6:	18 95       	reti

000022c8 <DIO_U8SetPortDir>:
#include "DIO_REG.h"
#include "DIO_Interface.h"


u8 DIO_U8SetPortDir(enum PORTS Copy_u8PortNo,u8  Copy_u8dDir)
{
    22c8:	df 93       	push	r29
    22ca:	cf 93       	push	r28
    22cc:	00 d0       	rcall	.+0      	; 0x22ce <DIO_U8SetPortDir+0x6>
    22ce:	00 d0       	rcall	.+0      	; 0x22d0 <DIO_U8SetPortDir+0x8>
    22d0:	0f 92       	push	r0
    22d2:	cd b7       	in	r28, 0x3d	; 61
    22d4:	de b7       	in	r29, 0x3e	; 62
    22d6:	8a 83       	std	Y+2, r24	; 0x02
    22d8:	6b 83       	std	Y+3, r22	; 0x03

	 u8 Local_Status=RT_OK;
    22da:	19 82       	std	Y+1, r1	; 0x01
if(Copy_u8PortNo<0||Copy_u8PortNo>3)
    22dc:	8a 81       	ldd	r24, Y+2	; 0x02
    22de:	84 30       	cpi	r24, 0x04	; 4
    22e0:	18 f0       	brcs	.+6      	; 0x22e8 <DIO_U8SetPortDir+0x20>
{
	Local_Status=RT_NOK;
    22e2:	81 e0       	ldi	r24, 0x01	; 1
    22e4:	89 83       	std	Y+1, r24	; 0x01
    22e6:	32 c0       	rjmp	.+100    	; 0x234c <DIO_U8SetPortDir+0x84>

}
else
{
	switch(Copy_u8PortNo)
    22e8:	8a 81       	ldd	r24, Y+2	; 0x02
    22ea:	28 2f       	mov	r18, r24
    22ec:	30 e0       	ldi	r19, 0x00	; 0
    22ee:	3d 83       	std	Y+5, r19	; 0x05
    22f0:	2c 83       	std	Y+4, r18	; 0x04
    22f2:	8c 81       	ldd	r24, Y+4	; 0x04
    22f4:	9d 81       	ldd	r25, Y+5	; 0x05
    22f6:	81 30       	cpi	r24, 0x01	; 1
    22f8:	91 05       	cpc	r25, r1
    22fa:	d1 f0       	breq	.+52     	; 0x2330 <DIO_U8SetPortDir+0x68>
    22fc:	2c 81       	ldd	r18, Y+4	; 0x04
    22fe:	3d 81       	ldd	r19, Y+5	; 0x05
    2300:	22 30       	cpi	r18, 0x02	; 2
    2302:	31 05       	cpc	r19, r1
    2304:	2c f4       	brge	.+10     	; 0x2310 <DIO_U8SetPortDir+0x48>
    2306:	8c 81       	ldd	r24, Y+4	; 0x04
    2308:	9d 81       	ldd	r25, Y+5	; 0x05
    230a:	00 97       	sbiw	r24, 0x00	; 0
    230c:	61 f0       	breq	.+24     	; 0x2326 <DIO_U8SetPortDir+0x5e>
    230e:	1e c0       	rjmp	.+60     	; 0x234c <DIO_U8SetPortDir+0x84>
    2310:	2c 81       	ldd	r18, Y+4	; 0x04
    2312:	3d 81       	ldd	r19, Y+5	; 0x05
    2314:	22 30       	cpi	r18, 0x02	; 2
    2316:	31 05       	cpc	r19, r1
    2318:	81 f0       	breq	.+32     	; 0x233a <DIO_U8SetPortDir+0x72>
    231a:	8c 81       	ldd	r24, Y+4	; 0x04
    231c:	9d 81       	ldd	r25, Y+5	; 0x05
    231e:	83 30       	cpi	r24, 0x03	; 3
    2320:	91 05       	cpc	r25, r1
    2322:	81 f0       	breq	.+32     	; 0x2344 <DIO_U8SetPortDir+0x7c>
    2324:	13 c0       	rjmp	.+38     	; 0x234c <DIO_U8SetPortDir+0x84>
	{
	case 0:{DDRA_REG=Copy_u8dDir; break;}
    2326:	ea e3       	ldi	r30, 0x3A	; 58
    2328:	f0 e0       	ldi	r31, 0x00	; 0
    232a:	8b 81       	ldd	r24, Y+3	; 0x03
    232c:	80 83       	st	Z, r24
    232e:	0e c0       	rjmp	.+28     	; 0x234c <DIO_U8SetPortDir+0x84>
	case 1:{DDRB_REG=Copy_u8dDir; break;}
    2330:	e7 e3       	ldi	r30, 0x37	; 55
    2332:	f0 e0       	ldi	r31, 0x00	; 0
    2334:	8b 81       	ldd	r24, Y+3	; 0x03
    2336:	80 83       	st	Z, r24
    2338:	09 c0       	rjmp	.+18     	; 0x234c <DIO_U8SetPortDir+0x84>
	case 2:{DDRC_REG=Copy_u8dDir; break;}
    233a:	e4 e3       	ldi	r30, 0x34	; 52
    233c:	f0 e0       	ldi	r31, 0x00	; 0
    233e:	8b 81       	ldd	r24, Y+3	; 0x03
    2340:	80 83       	st	Z, r24
    2342:	04 c0       	rjmp	.+8      	; 0x234c <DIO_U8SetPortDir+0x84>
	case 3:{DDRD_REG=Copy_u8dDir; break;}
    2344:	e1 e3       	ldi	r30, 0x31	; 49
    2346:	f0 e0       	ldi	r31, 0x00	; 0
    2348:	8b 81       	ldd	r24, Y+3	; 0x03
    234a:	80 83       	st	Z, r24
	}
}
return Local_Status;
    234c:	89 81       	ldd	r24, Y+1	; 0x01
}
    234e:	0f 90       	pop	r0
    2350:	0f 90       	pop	r0
    2352:	0f 90       	pop	r0
    2354:	0f 90       	pop	r0
    2356:	0f 90       	pop	r0
    2358:	cf 91       	pop	r28
    235a:	df 91       	pop	r29
    235c:	08 95       	ret

0000235e <DIO_U8SetPortVal>:

u8 DIO_U8SetPortVal(enum PORTS Copy_u8PortNo , u8 Copy_Val)
{
    235e:	df 93       	push	r29
    2360:	cf 93       	push	r28
    2362:	00 d0       	rcall	.+0      	; 0x2364 <DIO_U8SetPortVal+0x6>
    2364:	00 d0       	rcall	.+0      	; 0x2366 <DIO_U8SetPortVal+0x8>
    2366:	0f 92       	push	r0
    2368:	cd b7       	in	r28, 0x3d	; 61
    236a:	de b7       	in	r29, 0x3e	; 62
    236c:	8a 83       	std	Y+2, r24	; 0x02
    236e:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_Status=RT_OK;
    2370:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8PortNo <0||Copy_u8PortNo>3)
    2372:	8a 81       	ldd	r24, Y+2	; 0x02
    2374:	84 30       	cpi	r24, 0x04	; 4
    2376:	18 f0       	brcs	.+6      	; 0x237e <DIO_U8SetPortVal+0x20>
	{
		 Local_Status=RT_NOK;
    2378:	81 e0       	ldi	r24, 0x01	; 1
    237a:	89 83       	std	Y+1, r24	; 0x01
    237c:	32 c0       	rjmp	.+100    	; 0x23e2 <DIO_U8SetPortVal+0x84>

	}
	else
	{
		switch(Copy_u8PortNo)
    237e:	8a 81       	ldd	r24, Y+2	; 0x02
    2380:	28 2f       	mov	r18, r24
    2382:	30 e0       	ldi	r19, 0x00	; 0
    2384:	3d 83       	std	Y+5, r19	; 0x05
    2386:	2c 83       	std	Y+4, r18	; 0x04
    2388:	8c 81       	ldd	r24, Y+4	; 0x04
    238a:	9d 81       	ldd	r25, Y+5	; 0x05
    238c:	81 30       	cpi	r24, 0x01	; 1
    238e:	91 05       	cpc	r25, r1
    2390:	d1 f0       	breq	.+52     	; 0x23c6 <DIO_U8SetPortVal+0x68>
    2392:	2c 81       	ldd	r18, Y+4	; 0x04
    2394:	3d 81       	ldd	r19, Y+5	; 0x05
    2396:	22 30       	cpi	r18, 0x02	; 2
    2398:	31 05       	cpc	r19, r1
    239a:	2c f4       	brge	.+10     	; 0x23a6 <DIO_U8SetPortVal+0x48>
    239c:	8c 81       	ldd	r24, Y+4	; 0x04
    239e:	9d 81       	ldd	r25, Y+5	; 0x05
    23a0:	00 97       	sbiw	r24, 0x00	; 0
    23a2:	61 f0       	breq	.+24     	; 0x23bc <DIO_U8SetPortVal+0x5e>
    23a4:	1e c0       	rjmp	.+60     	; 0x23e2 <DIO_U8SetPortVal+0x84>
    23a6:	2c 81       	ldd	r18, Y+4	; 0x04
    23a8:	3d 81       	ldd	r19, Y+5	; 0x05
    23aa:	22 30       	cpi	r18, 0x02	; 2
    23ac:	31 05       	cpc	r19, r1
    23ae:	81 f0       	breq	.+32     	; 0x23d0 <DIO_U8SetPortVal+0x72>
    23b0:	8c 81       	ldd	r24, Y+4	; 0x04
    23b2:	9d 81       	ldd	r25, Y+5	; 0x05
    23b4:	83 30       	cpi	r24, 0x03	; 3
    23b6:	91 05       	cpc	r25, r1
    23b8:	81 f0       	breq	.+32     	; 0x23da <DIO_U8SetPortVal+0x7c>
    23ba:	13 c0       	rjmp	.+38     	; 0x23e2 <DIO_U8SetPortVal+0x84>
		{
		case 0:{PORTA_REG=Copy_Val; break;}
    23bc:	eb e3       	ldi	r30, 0x3B	; 59
    23be:	f0 e0       	ldi	r31, 0x00	; 0
    23c0:	8b 81       	ldd	r24, Y+3	; 0x03
    23c2:	80 83       	st	Z, r24
    23c4:	0e c0       	rjmp	.+28     	; 0x23e2 <DIO_U8SetPortVal+0x84>
		case 1:{PORTB_REG=Copy_Val; break;}
    23c6:	e8 e3       	ldi	r30, 0x38	; 56
    23c8:	f0 e0       	ldi	r31, 0x00	; 0
    23ca:	8b 81       	ldd	r24, Y+3	; 0x03
    23cc:	80 83       	st	Z, r24
    23ce:	09 c0       	rjmp	.+18     	; 0x23e2 <DIO_U8SetPortVal+0x84>
		case 2:{PORTC_REG=Copy_Val; break;}
    23d0:	e5 e3       	ldi	r30, 0x35	; 53
    23d2:	f0 e0       	ldi	r31, 0x00	; 0
    23d4:	8b 81       	ldd	r24, Y+3	; 0x03
    23d6:	80 83       	st	Z, r24
    23d8:	04 c0       	rjmp	.+8      	; 0x23e2 <DIO_U8SetPortVal+0x84>
		case 3:{PORTD_REG=Copy_Val; break;}
    23da:	e2 e3       	ldi	r30, 0x32	; 50
    23dc:	f0 e0       	ldi	r31, 0x00	; 0
    23de:	8b 81       	ldd	r24, Y+3	; 0x03
    23e0:	80 83       	st	Z, r24
		}
	}
	return Local_Status;
    23e2:	89 81       	ldd	r24, Y+1	; 0x01

}
    23e4:	0f 90       	pop	r0
    23e6:	0f 90       	pop	r0
    23e8:	0f 90       	pop	r0
    23ea:	0f 90       	pop	r0
    23ec:	0f 90       	pop	r0
    23ee:	cf 91       	pop	r28
    23f0:	df 91       	pop	r29
    23f2:	08 95       	ret

000023f4 <DIO_U8GetPortVal>:

u8 DIO_U8GetPortVal(enum PORTS Copy_u8PortNo, u8* u8_Val)
{
    23f4:	df 93       	push	r29
    23f6:	cf 93       	push	r28
    23f8:	00 d0       	rcall	.+0      	; 0x23fa <DIO_U8GetPortVal+0x6>
    23fa:	00 d0       	rcall	.+0      	; 0x23fc <DIO_U8GetPortVal+0x8>
    23fc:	00 d0       	rcall	.+0      	; 0x23fe <DIO_U8GetPortVal+0xa>
    23fe:	cd b7       	in	r28, 0x3d	; 61
    2400:	de b7       	in	r29, 0x3e	; 62
    2402:	8a 83       	std	Y+2, r24	; 0x02
    2404:	7c 83       	std	Y+4, r23	; 0x04
    2406:	6b 83       	std	Y+3, r22	; 0x03

	u8 Local_Status=RT_OK;
    2408:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8PortNo<0|| Copy_u8PortNo>3)
    240a:	8a 81       	ldd	r24, Y+2	; 0x02
    240c:	84 30       	cpi	r24, 0x04	; 4
    240e:	18 f0       	brcs	.+6      	; 0x2416 <DIO_U8GetPortVal+0x22>
	{
		Local_Status=RT_NOK;
    2410:	81 e0       	ldi	r24, 0x01	; 1
    2412:	89 83       	std	Y+1, r24	; 0x01
    2414:	3a c0       	rjmp	.+116    	; 0x248a <DIO_U8GetPortVal+0x96>

	}
	else
	{
		switch(Copy_u8PortNo)
    2416:	8a 81       	ldd	r24, Y+2	; 0x02
    2418:	28 2f       	mov	r18, r24
    241a:	30 e0       	ldi	r19, 0x00	; 0
    241c:	3e 83       	std	Y+6, r19	; 0x06
    241e:	2d 83       	std	Y+5, r18	; 0x05
    2420:	8d 81       	ldd	r24, Y+5	; 0x05
    2422:	9e 81       	ldd	r25, Y+6	; 0x06
    2424:	81 30       	cpi	r24, 0x01	; 1
    2426:	91 05       	cpc	r25, r1
    2428:	e1 f0       	breq	.+56     	; 0x2462 <DIO_U8GetPortVal+0x6e>
    242a:	2d 81       	ldd	r18, Y+5	; 0x05
    242c:	3e 81       	ldd	r19, Y+6	; 0x06
    242e:	22 30       	cpi	r18, 0x02	; 2
    2430:	31 05       	cpc	r19, r1
    2432:	2c f4       	brge	.+10     	; 0x243e <DIO_U8GetPortVal+0x4a>
    2434:	8d 81       	ldd	r24, Y+5	; 0x05
    2436:	9e 81       	ldd	r25, Y+6	; 0x06
    2438:	00 97       	sbiw	r24, 0x00	; 0
    243a:	61 f0       	breq	.+24     	; 0x2454 <DIO_U8GetPortVal+0x60>
    243c:	26 c0       	rjmp	.+76     	; 0x248a <DIO_U8GetPortVal+0x96>
    243e:	2d 81       	ldd	r18, Y+5	; 0x05
    2440:	3e 81       	ldd	r19, Y+6	; 0x06
    2442:	22 30       	cpi	r18, 0x02	; 2
    2444:	31 05       	cpc	r19, r1
    2446:	a1 f0       	breq	.+40     	; 0x2470 <DIO_U8GetPortVal+0x7c>
    2448:	8d 81       	ldd	r24, Y+5	; 0x05
    244a:	9e 81       	ldd	r25, Y+6	; 0x06
    244c:	83 30       	cpi	r24, 0x03	; 3
    244e:	91 05       	cpc	r25, r1
    2450:	b1 f0       	breq	.+44     	; 0x247e <DIO_U8GetPortVal+0x8a>
    2452:	1b c0       	rjmp	.+54     	; 0x248a <DIO_U8GetPortVal+0x96>
		{
		case 0:{*u8_Val=PINA_REG; break;}
    2454:	e9 e3       	ldi	r30, 0x39	; 57
    2456:	f0 e0       	ldi	r31, 0x00	; 0
    2458:	80 81       	ld	r24, Z
    245a:	eb 81       	ldd	r30, Y+3	; 0x03
    245c:	fc 81       	ldd	r31, Y+4	; 0x04
    245e:	80 83       	st	Z, r24
    2460:	14 c0       	rjmp	.+40     	; 0x248a <DIO_U8GetPortVal+0x96>
		case 1:{*u8_Val=PINB_REG; break;}
    2462:	e6 e3       	ldi	r30, 0x36	; 54
    2464:	f0 e0       	ldi	r31, 0x00	; 0
    2466:	80 81       	ld	r24, Z
    2468:	eb 81       	ldd	r30, Y+3	; 0x03
    246a:	fc 81       	ldd	r31, Y+4	; 0x04
    246c:	80 83       	st	Z, r24
    246e:	0d c0       	rjmp	.+26     	; 0x248a <DIO_U8GetPortVal+0x96>
		case 2:{*u8_Val=PINC_REG; break;}
    2470:	e3 e3       	ldi	r30, 0x33	; 51
    2472:	f0 e0       	ldi	r31, 0x00	; 0
    2474:	80 81       	ld	r24, Z
    2476:	eb 81       	ldd	r30, Y+3	; 0x03
    2478:	fc 81       	ldd	r31, Y+4	; 0x04
    247a:	80 83       	st	Z, r24
    247c:	06 c0       	rjmp	.+12     	; 0x248a <DIO_U8GetPortVal+0x96>
		case 3:{*u8_Val=PIND_REG; break;}
    247e:	e0 e3       	ldi	r30, 0x30	; 48
    2480:	f0 e0       	ldi	r31, 0x00	; 0
    2482:	80 81       	ld	r24, Z
    2484:	eb 81       	ldd	r30, Y+3	; 0x03
    2486:	fc 81       	ldd	r31, Y+4	; 0x04
    2488:	80 83       	st	Z, r24
		}
	}
	return Local_Status;
    248a:	89 81       	ldd	r24, Y+1	; 0x01

}
    248c:	26 96       	adiw	r28, 0x06	; 6
    248e:	0f b6       	in	r0, 0x3f	; 63
    2490:	f8 94       	cli
    2492:	de bf       	out	0x3e, r29	; 62
    2494:	0f be       	out	0x3f, r0	; 63
    2496:	cd bf       	out	0x3d, r28	; 61
    2498:	cf 91       	pop	r28
    249a:	df 91       	pop	r29
    249c:	08 95       	ret

0000249e <DIO_U8SetPinDir>:

u8 DIO_U8SetPinDir(enum PORTS Copy_u8PortNo , enum PINS Copy_u8PinNo,u8 Copy_u8Dir)
{	u8 Local_Status=RT_OK;
    249e:	df 93       	push	r29
    24a0:	cf 93       	push	r28
    24a2:	cd b7       	in	r28, 0x3d	; 61
    24a4:	de b7       	in	r29, 0x3e	; 62
    24a6:	28 97       	sbiw	r28, 0x08	; 8
    24a8:	0f b6       	in	r0, 0x3f	; 63
    24aa:	f8 94       	cli
    24ac:	de bf       	out	0x3e, r29	; 62
    24ae:	0f be       	out	0x3f, r0	; 63
    24b0:	cd bf       	out	0x3d, r28	; 61
    24b2:	8a 83       	std	Y+2, r24	; 0x02
    24b4:	6b 83       	std	Y+3, r22	; 0x03
    24b6:	4c 83       	std	Y+4, r20	; 0x04
    24b8:	19 82       	std	Y+1, r1	; 0x01
if(Copy_u8PortNo>=0||Copy_u8PortNo<=3)
{
	if(Copy_u8PinNo>=0||Copy_u8PinNo<=7)
	{
		if(Copy_u8Dir == HIGH)
    24ba:	8c 81       	ldd	r24, Y+4	; 0x04
    24bc:	81 30       	cpi	r24, 0x01	; 1
    24be:	09 f0       	breq	.+2      	; 0x24c2 <DIO_U8SetPinDir+0x24>
    24c0:	6f c0       	rjmp	.+222    	; 0x25a0 <DIO_U8SetPinDir+0x102>
		{
			switch(Copy_u8PortNo)
    24c2:	8a 81       	ldd	r24, Y+2	; 0x02
    24c4:	28 2f       	mov	r18, r24
    24c6:	30 e0       	ldi	r19, 0x00	; 0
    24c8:	38 87       	std	Y+8, r19	; 0x08
    24ca:	2f 83       	std	Y+7, r18	; 0x07
    24cc:	8f 81       	ldd	r24, Y+7	; 0x07
    24ce:	98 85       	ldd	r25, Y+8	; 0x08
    24d0:	81 30       	cpi	r24, 0x01	; 1
    24d2:	91 05       	cpc	r25, r1
    24d4:	49 f1       	breq	.+82     	; 0x2528 <DIO_U8SetPinDir+0x8a>
    24d6:	2f 81       	ldd	r18, Y+7	; 0x07
    24d8:	38 85       	ldd	r19, Y+8	; 0x08
    24da:	22 30       	cpi	r18, 0x02	; 2
    24dc:	31 05       	cpc	r19, r1
    24de:	2c f4       	brge	.+10     	; 0x24ea <DIO_U8SetPinDir+0x4c>
    24e0:	8f 81       	ldd	r24, Y+7	; 0x07
    24e2:	98 85       	ldd	r25, Y+8	; 0x08
    24e4:	00 97       	sbiw	r24, 0x00	; 0
    24e6:	61 f0       	breq	.+24     	; 0x2500 <DIO_U8SetPinDir+0x62>
    24e8:	d5 c0       	rjmp	.+426    	; 0x2694 <DIO_U8SetPinDir+0x1f6>
    24ea:	2f 81       	ldd	r18, Y+7	; 0x07
    24ec:	38 85       	ldd	r19, Y+8	; 0x08
    24ee:	22 30       	cpi	r18, 0x02	; 2
    24f0:	31 05       	cpc	r19, r1
    24f2:	71 f1       	breq	.+92     	; 0x2550 <DIO_U8SetPinDir+0xb2>
    24f4:	8f 81       	ldd	r24, Y+7	; 0x07
    24f6:	98 85       	ldd	r25, Y+8	; 0x08
    24f8:	83 30       	cpi	r24, 0x03	; 3
    24fa:	91 05       	cpc	r25, r1
    24fc:	e9 f1       	breq	.+122    	; 0x2578 <DIO_U8SetPinDir+0xda>
    24fe:	ca c0       	rjmp	.+404    	; 0x2694 <DIO_U8SetPinDir+0x1f6>
			{
			case 0:
			{
				SET_BIT(DDRA_REG,Copy_u8PinNo);
    2500:	aa e3       	ldi	r26, 0x3A	; 58
    2502:	b0 e0       	ldi	r27, 0x00	; 0
    2504:	ea e3       	ldi	r30, 0x3A	; 58
    2506:	f0 e0       	ldi	r31, 0x00	; 0
    2508:	80 81       	ld	r24, Z
    250a:	48 2f       	mov	r20, r24
    250c:	8b 81       	ldd	r24, Y+3	; 0x03
    250e:	28 2f       	mov	r18, r24
    2510:	30 e0       	ldi	r19, 0x00	; 0
    2512:	81 e0       	ldi	r24, 0x01	; 1
    2514:	90 e0       	ldi	r25, 0x00	; 0
    2516:	02 2e       	mov	r0, r18
    2518:	02 c0       	rjmp	.+4      	; 0x251e <DIO_U8SetPinDir+0x80>
    251a:	88 0f       	add	r24, r24
    251c:	99 1f       	adc	r25, r25
    251e:	0a 94       	dec	r0
    2520:	e2 f7       	brpl	.-8      	; 0x251a <DIO_U8SetPinDir+0x7c>
    2522:	84 2b       	or	r24, r20
    2524:	8c 93       	st	X, r24
    2526:	b6 c0       	rjmp	.+364    	; 0x2694 <DIO_U8SetPinDir+0x1f6>
				break;
			}
			case 1:
			{
				SET_BIT(DDRB_REG,Copy_u8PinNo);
    2528:	a7 e3       	ldi	r26, 0x37	; 55
    252a:	b0 e0       	ldi	r27, 0x00	; 0
    252c:	e7 e3       	ldi	r30, 0x37	; 55
    252e:	f0 e0       	ldi	r31, 0x00	; 0
    2530:	80 81       	ld	r24, Z
    2532:	48 2f       	mov	r20, r24
    2534:	8b 81       	ldd	r24, Y+3	; 0x03
    2536:	28 2f       	mov	r18, r24
    2538:	30 e0       	ldi	r19, 0x00	; 0
    253a:	81 e0       	ldi	r24, 0x01	; 1
    253c:	90 e0       	ldi	r25, 0x00	; 0
    253e:	02 2e       	mov	r0, r18
    2540:	02 c0       	rjmp	.+4      	; 0x2546 <DIO_U8SetPinDir+0xa8>
    2542:	88 0f       	add	r24, r24
    2544:	99 1f       	adc	r25, r25
    2546:	0a 94       	dec	r0
    2548:	e2 f7       	brpl	.-8      	; 0x2542 <DIO_U8SetPinDir+0xa4>
    254a:	84 2b       	or	r24, r20
    254c:	8c 93       	st	X, r24
    254e:	a2 c0       	rjmp	.+324    	; 0x2694 <DIO_U8SetPinDir+0x1f6>
				break;
			}
			case 2:
			{
				SET_BIT(DDRC_REG,Copy_u8PinNo);
    2550:	a4 e3       	ldi	r26, 0x34	; 52
    2552:	b0 e0       	ldi	r27, 0x00	; 0
    2554:	e4 e3       	ldi	r30, 0x34	; 52
    2556:	f0 e0       	ldi	r31, 0x00	; 0
    2558:	80 81       	ld	r24, Z
    255a:	48 2f       	mov	r20, r24
    255c:	8b 81       	ldd	r24, Y+3	; 0x03
    255e:	28 2f       	mov	r18, r24
    2560:	30 e0       	ldi	r19, 0x00	; 0
    2562:	81 e0       	ldi	r24, 0x01	; 1
    2564:	90 e0       	ldi	r25, 0x00	; 0
    2566:	02 2e       	mov	r0, r18
    2568:	02 c0       	rjmp	.+4      	; 0x256e <DIO_U8SetPinDir+0xd0>
    256a:	88 0f       	add	r24, r24
    256c:	99 1f       	adc	r25, r25
    256e:	0a 94       	dec	r0
    2570:	e2 f7       	brpl	.-8      	; 0x256a <DIO_U8SetPinDir+0xcc>
    2572:	84 2b       	or	r24, r20
    2574:	8c 93       	st	X, r24
    2576:	8e c0       	rjmp	.+284    	; 0x2694 <DIO_U8SetPinDir+0x1f6>
				break;
			}
			case 3:
			{
				SET_BIT(DDRD_REG,Copy_u8PinNo);
    2578:	a1 e3       	ldi	r26, 0x31	; 49
    257a:	b0 e0       	ldi	r27, 0x00	; 0
    257c:	e1 e3       	ldi	r30, 0x31	; 49
    257e:	f0 e0       	ldi	r31, 0x00	; 0
    2580:	80 81       	ld	r24, Z
    2582:	48 2f       	mov	r20, r24
    2584:	8b 81       	ldd	r24, Y+3	; 0x03
    2586:	28 2f       	mov	r18, r24
    2588:	30 e0       	ldi	r19, 0x00	; 0
    258a:	81 e0       	ldi	r24, 0x01	; 1
    258c:	90 e0       	ldi	r25, 0x00	; 0
    258e:	02 2e       	mov	r0, r18
    2590:	02 c0       	rjmp	.+4      	; 0x2596 <DIO_U8SetPinDir+0xf8>
    2592:	88 0f       	add	r24, r24
    2594:	99 1f       	adc	r25, r25
    2596:	0a 94       	dec	r0
    2598:	e2 f7       	brpl	.-8      	; 0x2592 <DIO_U8SetPinDir+0xf4>
    259a:	84 2b       	or	r24, r20
    259c:	8c 93       	st	X, r24
    259e:	7a c0       	rjmp	.+244    	; 0x2694 <DIO_U8SetPinDir+0x1f6>
				break;
			}

			}
		}
		else if(Copy_u8Dir==LOW)
    25a0:	8c 81       	ldd	r24, Y+4	; 0x04
    25a2:	88 23       	and	r24, r24
    25a4:	09 f0       	breq	.+2      	; 0x25a8 <DIO_U8SetPinDir+0x10a>
    25a6:	74 c0       	rjmp	.+232    	; 0x2690 <DIO_U8SetPinDir+0x1f2>
		{
			switch(Copy_u8PortNo)
    25a8:	8a 81       	ldd	r24, Y+2	; 0x02
    25aa:	28 2f       	mov	r18, r24
    25ac:	30 e0       	ldi	r19, 0x00	; 0
    25ae:	3e 83       	std	Y+6, r19	; 0x06
    25b0:	2d 83       	std	Y+5, r18	; 0x05
    25b2:	8d 81       	ldd	r24, Y+5	; 0x05
    25b4:	9e 81       	ldd	r25, Y+6	; 0x06
    25b6:	81 30       	cpi	r24, 0x01	; 1
    25b8:	91 05       	cpc	r25, r1
    25ba:	59 f1       	breq	.+86     	; 0x2612 <DIO_U8SetPinDir+0x174>
    25bc:	2d 81       	ldd	r18, Y+5	; 0x05
    25be:	3e 81       	ldd	r19, Y+6	; 0x06
    25c0:	22 30       	cpi	r18, 0x02	; 2
    25c2:	31 05       	cpc	r19, r1
    25c4:	2c f4       	brge	.+10     	; 0x25d0 <DIO_U8SetPinDir+0x132>
    25c6:	8d 81       	ldd	r24, Y+5	; 0x05
    25c8:	9e 81       	ldd	r25, Y+6	; 0x06
    25ca:	00 97       	sbiw	r24, 0x00	; 0
    25cc:	69 f0       	breq	.+26     	; 0x25e8 <DIO_U8SetPinDir+0x14a>
    25ce:	62 c0       	rjmp	.+196    	; 0x2694 <DIO_U8SetPinDir+0x1f6>
    25d0:	2d 81       	ldd	r18, Y+5	; 0x05
    25d2:	3e 81       	ldd	r19, Y+6	; 0x06
    25d4:	22 30       	cpi	r18, 0x02	; 2
    25d6:	31 05       	cpc	r19, r1
    25d8:	89 f1       	breq	.+98     	; 0x263c <DIO_U8SetPinDir+0x19e>
    25da:	8d 81       	ldd	r24, Y+5	; 0x05
    25dc:	9e 81       	ldd	r25, Y+6	; 0x06
    25de:	83 30       	cpi	r24, 0x03	; 3
    25e0:	91 05       	cpc	r25, r1
    25e2:	09 f4       	brne	.+2      	; 0x25e6 <DIO_U8SetPinDir+0x148>
    25e4:	40 c0       	rjmp	.+128    	; 0x2666 <DIO_U8SetPinDir+0x1c8>
    25e6:	56 c0       	rjmp	.+172    	; 0x2694 <DIO_U8SetPinDir+0x1f6>
			{
				case 0:
				{
					CLR_BIT(DDRA_REG,Copy_u8PinNo);
    25e8:	aa e3       	ldi	r26, 0x3A	; 58
    25ea:	b0 e0       	ldi	r27, 0x00	; 0
    25ec:	ea e3       	ldi	r30, 0x3A	; 58
    25ee:	f0 e0       	ldi	r31, 0x00	; 0
    25f0:	80 81       	ld	r24, Z
    25f2:	48 2f       	mov	r20, r24
    25f4:	8b 81       	ldd	r24, Y+3	; 0x03
    25f6:	28 2f       	mov	r18, r24
    25f8:	30 e0       	ldi	r19, 0x00	; 0
    25fa:	81 e0       	ldi	r24, 0x01	; 1
    25fc:	90 e0       	ldi	r25, 0x00	; 0
    25fe:	02 2e       	mov	r0, r18
    2600:	02 c0       	rjmp	.+4      	; 0x2606 <DIO_U8SetPinDir+0x168>
    2602:	88 0f       	add	r24, r24
    2604:	99 1f       	adc	r25, r25
    2606:	0a 94       	dec	r0
    2608:	e2 f7       	brpl	.-8      	; 0x2602 <DIO_U8SetPinDir+0x164>
    260a:	80 95       	com	r24
    260c:	84 23       	and	r24, r20
    260e:	8c 93       	st	X, r24
    2610:	41 c0       	rjmp	.+130    	; 0x2694 <DIO_U8SetPinDir+0x1f6>
					break;
				}
				case 1:
				{
					CLR_BIT(DDRB_REG,Copy_u8PinNo);
    2612:	a7 e3       	ldi	r26, 0x37	; 55
    2614:	b0 e0       	ldi	r27, 0x00	; 0
    2616:	e7 e3       	ldi	r30, 0x37	; 55
    2618:	f0 e0       	ldi	r31, 0x00	; 0
    261a:	80 81       	ld	r24, Z
    261c:	48 2f       	mov	r20, r24
    261e:	8b 81       	ldd	r24, Y+3	; 0x03
    2620:	28 2f       	mov	r18, r24
    2622:	30 e0       	ldi	r19, 0x00	; 0
    2624:	81 e0       	ldi	r24, 0x01	; 1
    2626:	90 e0       	ldi	r25, 0x00	; 0
    2628:	02 2e       	mov	r0, r18
    262a:	02 c0       	rjmp	.+4      	; 0x2630 <DIO_U8SetPinDir+0x192>
    262c:	88 0f       	add	r24, r24
    262e:	99 1f       	adc	r25, r25
    2630:	0a 94       	dec	r0
    2632:	e2 f7       	brpl	.-8      	; 0x262c <DIO_U8SetPinDir+0x18e>
    2634:	80 95       	com	r24
    2636:	84 23       	and	r24, r20
    2638:	8c 93       	st	X, r24
    263a:	2c c0       	rjmp	.+88     	; 0x2694 <DIO_U8SetPinDir+0x1f6>
					break;
				}
				case 2:
				{
					CLR_BIT(DDRC_REG,Copy_u8PinNo);
    263c:	a4 e3       	ldi	r26, 0x34	; 52
    263e:	b0 e0       	ldi	r27, 0x00	; 0
    2640:	e4 e3       	ldi	r30, 0x34	; 52
    2642:	f0 e0       	ldi	r31, 0x00	; 0
    2644:	80 81       	ld	r24, Z
    2646:	48 2f       	mov	r20, r24
    2648:	8b 81       	ldd	r24, Y+3	; 0x03
    264a:	28 2f       	mov	r18, r24
    264c:	30 e0       	ldi	r19, 0x00	; 0
    264e:	81 e0       	ldi	r24, 0x01	; 1
    2650:	90 e0       	ldi	r25, 0x00	; 0
    2652:	02 2e       	mov	r0, r18
    2654:	02 c0       	rjmp	.+4      	; 0x265a <DIO_U8SetPinDir+0x1bc>
    2656:	88 0f       	add	r24, r24
    2658:	99 1f       	adc	r25, r25
    265a:	0a 94       	dec	r0
    265c:	e2 f7       	brpl	.-8      	; 0x2656 <DIO_U8SetPinDir+0x1b8>
    265e:	80 95       	com	r24
    2660:	84 23       	and	r24, r20
    2662:	8c 93       	st	X, r24
    2664:	17 c0       	rjmp	.+46     	; 0x2694 <DIO_U8SetPinDir+0x1f6>
					break;
				}
				case 3:
				{
					CLR_BIT(DDRD_REG,Copy_u8PinNo);
    2666:	a1 e3       	ldi	r26, 0x31	; 49
    2668:	b0 e0       	ldi	r27, 0x00	; 0
    266a:	e1 e3       	ldi	r30, 0x31	; 49
    266c:	f0 e0       	ldi	r31, 0x00	; 0
    266e:	80 81       	ld	r24, Z
    2670:	48 2f       	mov	r20, r24
    2672:	8b 81       	ldd	r24, Y+3	; 0x03
    2674:	28 2f       	mov	r18, r24
    2676:	30 e0       	ldi	r19, 0x00	; 0
    2678:	81 e0       	ldi	r24, 0x01	; 1
    267a:	90 e0       	ldi	r25, 0x00	; 0
    267c:	02 2e       	mov	r0, r18
    267e:	02 c0       	rjmp	.+4      	; 0x2684 <DIO_U8SetPinDir+0x1e6>
    2680:	88 0f       	add	r24, r24
    2682:	99 1f       	adc	r25, r25
    2684:	0a 94       	dec	r0
    2686:	e2 f7       	brpl	.-8      	; 0x2680 <DIO_U8SetPinDir+0x1e2>
    2688:	80 95       	com	r24
    268a:	84 23       	and	r24, r20
    268c:	8c 93       	st	X, r24
    268e:	02 c0       	rjmp	.+4      	; 0x2694 <DIO_U8SetPinDir+0x1f6>

			}
		}
		else
		{
			Local_Status=RT_NOK;
    2690:	81 e0       	ldi	r24, 0x01	; 1
    2692:	89 83       	std	Y+1, r24	; 0x01
{
	Local_Status=RT_NOK;
}


	return Local_Status;
    2694:	89 81       	ldd	r24, Y+1	; 0x01

}
    2696:	28 96       	adiw	r28, 0x08	; 8
    2698:	0f b6       	in	r0, 0x3f	; 63
    269a:	f8 94       	cli
    269c:	de bf       	out	0x3e, r29	; 62
    269e:	0f be       	out	0x3f, r0	; 63
    26a0:	cd bf       	out	0x3d, r28	; 61
    26a2:	cf 91       	pop	r28
    26a4:	df 91       	pop	r29
    26a6:	08 95       	ret

000026a8 <DIO_U8SetPinVal>:

u8 DIO_U8SetPinVal(enum PORTS Copy_u8PortNo,enum PINS  Copy_u8PinNo,u8 Copy_Val)

{
    26a8:	df 93       	push	r29
    26aa:	cf 93       	push	r28
    26ac:	cd b7       	in	r28, 0x3d	; 61
    26ae:	de b7       	in	r29, 0x3e	; 62
    26b0:	28 97       	sbiw	r28, 0x08	; 8
    26b2:	0f b6       	in	r0, 0x3f	; 63
    26b4:	f8 94       	cli
    26b6:	de bf       	out	0x3e, r29	; 62
    26b8:	0f be       	out	0x3f, r0	; 63
    26ba:	cd bf       	out	0x3d, r28	; 61
    26bc:	8a 83       	std	Y+2, r24	; 0x02
    26be:	6b 83       	std	Y+3, r22	; 0x03
    26c0:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_Status=RT_OK;
    26c2:	19 82       	std	Y+1, r1	; 0x01
if(Copy_u8PortNo>=0||Copy_u8PortNo<=3)
{
	if(Copy_u8PinNo>=0||Copy_u8PinNo<=7)
	{
		if(Copy_Val == HIGH)
    26c4:	8c 81       	ldd	r24, Y+4	; 0x04
    26c6:	81 30       	cpi	r24, 0x01	; 1
    26c8:	09 f0       	breq	.+2      	; 0x26cc <DIO_U8SetPinVal+0x24>
    26ca:	6f c0       	rjmp	.+222    	; 0x27aa <DIO_U8SetPinVal+0x102>
		{
			switch(Copy_u8PortNo)
    26cc:	8a 81       	ldd	r24, Y+2	; 0x02
    26ce:	28 2f       	mov	r18, r24
    26d0:	30 e0       	ldi	r19, 0x00	; 0
    26d2:	38 87       	std	Y+8, r19	; 0x08
    26d4:	2f 83       	std	Y+7, r18	; 0x07
    26d6:	8f 81       	ldd	r24, Y+7	; 0x07
    26d8:	98 85       	ldd	r25, Y+8	; 0x08
    26da:	81 30       	cpi	r24, 0x01	; 1
    26dc:	91 05       	cpc	r25, r1
    26de:	49 f1       	breq	.+82     	; 0x2732 <DIO_U8SetPinVal+0x8a>
    26e0:	2f 81       	ldd	r18, Y+7	; 0x07
    26e2:	38 85       	ldd	r19, Y+8	; 0x08
    26e4:	22 30       	cpi	r18, 0x02	; 2
    26e6:	31 05       	cpc	r19, r1
    26e8:	2c f4       	brge	.+10     	; 0x26f4 <DIO_U8SetPinVal+0x4c>
    26ea:	8f 81       	ldd	r24, Y+7	; 0x07
    26ec:	98 85       	ldd	r25, Y+8	; 0x08
    26ee:	00 97       	sbiw	r24, 0x00	; 0
    26f0:	61 f0       	breq	.+24     	; 0x270a <DIO_U8SetPinVal+0x62>
    26f2:	d5 c0       	rjmp	.+426    	; 0x289e <DIO_U8SetPinVal+0x1f6>
    26f4:	2f 81       	ldd	r18, Y+7	; 0x07
    26f6:	38 85       	ldd	r19, Y+8	; 0x08
    26f8:	22 30       	cpi	r18, 0x02	; 2
    26fa:	31 05       	cpc	r19, r1
    26fc:	71 f1       	breq	.+92     	; 0x275a <DIO_U8SetPinVal+0xb2>
    26fe:	8f 81       	ldd	r24, Y+7	; 0x07
    2700:	98 85       	ldd	r25, Y+8	; 0x08
    2702:	83 30       	cpi	r24, 0x03	; 3
    2704:	91 05       	cpc	r25, r1
    2706:	e9 f1       	breq	.+122    	; 0x2782 <DIO_U8SetPinVal+0xda>
    2708:	ca c0       	rjmp	.+404    	; 0x289e <DIO_U8SetPinVal+0x1f6>
			{
			case 0:
			{
				SET_BIT(PORTA_REG,Copy_u8PinNo);
    270a:	ab e3       	ldi	r26, 0x3B	; 59
    270c:	b0 e0       	ldi	r27, 0x00	; 0
    270e:	eb e3       	ldi	r30, 0x3B	; 59
    2710:	f0 e0       	ldi	r31, 0x00	; 0
    2712:	80 81       	ld	r24, Z
    2714:	48 2f       	mov	r20, r24
    2716:	8b 81       	ldd	r24, Y+3	; 0x03
    2718:	28 2f       	mov	r18, r24
    271a:	30 e0       	ldi	r19, 0x00	; 0
    271c:	81 e0       	ldi	r24, 0x01	; 1
    271e:	90 e0       	ldi	r25, 0x00	; 0
    2720:	02 2e       	mov	r0, r18
    2722:	02 c0       	rjmp	.+4      	; 0x2728 <DIO_U8SetPinVal+0x80>
    2724:	88 0f       	add	r24, r24
    2726:	99 1f       	adc	r25, r25
    2728:	0a 94       	dec	r0
    272a:	e2 f7       	brpl	.-8      	; 0x2724 <DIO_U8SetPinVal+0x7c>
    272c:	84 2b       	or	r24, r20
    272e:	8c 93       	st	X, r24
    2730:	b6 c0       	rjmp	.+364    	; 0x289e <DIO_U8SetPinVal+0x1f6>
				break;
			}
			case 1:
			{
				SET_BIT(PORTB_REG,Copy_u8PinNo);
    2732:	a8 e3       	ldi	r26, 0x38	; 56
    2734:	b0 e0       	ldi	r27, 0x00	; 0
    2736:	e8 e3       	ldi	r30, 0x38	; 56
    2738:	f0 e0       	ldi	r31, 0x00	; 0
    273a:	80 81       	ld	r24, Z
    273c:	48 2f       	mov	r20, r24
    273e:	8b 81       	ldd	r24, Y+3	; 0x03
    2740:	28 2f       	mov	r18, r24
    2742:	30 e0       	ldi	r19, 0x00	; 0
    2744:	81 e0       	ldi	r24, 0x01	; 1
    2746:	90 e0       	ldi	r25, 0x00	; 0
    2748:	02 2e       	mov	r0, r18
    274a:	02 c0       	rjmp	.+4      	; 0x2750 <DIO_U8SetPinVal+0xa8>
    274c:	88 0f       	add	r24, r24
    274e:	99 1f       	adc	r25, r25
    2750:	0a 94       	dec	r0
    2752:	e2 f7       	brpl	.-8      	; 0x274c <DIO_U8SetPinVal+0xa4>
    2754:	84 2b       	or	r24, r20
    2756:	8c 93       	st	X, r24
    2758:	a2 c0       	rjmp	.+324    	; 0x289e <DIO_U8SetPinVal+0x1f6>
				break;
			}
			case 2:
			{
				SET_BIT(PORTC_REG,Copy_u8PinNo);
    275a:	a5 e3       	ldi	r26, 0x35	; 53
    275c:	b0 e0       	ldi	r27, 0x00	; 0
    275e:	e5 e3       	ldi	r30, 0x35	; 53
    2760:	f0 e0       	ldi	r31, 0x00	; 0
    2762:	80 81       	ld	r24, Z
    2764:	48 2f       	mov	r20, r24
    2766:	8b 81       	ldd	r24, Y+3	; 0x03
    2768:	28 2f       	mov	r18, r24
    276a:	30 e0       	ldi	r19, 0x00	; 0
    276c:	81 e0       	ldi	r24, 0x01	; 1
    276e:	90 e0       	ldi	r25, 0x00	; 0
    2770:	02 2e       	mov	r0, r18
    2772:	02 c0       	rjmp	.+4      	; 0x2778 <DIO_U8SetPinVal+0xd0>
    2774:	88 0f       	add	r24, r24
    2776:	99 1f       	adc	r25, r25
    2778:	0a 94       	dec	r0
    277a:	e2 f7       	brpl	.-8      	; 0x2774 <DIO_U8SetPinVal+0xcc>
    277c:	84 2b       	or	r24, r20
    277e:	8c 93       	st	X, r24
    2780:	8e c0       	rjmp	.+284    	; 0x289e <DIO_U8SetPinVal+0x1f6>
				break;
			}
			case 3:
			{
				SET_BIT(PORTD_REG,Copy_u8PinNo);
    2782:	a2 e3       	ldi	r26, 0x32	; 50
    2784:	b0 e0       	ldi	r27, 0x00	; 0
    2786:	e2 e3       	ldi	r30, 0x32	; 50
    2788:	f0 e0       	ldi	r31, 0x00	; 0
    278a:	80 81       	ld	r24, Z
    278c:	48 2f       	mov	r20, r24
    278e:	8b 81       	ldd	r24, Y+3	; 0x03
    2790:	28 2f       	mov	r18, r24
    2792:	30 e0       	ldi	r19, 0x00	; 0
    2794:	81 e0       	ldi	r24, 0x01	; 1
    2796:	90 e0       	ldi	r25, 0x00	; 0
    2798:	02 2e       	mov	r0, r18
    279a:	02 c0       	rjmp	.+4      	; 0x27a0 <DIO_U8SetPinVal+0xf8>
    279c:	88 0f       	add	r24, r24
    279e:	99 1f       	adc	r25, r25
    27a0:	0a 94       	dec	r0
    27a2:	e2 f7       	brpl	.-8      	; 0x279c <DIO_U8SetPinVal+0xf4>
    27a4:	84 2b       	or	r24, r20
    27a6:	8c 93       	st	X, r24
    27a8:	7a c0       	rjmp	.+244    	; 0x289e <DIO_U8SetPinVal+0x1f6>
				break;
			}

			}
		}
		else if(Copy_Val==LOW)
    27aa:	8c 81       	ldd	r24, Y+4	; 0x04
    27ac:	88 23       	and	r24, r24
    27ae:	09 f0       	breq	.+2      	; 0x27b2 <DIO_U8SetPinVal+0x10a>
    27b0:	74 c0       	rjmp	.+232    	; 0x289a <DIO_U8SetPinVal+0x1f2>
		{
			switch(Copy_u8PortNo)
    27b2:	8a 81       	ldd	r24, Y+2	; 0x02
    27b4:	28 2f       	mov	r18, r24
    27b6:	30 e0       	ldi	r19, 0x00	; 0
    27b8:	3e 83       	std	Y+6, r19	; 0x06
    27ba:	2d 83       	std	Y+5, r18	; 0x05
    27bc:	8d 81       	ldd	r24, Y+5	; 0x05
    27be:	9e 81       	ldd	r25, Y+6	; 0x06
    27c0:	81 30       	cpi	r24, 0x01	; 1
    27c2:	91 05       	cpc	r25, r1
    27c4:	59 f1       	breq	.+86     	; 0x281c <DIO_U8SetPinVal+0x174>
    27c6:	2d 81       	ldd	r18, Y+5	; 0x05
    27c8:	3e 81       	ldd	r19, Y+6	; 0x06
    27ca:	22 30       	cpi	r18, 0x02	; 2
    27cc:	31 05       	cpc	r19, r1
    27ce:	2c f4       	brge	.+10     	; 0x27da <DIO_U8SetPinVal+0x132>
    27d0:	8d 81       	ldd	r24, Y+5	; 0x05
    27d2:	9e 81       	ldd	r25, Y+6	; 0x06
    27d4:	00 97       	sbiw	r24, 0x00	; 0
    27d6:	69 f0       	breq	.+26     	; 0x27f2 <DIO_U8SetPinVal+0x14a>
    27d8:	62 c0       	rjmp	.+196    	; 0x289e <DIO_U8SetPinVal+0x1f6>
    27da:	2d 81       	ldd	r18, Y+5	; 0x05
    27dc:	3e 81       	ldd	r19, Y+6	; 0x06
    27de:	22 30       	cpi	r18, 0x02	; 2
    27e0:	31 05       	cpc	r19, r1
    27e2:	89 f1       	breq	.+98     	; 0x2846 <DIO_U8SetPinVal+0x19e>
    27e4:	8d 81       	ldd	r24, Y+5	; 0x05
    27e6:	9e 81       	ldd	r25, Y+6	; 0x06
    27e8:	83 30       	cpi	r24, 0x03	; 3
    27ea:	91 05       	cpc	r25, r1
    27ec:	09 f4       	brne	.+2      	; 0x27f0 <DIO_U8SetPinVal+0x148>
    27ee:	40 c0       	rjmp	.+128    	; 0x2870 <DIO_U8SetPinVal+0x1c8>
    27f0:	56 c0       	rjmp	.+172    	; 0x289e <DIO_U8SetPinVal+0x1f6>
			{
				case 0:
				{
					CLR_BIT(PORTA_REG,Copy_u8PinNo);
    27f2:	ab e3       	ldi	r26, 0x3B	; 59
    27f4:	b0 e0       	ldi	r27, 0x00	; 0
    27f6:	eb e3       	ldi	r30, 0x3B	; 59
    27f8:	f0 e0       	ldi	r31, 0x00	; 0
    27fa:	80 81       	ld	r24, Z
    27fc:	48 2f       	mov	r20, r24
    27fe:	8b 81       	ldd	r24, Y+3	; 0x03
    2800:	28 2f       	mov	r18, r24
    2802:	30 e0       	ldi	r19, 0x00	; 0
    2804:	81 e0       	ldi	r24, 0x01	; 1
    2806:	90 e0       	ldi	r25, 0x00	; 0
    2808:	02 2e       	mov	r0, r18
    280a:	02 c0       	rjmp	.+4      	; 0x2810 <DIO_U8SetPinVal+0x168>
    280c:	88 0f       	add	r24, r24
    280e:	99 1f       	adc	r25, r25
    2810:	0a 94       	dec	r0
    2812:	e2 f7       	brpl	.-8      	; 0x280c <DIO_U8SetPinVal+0x164>
    2814:	80 95       	com	r24
    2816:	84 23       	and	r24, r20
    2818:	8c 93       	st	X, r24
    281a:	41 c0       	rjmp	.+130    	; 0x289e <DIO_U8SetPinVal+0x1f6>
					break;
				}
				case 1:
				{
					CLR_BIT(PORTB_REG,Copy_u8PinNo);
    281c:	a8 e3       	ldi	r26, 0x38	; 56
    281e:	b0 e0       	ldi	r27, 0x00	; 0
    2820:	e8 e3       	ldi	r30, 0x38	; 56
    2822:	f0 e0       	ldi	r31, 0x00	; 0
    2824:	80 81       	ld	r24, Z
    2826:	48 2f       	mov	r20, r24
    2828:	8b 81       	ldd	r24, Y+3	; 0x03
    282a:	28 2f       	mov	r18, r24
    282c:	30 e0       	ldi	r19, 0x00	; 0
    282e:	81 e0       	ldi	r24, 0x01	; 1
    2830:	90 e0       	ldi	r25, 0x00	; 0
    2832:	02 2e       	mov	r0, r18
    2834:	02 c0       	rjmp	.+4      	; 0x283a <DIO_U8SetPinVal+0x192>
    2836:	88 0f       	add	r24, r24
    2838:	99 1f       	adc	r25, r25
    283a:	0a 94       	dec	r0
    283c:	e2 f7       	brpl	.-8      	; 0x2836 <DIO_U8SetPinVal+0x18e>
    283e:	80 95       	com	r24
    2840:	84 23       	and	r24, r20
    2842:	8c 93       	st	X, r24
    2844:	2c c0       	rjmp	.+88     	; 0x289e <DIO_U8SetPinVal+0x1f6>
					break;
				}
				case 2:
				{
					CLR_BIT(PORTC_REG,Copy_u8PinNo);
    2846:	a5 e3       	ldi	r26, 0x35	; 53
    2848:	b0 e0       	ldi	r27, 0x00	; 0
    284a:	e5 e3       	ldi	r30, 0x35	; 53
    284c:	f0 e0       	ldi	r31, 0x00	; 0
    284e:	80 81       	ld	r24, Z
    2850:	48 2f       	mov	r20, r24
    2852:	8b 81       	ldd	r24, Y+3	; 0x03
    2854:	28 2f       	mov	r18, r24
    2856:	30 e0       	ldi	r19, 0x00	; 0
    2858:	81 e0       	ldi	r24, 0x01	; 1
    285a:	90 e0       	ldi	r25, 0x00	; 0
    285c:	02 2e       	mov	r0, r18
    285e:	02 c0       	rjmp	.+4      	; 0x2864 <DIO_U8SetPinVal+0x1bc>
    2860:	88 0f       	add	r24, r24
    2862:	99 1f       	adc	r25, r25
    2864:	0a 94       	dec	r0
    2866:	e2 f7       	brpl	.-8      	; 0x2860 <DIO_U8SetPinVal+0x1b8>
    2868:	80 95       	com	r24
    286a:	84 23       	and	r24, r20
    286c:	8c 93       	st	X, r24
    286e:	17 c0       	rjmp	.+46     	; 0x289e <DIO_U8SetPinVal+0x1f6>
					break;
				}
				case 3:
				{
					CLR_BIT(PORTD_REG,Copy_u8PinNo);
    2870:	a2 e3       	ldi	r26, 0x32	; 50
    2872:	b0 e0       	ldi	r27, 0x00	; 0
    2874:	e2 e3       	ldi	r30, 0x32	; 50
    2876:	f0 e0       	ldi	r31, 0x00	; 0
    2878:	80 81       	ld	r24, Z
    287a:	48 2f       	mov	r20, r24
    287c:	8b 81       	ldd	r24, Y+3	; 0x03
    287e:	28 2f       	mov	r18, r24
    2880:	30 e0       	ldi	r19, 0x00	; 0
    2882:	81 e0       	ldi	r24, 0x01	; 1
    2884:	90 e0       	ldi	r25, 0x00	; 0
    2886:	02 2e       	mov	r0, r18
    2888:	02 c0       	rjmp	.+4      	; 0x288e <DIO_U8SetPinVal+0x1e6>
    288a:	88 0f       	add	r24, r24
    288c:	99 1f       	adc	r25, r25
    288e:	0a 94       	dec	r0
    2890:	e2 f7       	brpl	.-8      	; 0x288a <DIO_U8SetPinVal+0x1e2>
    2892:	80 95       	com	r24
    2894:	84 23       	and	r24, r20
    2896:	8c 93       	st	X, r24
    2898:	02 c0       	rjmp	.+4      	; 0x289e <DIO_U8SetPinVal+0x1f6>

			}
		}
		else
		{
			Local_Status=RT_NOK;
    289a:	81 e0       	ldi	r24, 0x01	; 1
    289c:	89 83       	std	Y+1, r24	; 0x01
{
	Local_Status=RT_NOK;
}


	return Local_Status;
    289e:	89 81       	ldd	r24, Y+1	; 0x01
}
    28a0:	28 96       	adiw	r28, 0x08	; 8
    28a2:	0f b6       	in	r0, 0x3f	; 63
    28a4:	f8 94       	cli
    28a6:	de bf       	out	0x3e, r29	; 62
    28a8:	0f be       	out	0x3f, r0	; 63
    28aa:	cd bf       	out	0x3d, r28	; 61
    28ac:	cf 91       	pop	r28
    28ae:	df 91       	pop	r29
    28b0:	08 95       	ret

000028b2 <DIO_U8GetPinVal>:

u8 DIO_U8GetPinVal(enum PORTS Copy_u8PortNo,enum PINS  Copy_u8PinNo, u8* u8_Val)
{
    28b2:	df 93       	push	r29
    28b4:	cf 93       	push	r28
    28b6:	cd b7       	in	r28, 0x3d	; 61
    28b8:	de b7       	in	r29, 0x3e	; 62
    28ba:	27 97       	sbiw	r28, 0x07	; 7
    28bc:	0f b6       	in	r0, 0x3f	; 63
    28be:	f8 94       	cli
    28c0:	de bf       	out	0x3e, r29	; 62
    28c2:	0f be       	out	0x3f, r0	; 63
    28c4:	cd bf       	out	0x3d, r28	; 61
    28c6:	8a 83       	std	Y+2, r24	; 0x02
    28c8:	6b 83       	std	Y+3, r22	; 0x03
    28ca:	5d 83       	std	Y+5, r21	; 0x05
    28cc:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_Status=RT_OK;
    28ce:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8PortNo>=0||Copy_u8PortNo<=3)
	{
		if(Copy_u8PinNo>=0||Copy_u8PinNo<=7)
		{

				switch(Copy_u8PortNo)
    28d0:	8a 81       	ldd	r24, Y+2	; 0x02
    28d2:	28 2f       	mov	r18, r24
    28d4:	30 e0       	ldi	r19, 0x00	; 0
    28d6:	3f 83       	std	Y+7, r19	; 0x07
    28d8:	2e 83       	std	Y+6, r18	; 0x06
    28da:	4e 81       	ldd	r20, Y+6	; 0x06
    28dc:	5f 81       	ldd	r21, Y+7	; 0x07
    28de:	41 30       	cpi	r20, 0x01	; 1
    28e0:	51 05       	cpc	r21, r1
    28e2:	59 f1       	breq	.+86     	; 0x293a <DIO_U8GetPinVal+0x88>
    28e4:	8e 81       	ldd	r24, Y+6	; 0x06
    28e6:	9f 81       	ldd	r25, Y+7	; 0x07
    28e8:	82 30       	cpi	r24, 0x02	; 2
    28ea:	91 05       	cpc	r25, r1
    28ec:	34 f4       	brge	.+12     	; 0x28fa <DIO_U8GetPinVal+0x48>
    28ee:	2e 81       	ldd	r18, Y+6	; 0x06
    28f0:	3f 81       	ldd	r19, Y+7	; 0x07
    28f2:	21 15       	cp	r18, r1
    28f4:	31 05       	cpc	r19, r1
    28f6:	69 f0       	breq	.+26     	; 0x2912 <DIO_U8GetPinVal+0x60>
    28f8:	5b c0       	rjmp	.+182    	; 0x29b0 <DIO_U8GetPinVal+0xfe>
    28fa:	4e 81       	ldd	r20, Y+6	; 0x06
    28fc:	5f 81       	ldd	r21, Y+7	; 0x07
    28fe:	42 30       	cpi	r20, 0x02	; 2
    2900:	51 05       	cpc	r21, r1
    2902:	79 f1       	breq	.+94     	; 0x2962 <DIO_U8GetPinVal+0xb0>
    2904:	8e 81       	ldd	r24, Y+6	; 0x06
    2906:	9f 81       	ldd	r25, Y+7	; 0x07
    2908:	83 30       	cpi	r24, 0x03	; 3
    290a:	91 05       	cpc	r25, r1
    290c:	09 f4       	brne	.+2      	; 0x2910 <DIO_U8GetPinVal+0x5e>
    290e:	3d c0       	rjmp	.+122    	; 0x298a <DIO_U8GetPinVal+0xd8>
    2910:	4f c0       	rjmp	.+158    	; 0x29b0 <DIO_U8GetPinVal+0xfe>
				{
				case 0:
				{
					*u8_Val=GET_BIT(PINA_REG,Copy_u8PinNo);
    2912:	e9 e3       	ldi	r30, 0x39	; 57
    2914:	f0 e0       	ldi	r31, 0x00	; 0
    2916:	80 81       	ld	r24, Z
    2918:	28 2f       	mov	r18, r24
    291a:	30 e0       	ldi	r19, 0x00	; 0
    291c:	8b 81       	ldd	r24, Y+3	; 0x03
    291e:	88 2f       	mov	r24, r24
    2920:	90 e0       	ldi	r25, 0x00	; 0
    2922:	a9 01       	movw	r20, r18
    2924:	02 c0       	rjmp	.+4      	; 0x292a <DIO_U8GetPinVal+0x78>
    2926:	55 95       	asr	r21
    2928:	47 95       	ror	r20
    292a:	8a 95       	dec	r24
    292c:	e2 f7       	brpl	.-8      	; 0x2926 <DIO_U8GetPinVal+0x74>
    292e:	ca 01       	movw	r24, r20
    2930:	81 70       	andi	r24, 0x01	; 1
    2932:	ec 81       	ldd	r30, Y+4	; 0x04
    2934:	fd 81       	ldd	r31, Y+5	; 0x05
    2936:	80 83       	st	Z, r24
    2938:	3b c0       	rjmp	.+118    	; 0x29b0 <DIO_U8GetPinVal+0xfe>
					break;
				}
				case 1:
				{
					*u8_Val=GET_BIT(PINB_REG,Copy_u8PinNo);
    293a:	e6 e3       	ldi	r30, 0x36	; 54
    293c:	f0 e0       	ldi	r31, 0x00	; 0
    293e:	80 81       	ld	r24, Z
    2940:	28 2f       	mov	r18, r24
    2942:	30 e0       	ldi	r19, 0x00	; 0
    2944:	8b 81       	ldd	r24, Y+3	; 0x03
    2946:	88 2f       	mov	r24, r24
    2948:	90 e0       	ldi	r25, 0x00	; 0
    294a:	a9 01       	movw	r20, r18
    294c:	02 c0       	rjmp	.+4      	; 0x2952 <DIO_U8GetPinVal+0xa0>
    294e:	55 95       	asr	r21
    2950:	47 95       	ror	r20
    2952:	8a 95       	dec	r24
    2954:	e2 f7       	brpl	.-8      	; 0x294e <DIO_U8GetPinVal+0x9c>
    2956:	ca 01       	movw	r24, r20
    2958:	81 70       	andi	r24, 0x01	; 1
    295a:	ec 81       	ldd	r30, Y+4	; 0x04
    295c:	fd 81       	ldd	r31, Y+5	; 0x05
    295e:	80 83       	st	Z, r24
    2960:	27 c0       	rjmp	.+78     	; 0x29b0 <DIO_U8GetPinVal+0xfe>
					break;
				}
				case 2:
				{
					*u8_Val=GET_BIT(PINC_REG,Copy_u8PinNo);
    2962:	e3 e3       	ldi	r30, 0x33	; 51
    2964:	f0 e0       	ldi	r31, 0x00	; 0
    2966:	80 81       	ld	r24, Z
    2968:	28 2f       	mov	r18, r24
    296a:	30 e0       	ldi	r19, 0x00	; 0
    296c:	8b 81       	ldd	r24, Y+3	; 0x03
    296e:	88 2f       	mov	r24, r24
    2970:	90 e0       	ldi	r25, 0x00	; 0
    2972:	a9 01       	movw	r20, r18
    2974:	02 c0       	rjmp	.+4      	; 0x297a <DIO_U8GetPinVal+0xc8>
    2976:	55 95       	asr	r21
    2978:	47 95       	ror	r20
    297a:	8a 95       	dec	r24
    297c:	e2 f7       	brpl	.-8      	; 0x2976 <DIO_U8GetPinVal+0xc4>
    297e:	ca 01       	movw	r24, r20
    2980:	81 70       	andi	r24, 0x01	; 1
    2982:	ec 81       	ldd	r30, Y+4	; 0x04
    2984:	fd 81       	ldd	r31, Y+5	; 0x05
    2986:	80 83       	st	Z, r24
    2988:	13 c0       	rjmp	.+38     	; 0x29b0 <DIO_U8GetPinVal+0xfe>
					break;
				}
				case 3:
				{
					*u8_Val=GET_BIT(PIND_REG,Copy_u8PinNo);
    298a:	e0 e3       	ldi	r30, 0x30	; 48
    298c:	f0 e0       	ldi	r31, 0x00	; 0
    298e:	80 81       	ld	r24, Z
    2990:	28 2f       	mov	r18, r24
    2992:	30 e0       	ldi	r19, 0x00	; 0
    2994:	8b 81       	ldd	r24, Y+3	; 0x03
    2996:	88 2f       	mov	r24, r24
    2998:	90 e0       	ldi	r25, 0x00	; 0
    299a:	a9 01       	movw	r20, r18
    299c:	02 c0       	rjmp	.+4      	; 0x29a2 <DIO_U8GetPinVal+0xf0>
    299e:	55 95       	asr	r21
    29a0:	47 95       	ror	r20
    29a2:	8a 95       	dec	r24
    29a4:	e2 f7       	brpl	.-8      	; 0x299e <DIO_U8GetPinVal+0xec>
    29a6:	ca 01       	movw	r24, r20
    29a8:	81 70       	andi	r24, 0x01	; 1
    29aa:	ec 81       	ldd	r30, Y+4	; 0x04
    29ac:	fd 81       	ldd	r31, Y+5	; 0x05
    29ae:	80 83       	st	Z, r24
	{
		Local_Status=RT_NOK;
	}


		return Local_Status;
    29b0:	89 81       	ldd	r24, Y+1	; 0x01
}
    29b2:	27 96       	adiw	r28, 0x07	; 7
    29b4:	0f b6       	in	r0, 0x3f	; 63
    29b6:	f8 94       	cli
    29b8:	de bf       	out	0x3e, r29	; 62
    29ba:	0f be       	out	0x3f, r0	; 63
    29bc:	cd bf       	out	0x3d, r28	; 61
    29be:	cf 91       	pop	r28
    29c0:	df 91       	pop	r29
    29c2:	08 95       	ret

000029c4 <ADC_VoidInit_PreBuild>:

#define IDIL (u8)1
#define BUZY (u8)0
u8 Global_u8State=IDIL;
void ADC_VoidInit_PreBuild(void)
{
    29c4:	df 93       	push	r29
    29c6:	cf 93       	push	r28
    29c8:	cd b7       	in	r28, 0x3d	; 61
    29ca:	de b7       	in	r29, 0x3e	; 62
	ADMUX_REG=ADMUX_INITAIL_VALUE;
    29cc:	e7 e2       	ldi	r30, 0x27	; 39
    29ce:	f0 e0       	ldi	r31, 0x00	; 0
    29d0:	80 e4       	ldi	r24, 0x40	; 64
    29d2:	80 83       	st	Z, r24
	ADCSRA_REG=ADCSRA_REG_INITAIL_VALUE;
    29d4:	e6 e2       	ldi	r30, 0x26	; 38
    29d6:	f0 e0       	ldi	r31, 0x00	; 0
    29d8:	86 e8       	ldi	r24, 0x86	; 134
    29da:	80 83       	st	Z, r24
}
    29dc:	cf 91       	pop	r28
    29de:	df 91       	pop	r29
    29e0:	08 95       	ret

000029e2 <ADC_u8AdjustmentSelect_Postbuild>:

u8 ADC_u8AdjustmentSelect_Postbuild(u8 Copy_u8Justfication)
{
    29e2:	df 93       	push	r29
    29e4:	cf 93       	push	r28
    29e6:	00 d0       	rcall	.+0      	; 0x29e8 <ADC_u8AdjustmentSelect_Postbuild+0x6>
    29e8:	cd b7       	in	r28, 0x3d	; 61
    29ea:	de b7       	in	r29, 0x3e	; 62
    29ec:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Status=RT_OK;
    29ee:	19 82       	std	Y+1, r1	; 0x01
if(Copy_u8Justfication==LEFT_JUSTFICATION)
    29f0:	8a 81       	ldd	r24, Y+2	; 0x02
    29f2:	81 30       	cpi	r24, 0x01	; 1
    29f4:	41 f4       	brne	.+16     	; 0x2a06 <ADC_u8AdjustmentSelect_Postbuild+0x24>
	{
	 SET_BIT(ADMUX_REG,ADLAR);
    29f6:	a7 e2       	ldi	r26, 0x27	; 39
    29f8:	b0 e0       	ldi	r27, 0x00	; 0
    29fa:	e7 e2       	ldi	r30, 0x27	; 39
    29fc:	f0 e0       	ldi	r31, 0x00	; 0
    29fe:	80 81       	ld	r24, Z
    2a00:	80 62       	ori	r24, 0x20	; 32
    2a02:	8c 93       	st	X, r24
    2a04:	0d c0       	rjmp	.+26     	; 0x2a20 <ADC_u8AdjustmentSelect_Postbuild+0x3e>
	}
else if (Copy_u8Justfication==RIGHT_JUSTFICATION)
    2a06:	8a 81       	ldd	r24, Y+2	; 0x02
    2a08:	88 23       	and	r24, r24
    2a0a:	41 f4       	brne	.+16     	; 0x2a1c <ADC_u8AdjustmentSelect_Postbuild+0x3a>
	{
	 CLR_BIT(ADMUX_REG,ADLAR);
    2a0c:	a7 e2       	ldi	r26, 0x27	; 39
    2a0e:	b0 e0       	ldi	r27, 0x00	; 0
    2a10:	e7 e2       	ldi	r30, 0x27	; 39
    2a12:	f0 e0       	ldi	r31, 0x00	; 0
    2a14:	80 81       	ld	r24, Z
    2a16:	8f 7d       	andi	r24, 0xDF	; 223
    2a18:	8c 93       	st	X, r24
    2a1a:	02 c0       	rjmp	.+4      	; 0x2a20 <ADC_u8AdjustmentSelect_Postbuild+0x3e>
	}
else
	{
	 Local_u8Status=RT_NOK;
    2a1c:	81 e0       	ldi	r24, 0x01	; 1
    2a1e:	89 83       	std	Y+1, r24	; 0x01
	}

return Local_u8Status;
    2a20:	89 81       	ldd	r24, Y+1	; 0x01

}
    2a22:	0f 90       	pop	r0
    2a24:	0f 90       	pop	r0
    2a26:	cf 91       	pop	r28
    2a28:	df 91       	pop	r29
    2a2a:	08 95       	ret

00002a2c <ADC_VoidVrefSelect_Postbuild>:

void ADC_VoidVrefSelect_Postbuild(u8 Copy_u8Vref)
{
    2a2c:	df 93       	push	r29
    2a2e:	cf 93       	push	r28
    2a30:	00 d0       	rcall	.+0      	; 0x2a32 <ADC_VoidVrefSelect_Postbuild+0x6>
    2a32:	cd b7       	in	r28, 0x3d	; 61
    2a34:	de b7       	in	r29, 0x3e	; 62
    2a36:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Temp=ADMUX_REG;
    2a38:	e7 e2       	ldi	r30, 0x27	; 39
    2a3a:	f0 e0       	ldi	r31, 0x00	; 0
    2a3c:	80 81       	ld	r24, Z
    2a3e:	89 83       	std	Y+1, r24	; 0x01
	Local_u8Temp&=SELECT_VREF_MASK;
    2a40:	89 81       	ldd	r24, Y+1	; 0x01
    2a42:	8f 73       	andi	r24, 0x3F	; 63
    2a44:	89 83       	std	Y+1, r24	; 0x01
	Local_u8Temp|=Copy_u8Vref;
    2a46:	99 81       	ldd	r25, Y+1	; 0x01
    2a48:	8a 81       	ldd	r24, Y+2	; 0x02
    2a4a:	89 2b       	or	r24, r25
    2a4c:	89 83       	std	Y+1, r24	; 0x01
	ADMUX_REG=Local_u8Temp;
    2a4e:	e7 e2       	ldi	r30, 0x27	; 39
    2a50:	f0 e0       	ldi	r31, 0x00	; 0
    2a52:	89 81       	ldd	r24, Y+1	; 0x01
    2a54:	80 83       	st	Z, r24
}
    2a56:	0f 90       	pop	r0
    2a58:	0f 90       	pop	r0
    2a5a:	cf 91       	pop	r28
    2a5c:	df 91       	pop	r29
    2a5e:	08 95       	ret

00002a60 <ADC_VoidPrescalerSelect_Postbuild>:
void ADC_VoidPrescalerSelect_Postbuild(enum ADC_PRESACLEERS Copy_u8Prescaler)
{
    2a60:	df 93       	push	r29
    2a62:	cf 93       	push	r28
    2a64:	00 d0       	rcall	.+0      	; 0x2a66 <ADC_VoidPrescalerSelect_Postbuild+0x6>
    2a66:	cd b7       	in	r28, 0x3d	; 61
    2a68:	de b7       	in	r29, 0x3e	; 62
    2a6a:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Temp=ADCSRA_REG;
    2a6c:	e6 e2       	ldi	r30, 0x26	; 38
    2a6e:	f0 e0       	ldi	r31, 0x00	; 0
    2a70:	80 81       	ld	r24, Z
    2a72:	89 83       	std	Y+1, r24	; 0x01
	Local_u8Temp&=SELECT_PRESCALER_MASK;
    2a74:	89 81       	ldd	r24, Y+1	; 0x01
    2a76:	88 7f       	andi	r24, 0xF8	; 248
    2a78:	89 83       	std	Y+1, r24	; 0x01
	Local_u8Temp|=Copy_u8Prescaler;
    2a7a:	99 81       	ldd	r25, Y+1	; 0x01
    2a7c:	8a 81       	ldd	r24, Y+2	; 0x02
    2a7e:	89 2b       	or	r24, r25
    2a80:	89 83       	std	Y+1, r24	; 0x01
	ADCSRA_REG=Local_u8Temp;
    2a82:	e6 e2       	ldi	r30, 0x26	; 38
    2a84:	f0 e0       	ldi	r31, 0x00	; 0
    2a86:	89 81       	ldd	r24, Y+1	; 0x01
    2a88:	80 83       	st	Z, r24
}
    2a8a:	0f 90       	pop	r0
    2a8c:	0f 90       	pop	r0
    2a8e:	cf 91       	pop	r28
    2a90:	df 91       	pop	r29
    2a92:	08 95       	ret

00002a94 <ADC_u8ONO_OFFStateSelect_Postbuild>:

u8 ADC_u8ONO_OFFStateSelect_Postbuild(u8 Copy_u8ADC_State)
{
    2a94:	df 93       	push	r29
    2a96:	cf 93       	push	r28
    2a98:	00 d0       	rcall	.+0      	; 0x2a9a <ADC_u8ONO_OFFStateSelect_Postbuild+0x6>
    2a9a:	cd b7       	in	r28, 0x3d	; 61
    2a9c:	de b7       	in	r29, 0x3e	; 62
    2a9e:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Status=RT_OK;
    2aa0:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8ADC_State==ENABLE)
    2aa2:	8a 81       	ldd	r24, Y+2	; 0x02
    2aa4:	81 30       	cpi	r24, 0x01	; 1
    2aa6:	41 f4       	brne	.+16     	; 0x2ab8 <ADC_u8ONO_OFFStateSelect_Postbuild+0x24>
		{
		 SET_BIT(ADCSRA_REG,ADEN);
    2aa8:	a6 e2       	ldi	r26, 0x26	; 38
    2aaa:	b0 e0       	ldi	r27, 0x00	; 0
    2aac:	e6 e2       	ldi	r30, 0x26	; 38
    2aae:	f0 e0       	ldi	r31, 0x00	; 0
    2ab0:	80 81       	ld	r24, Z
    2ab2:	80 68       	ori	r24, 0x80	; 128
    2ab4:	8c 93       	st	X, r24
    2ab6:	0d c0       	rjmp	.+26     	; 0x2ad2 <ADC_u8ONO_OFFStateSelect_Postbuild+0x3e>
		}
	else if (Copy_u8ADC_State==DISABLE)
    2ab8:	8a 81       	ldd	r24, Y+2	; 0x02
    2aba:	88 23       	and	r24, r24
    2abc:	41 f4       	brne	.+16     	; 0x2ace <ADC_u8ONO_OFFStateSelect_Postbuild+0x3a>
		{
		 CLR_BIT(ADCSRA_REG,ADEN);
    2abe:	a6 e2       	ldi	r26, 0x26	; 38
    2ac0:	b0 e0       	ldi	r27, 0x00	; 0
    2ac2:	e6 e2       	ldi	r30, 0x26	; 38
    2ac4:	f0 e0       	ldi	r31, 0x00	; 0
    2ac6:	80 81       	ld	r24, Z
    2ac8:	8f 77       	andi	r24, 0x7F	; 127
    2aca:	8c 93       	st	X, r24
    2acc:	02 c0       	rjmp	.+4      	; 0x2ad2 <ADC_u8ONO_OFFStateSelect_Postbuild+0x3e>
		}
	else
		{
		 Local_u8Status=RT_NOK;
    2ace:	81 e0       	ldi	r24, 0x01	; 1
    2ad0:	89 83       	std	Y+1, r24	; 0x01
		}

	return Local_u8Status;
    2ad2:	89 81       	ldd	r24, Y+1	; 0x01
}
    2ad4:	0f 90       	pop	r0
    2ad6:	0f 90       	pop	r0
    2ad8:	cf 91       	pop	r28
    2ada:	df 91       	pop	r29
    2adc:	08 95       	ret

00002ade <ADC_u8AutoTriggerEnable_Postbuild>:
u8 ADC_u8AutoTriggerEnable_Postbuild(u8 Copy_u8ADC_AutoTriggerEnable,u8 Copy_u8TriggerSource)
{
    2ade:	df 93       	push	r29
    2ae0:	cf 93       	push	r28
    2ae2:	00 d0       	rcall	.+0      	; 0x2ae4 <ADC_u8AutoTriggerEnable_Postbuild+0x6>
    2ae4:	00 d0       	rcall	.+0      	; 0x2ae6 <ADC_u8AutoTriggerEnable_Postbuild+0x8>
    2ae6:	cd b7       	in	r28, 0x3d	; 61
    2ae8:	de b7       	in	r29, 0x3e	; 62
    2aea:	8b 83       	std	Y+3, r24	; 0x03
    2aec:	6c 83       	std	Y+4, r22	; 0x04
	u8 Local_u8Status=RT_OK;
    2aee:	1a 82       	std	Y+2, r1	; 0x02
	if(Copy_u8ADC_AutoTriggerEnable==ENABLE)
    2af0:	8b 81       	ldd	r24, Y+3	; 0x03
    2af2:	81 30       	cpi	r24, 0x01	; 1
    2af4:	b9 f4       	brne	.+46     	; 0x2b24 <ADC_u8AutoTriggerEnable_Postbuild+0x46>
		{
		 SET_BIT(ADCSRA_REG,ADATE);
    2af6:	a6 e2       	ldi	r26, 0x26	; 38
    2af8:	b0 e0       	ldi	r27, 0x00	; 0
    2afa:	e6 e2       	ldi	r30, 0x26	; 38
    2afc:	f0 e0       	ldi	r31, 0x00	; 0
    2afe:	80 81       	ld	r24, Z
    2b00:	80 62       	ori	r24, 0x20	; 32
    2b02:	8c 93       	st	X, r24
		 u8 Local_u8Temp=ADCSRA_REG;
    2b04:	e6 e2       	ldi	r30, 0x26	; 38
    2b06:	f0 e0       	ldi	r31, 0x00	; 0
    2b08:	80 81       	ld	r24, Z
    2b0a:	89 83       	std	Y+1, r24	; 0x01
		 	Local_u8Temp&=SELECT_AUTO_TRIGER_SOURSE_MASK;
    2b0c:	89 81       	ldd	r24, Y+1	; 0x01
    2b0e:	8f 71       	andi	r24, 0x1F	; 31
    2b10:	89 83       	std	Y+1, r24	; 0x01
		 	Local_u8Temp|=Copy_u8TriggerSource;
    2b12:	99 81       	ldd	r25, Y+1	; 0x01
    2b14:	8c 81       	ldd	r24, Y+4	; 0x04
    2b16:	89 2b       	or	r24, r25
    2b18:	89 83       	std	Y+1, r24	; 0x01
		 	ADCSRA_REG=Local_u8Temp;
    2b1a:	e6 e2       	ldi	r30, 0x26	; 38
    2b1c:	f0 e0       	ldi	r31, 0x00	; 0
    2b1e:	89 81       	ldd	r24, Y+1	; 0x01
    2b20:	80 83       	st	Z, r24
    2b22:	0d c0       	rjmp	.+26     	; 0x2b3e <ADC_u8AutoTriggerEnable_Postbuild+0x60>

		}
	else if (Copy_u8ADC_AutoTriggerEnable==DISABLE)
    2b24:	8b 81       	ldd	r24, Y+3	; 0x03
    2b26:	88 23       	and	r24, r24
    2b28:	41 f4       	brne	.+16     	; 0x2b3a <ADC_u8AutoTriggerEnable_Postbuild+0x5c>
		{
		 CLR_BIT(ADCSRA_REG,ADATE);
    2b2a:	a6 e2       	ldi	r26, 0x26	; 38
    2b2c:	b0 e0       	ldi	r27, 0x00	; 0
    2b2e:	e6 e2       	ldi	r30, 0x26	; 38
    2b30:	f0 e0       	ldi	r31, 0x00	; 0
    2b32:	80 81       	ld	r24, Z
    2b34:	8f 7d       	andi	r24, 0xDF	; 223
    2b36:	8c 93       	st	X, r24
    2b38:	02 c0       	rjmp	.+4      	; 0x2b3e <ADC_u8AutoTriggerEnable_Postbuild+0x60>
		}
	else
		{
		 Local_u8Status=RT_NOK;
    2b3a:	81 e0       	ldi	r24, 0x01	; 1
    2b3c:	8a 83       	std	Y+2, r24	; 0x02
		}

	return Local_u8Status;
    2b3e:	8a 81       	ldd	r24, Y+2	; 0x02
}
    2b40:	0f 90       	pop	r0
    2b42:	0f 90       	pop	r0
    2b44:	0f 90       	pop	r0
    2b46:	0f 90       	pop	r0
    2b48:	cf 91       	pop	r28
    2b4a:	df 91       	pop	r29
    2b4c:	08 95       	ret

00002b4e <ADC_u8GetDigitalValChannel>:




u8 ADC_u8GetDigitalValChannel(u8 Copy_u8Channel,u16 *Reading_Channel)
{
    2b4e:	df 93       	push	r29
    2b50:	cf 93       	push	r28
    2b52:	cd b7       	in	r28, 0x3d	; 61
    2b54:	de b7       	in	r29, 0x3e	; 62
    2b56:	27 97       	sbiw	r28, 0x07	; 7
    2b58:	0f b6       	in	r0, 0x3f	; 63
    2b5a:	f8 94       	cli
    2b5c:	de bf       	out	0x3e, r29	; 62
    2b5e:	0f be       	out	0x3f, r0	; 63
    2b60:	cd bf       	out	0x3d, r28	; 61
    2b62:	8d 83       	std	Y+5, r24	; 0x05
    2b64:	7f 83       	std	Y+7, r23	; 0x07
    2b66:	6e 83       	std	Y+6, r22	; 0x06
	u8 Local_u8Status=RT_OK;
    2b68:	1c 82       	std	Y+4, r1	; 0x04
	if(Global_u8State==IDIL)
    2b6a:	80 91 68 01 	lds	r24, 0x0168
    2b6e:	81 30       	cpi	r24, 0x01	; 1
    2b70:	09 f0       	breq	.+2      	; 0x2b74 <ADC_u8GetDigitalValChannel+0x26>
    2b72:	74 c0       	rjmp	.+232    	; 0x2c5c <ADC_u8GetDigitalValChannel+0x10e>
	{
		Global_u8State=BUZY;
    2b74:	10 92 68 01 	sts	0x0168, r1
		u32 Local_u32Counter=0;
    2b78:	1b 82       	std	Y+3, r1	; 0x03
    2b7a:	1a 82       	std	Y+2, r1	; 0x02
		u8 Local_u8Temp=ADMUX_REG;
    2b7c:	e7 e2       	ldi	r30, 0x27	; 39
    2b7e:	f0 e0       	ldi	r31, 0x00	; 0
    2b80:	80 81       	ld	r24, Z
    2b82:	89 83       	std	Y+1, r24	; 0x01
		Local_u8Temp&=SELECT_ENDED_CHANNEL_MASK;
    2b84:	89 81       	ldd	r24, Y+1	; 0x01
    2b86:	80 7e       	andi	r24, 0xE0	; 224
    2b88:	89 83       	std	Y+1, r24	; 0x01
		Local_u8Temp|=Copy_u8Channel;
    2b8a:	99 81       	ldd	r25, Y+1	; 0x01
    2b8c:	8d 81       	ldd	r24, Y+5	; 0x05
    2b8e:	89 2b       	or	r24, r25
    2b90:	89 83       	std	Y+1, r24	; 0x01
		ADMUX_REG=Local_u8Temp;
    2b92:	e7 e2       	ldi	r30, 0x27	; 39
    2b94:	f0 e0       	ldi	r31, 0x00	; 0
    2b96:	89 81       	ldd	r24, Y+1	; 0x01
    2b98:	80 83       	st	Z, r24
		SET_BIT(ADCSRA_REG,ADSC);
    2b9a:	a6 e2       	ldi	r26, 0x26	; 38
    2b9c:	b0 e0       	ldi	r27, 0x00	; 0
    2b9e:	e6 e2       	ldi	r30, 0x26	; 38
    2ba0:	f0 e0       	ldi	r31, 0x00	; 0
    2ba2:	80 81       	ld	r24, Z
    2ba4:	80 64       	ori	r24, 0x40	; 64
    2ba6:	8c 93       	st	X, r24

			if(GET_BIT(ADCSRA_REG,ADIE)==DISABLE)
    2ba8:	e6 e2       	ldi	r30, 0x26	; 38
    2baa:	f0 e0       	ldi	r31, 0x00	; 0
    2bac:	80 81       	ld	r24, Z
    2bae:	86 95       	lsr	r24
    2bb0:	86 95       	lsr	r24
    2bb2:	86 95       	lsr	r24
    2bb4:	88 2f       	mov	r24, r24
    2bb6:	90 e0       	ldi	r25, 0x00	; 0
    2bb8:	81 70       	andi	r24, 0x01	; 1
    2bba:	90 70       	andi	r25, 0x00	; 0
    2bbc:	00 97       	sbiw	r24, 0x00	; 0
    2bbe:	09 f0       	breq	.+2      	; 0x2bc2 <ADC_u8GetDigitalValChannel+0x74>
    2bc0:	4f c0       	rjmp	.+158    	; 0x2c60 <ADC_u8GetDigitalValChannel+0x112>
			{
				while((GET_BIT(ADCSRA_REG,ADIF)!=1)&&(Local_u32Counter<TIME_OUT_WAITING))
    2bc2:	e6 e2       	ldi	r30, 0x26	; 38
    2bc4:	f0 e0       	ldi	r31, 0x00	; 0
    2bc6:	80 81       	ld	r24, Z
    2bc8:	82 95       	swap	r24
    2bca:	8f 70       	andi	r24, 0x0F	; 15
    2bcc:	88 2f       	mov	r24, r24
    2bce:	90 e0       	ldi	r25, 0x00	; 0
    2bd0:	81 70       	andi	r24, 0x01	; 1
    2bd2:	90 70       	andi	r25, 0x00	; 0
    2bd4:	00 97       	sbiw	r24, 0x00	; 0
    2bd6:	31 f4       	brne	.+12     	; 0x2be4 <ADC_u8GetDigitalValChannel+0x96>
				{
					Local_u32Counter++;
    2bd8:	8a 81       	ldd	r24, Y+2	; 0x02
    2bda:	9b 81       	ldd	r25, Y+3	; 0x03
    2bdc:	01 96       	adiw	r24, 0x01	; 1
    2bde:	9b 83       	std	Y+3, r25	; 0x03
    2be0:	8a 83       	std	Y+2, r24	; 0x02
    2be2:	ef cf       	rjmp	.-34     	; 0x2bc2 <ADC_u8GetDigitalValChannel+0x74>
					/*return error status because the time defined in configuration is out*/
					Local_u8Status=RT_NOK;
				}
				else
				{
					SET_BIT(ADCSRA_REG,ADIF);
    2be4:	a6 e2       	ldi	r26, 0x26	; 38
    2be6:	b0 e0       	ldi	r27, 0x00	; 0
    2be8:	e6 e2       	ldi	r30, 0x26	; 38
    2bea:	f0 e0       	ldi	r31, 0x00	; 0
    2bec:	80 81       	ld	r24, Z
    2bee:	80 61       	ori	r24, 0x10	; 16
    2bf0:	8c 93       	st	X, r24

					if(Reading_Channel!=NULL)
    2bf2:	8e 81       	ldd	r24, Y+6	; 0x06
    2bf4:	9f 81       	ldd	r25, Y+7	; 0x07
    2bf6:	00 97       	sbiw	r24, 0x00	; 0
    2bf8:	71 f1       	breq	.+92     	; 0x2c56 <ADC_u8GetDigitalValChannel+0x108>
					{
						if(GET_BIT(ADMUX_REG,ADLAR)==LEFT_JUSTFICATION)
    2bfa:	e7 e2       	ldi	r30, 0x27	; 39
    2bfc:	f0 e0       	ldi	r31, 0x00	; 0
    2bfe:	80 81       	ld	r24, Z
    2c00:	82 95       	swap	r24
    2c02:	86 95       	lsr	r24
    2c04:	87 70       	andi	r24, 0x07	; 7
    2c06:	88 2f       	mov	r24, r24
    2c08:	90 e0       	ldi	r25, 0x00	; 0
    2c0a:	81 70       	andi	r24, 0x01	; 1
    2c0c:	90 70       	andi	r25, 0x00	; 0
    2c0e:	88 23       	and	r24, r24
    2c10:	51 f0       	breq	.+20     	; 0x2c26 <ADC_u8GetDigitalValChannel+0xd8>
						{
							*Reading_Channel= ADCH_REG;
    2c12:	e5 e2       	ldi	r30, 0x25	; 37
    2c14:	f0 e0       	ldi	r31, 0x00	; 0
    2c16:	80 81       	ld	r24, Z
    2c18:	88 2f       	mov	r24, r24
    2c1a:	90 e0       	ldi	r25, 0x00	; 0
    2c1c:	ee 81       	ldd	r30, Y+6	; 0x06
    2c1e:	ff 81       	ldd	r31, Y+7	; 0x07
    2c20:	91 83       	std	Z+1, r25	; 0x01
    2c22:	80 83       	st	Z, r24
    2c24:	14 c0       	rjmp	.+40     	; 0x2c4e <ADC_u8GetDigitalValChannel+0x100>
						}
						else if (GET_BIT(ADMUX_REG,ADLAR)==RIGHT_JUSTFICATION)
    2c26:	e7 e2       	ldi	r30, 0x27	; 39
    2c28:	f0 e0       	ldi	r31, 0x00	; 0
    2c2a:	80 81       	ld	r24, Z
    2c2c:	82 95       	swap	r24
    2c2e:	86 95       	lsr	r24
    2c30:	87 70       	andi	r24, 0x07	; 7
    2c32:	88 2f       	mov	r24, r24
    2c34:	90 e0       	ldi	r25, 0x00	; 0
    2c36:	81 70       	andi	r24, 0x01	; 1
    2c38:	90 70       	andi	r25, 0x00	; 0
    2c3a:	00 97       	sbiw	r24, 0x00	; 0
    2c3c:	41 f4       	brne	.+16     	; 0x2c4e <ADC_u8GetDigitalValChannel+0x100>
						{
							*Reading_Channel=ADC_10_BIT_RESULT ;
    2c3e:	e4 e2       	ldi	r30, 0x24	; 36
    2c40:	f0 e0       	ldi	r31, 0x00	; 0
    2c42:	80 81       	ld	r24, Z
    2c44:	91 81       	ldd	r25, Z+1	; 0x01
    2c46:	ee 81       	ldd	r30, Y+6	; 0x06
    2c48:	ff 81       	ldd	r31, Y+7	; 0x07
    2c4a:	91 83       	std	Z+1, r25	; 0x01
    2c4c:	80 83       	st	Z, r24
						}
						Global_u8State=IDIL;
    2c4e:	81 e0       	ldi	r24, 0x01	; 1
    2c50:	80 93 68 01 	sts	0x0168, r24
    2c54:	05 c0       	rjmp	.+10     	; 0x2c60 <ADC_u8GetDigitalValChannel+0x112>
					}
					else
					{
						Local_u8Status=NULL_POINTER;
    2c56:	82 e0       	ldi	r24, 0x02	; 2
    2c58:	8c 83       	std	Y+4, r24	; 0x04
    2c5a:	02 c0       	rjmp	.+4      	; 0x2c60 <ADC_u8GetDigitalValChannel+0x112>

			}
	}
	else
	{
		Local_u8Status=BUSY_FUNC;
    2c5c:	83 e0       	ldi	r24, 0x03	; 3
    2c5e:	8c 83       	std	Y+4, r24	; 0x04
	}

return Local_u8Status;
    2c60:	8c 81       	ldd	r24, Y+4	; 0x04
}
    2c62:	27 96       	adiw	r28, 0x07	; 7
    2c64:	0f b6       	in	r0, 0x3f	; 63
    2c66:	f8 94       	cli
    2c68:	de bf       	out	0x3e, r29	; 62
    2c6a:	0f be       	out	0x3f, r0	; 63
    2c6c:	cd bf       	out	0x3d, r28	; 61
    2c6e:	cf 91       	pop	r28
    2c70:	df 91       	pop	r29
    2c72:	08 95       	ret

00002c74 <ADC_u8GetDigitalValChannelAsynchronus>:

u8 ADC_u8GetDigitalValChannelAsynchronus(u8 Copy_u8Channel,u16 *Reading_Channel,void(*ADC_Notifications)(void))
{
    2c74:	df 93       	push	r29
    2c76:	cf 93       	push	r28
    2c78:	cd b7       	in	r28, 0x3d	; 61
    2c7a:	de b7       	in	r29, 0x3e	; 62
    2c7c:	28 97       	sbiw	r28, 0x08	; 8
    2c7e:	0f b6       	in	r0, 0x3f	; 63
    2c80:	f8 94       	cli
    2c82:	de bf       	out	0x3e, r29	; 62
    2c84:	0f be       	out	0x3f, r0	; 63
    2c86:	cd bf       	out	0x3d, r28	; 61
    2c88:	8b 83       	std	Y+3, r24	; 0x03
    2c8a:	7d 83       	std	Y+5, r23	; 0x05
    2c8c:	6c 83       	std	Y+4, r22	; 0x04
    2c8e:	5f 83       	std	Y+7, r21	; 0x07
    2c90:	4e 83       	std	Y+6, r20	; 0x06
	u8 Local_u8Status=RT_OK;
    2c92:	1a 82       	std	Y+2, r1	; 0x02
	if(Global_u8State==IDIL)
    2c94:	80 91 68 01 	lds	r24, 0x0168
    2c98:	81 30       	cpi	r24, 0x01	; 1
    2c9a:	c9 f5       	brne	.+114    	; 0x2d0e <ADC_u8GetDigitalValChannelAsynchronus+0x9a>
	{

		u8 Local_u8Temp=ADMUX_REG;
    2c9c:	e7 e2       	ldi	r30, 0x27	; 39
    2c9e:	f0 e0       	ldi	r31, 0x00	; 0
    2ca0:	80 81       	ld	r24, Z
    2ca2:	89 83       	std	Y+1, r24	; 0x01
			if(Reading_Channel!=NULL||ADC_Notifications!=NULL)
    2ca4:	8c 81       	ldd	r24, Y+4	; 0x04
    2ca6:	9d 81       	ldd	r25, Y+5	; 0x05
    2ca8:	00 97       	sbiw	r24, 0x00	; 0
    2caa:	21 f4       	brne	.+8      	; 0x2cb4 <ADC_u8GetDigitalValChannelAsynchronus+0x40>
    2cac:	8e 81       	ldd	r24, Y+6	; 0x06
    2cae:	9f 81       	ldd	r25, Y+7	; 0x07
    2cb0:	00 97       	sbiw	r24, 0x00	; 0
    2cb2:	41 f1       	breq	.+80     	; 0x2d04 <ADC_u8GetDigitalValChannelAsynchronus+0x90>
			{
				Global_u8State=BUZY;
    2cb4:	10 92 68 01 	sts	0x0168, r1
				Local_u8Temp&=SELECT_ENDED_CHANNEL_MASK;
    2cb8:	89 81       	ldd	r24, Y+1	; 0x01
    2cba:	80 7e       	andi	r24, 0xE0	; 224
    2cbc:	89 83       	std	Y+1, r24	; 0x01
				Local_u8Temp|=Copy_u8Channel;
    2cbe:	99 81       	ldd	r25, Y+1	; 0x01
    2cc0:	8b 81       	ldd	r24, Y+3	; 0x03
    2cc2:	89 2b       	or	r24, r25
    2cc4:	89 83       	std	Y+1, r24	; 0x01
				ADMUX_REG=Local_u8Temp;
    2cc6:	e7 e2       	ldi	r30, 0x27	; 39
    2cc8:	f0 e0       	ldi	r31, 0x00	; 0
    2cca:	89 81       	ldd	r24, Y+1	; 0x01
    2ccc:	80 83       	st	Z, r24
				ADC_VidCallBack_ISR_Funtion=ADC_Notifications;
    2cce:	8e 81       	ldd	r24, Y+6	; 0x06
    2cd0:	9f 81       	ldd	r25, Y+7	; 0x07
    2cd2:	90 93 a5 01 	sts	0x01A5, r25
    2cd6:	80 93 a4 01 	sts	0x01A4, r24
				Global_pu16ADC_Reading=	Reading_Channel;
    2cda:	8c 81       	ldd	r24, Y+4	; 0x04
    2cdc:	9d 81       	ldd	r25, Y+5	; 0x05
    2cde:	90 93 a7 01 	sts	0x01A7, r25
    2ce2:	80 93 a6 01 	sts	0x01A6, r24

				SET_BIT(ADCSRA_REG,ADSC);
    2ce6:	a6 e2       	ldi	r26, 0x26	; 38
    2ce8:	b0 e0       	ldi	r27, 0x00	; 0
    2cea:	e6 e2       	ldi	r30, 0x26	; 38
    2cec:	f0 e0       	ldi	r31, 0x00	; 0
    2cee:	80 81       	ld	r24, Z
    2cf0:	80 64       	ori	r24, 0x40	; 64
    2cf2:	8c 93       	st	X, r24
				SET_BIT(ADCSRA_REG,ADIE);
    2cf4:	a6 e2       	ldi	r26, 0x26	; 38
    2cf6:	b0 e0       	ldi	r27, 0x00	; 0
    2cf8:	e6 e2       	ldi	r30, 0x26	; 38
    2cfa:	f0 e0       	ldi	r31, 0x00	; 0
    2cfc:	80 81       	ld	r24, Z
    2cfe:	88 60       	ori	r24, 0x08	; 8
    2d00:	8c 93       	st	X, r24
    2d02:	02 c0       	rjmp	.+4      	; 0x2d08 <ADC_u8GetDigitalValChannelAsynchronus+0x94>

			}
			else
			{
				Local_u8Status=NULL_POINTER;
    2d04:	82 e0       	ldi	r24, 0x02	; 2
    2d06:	8a 83       	std	Y+2, r24	; 0x02
		return BUSY_FUNC;
	}



return Local_u8Status;
    2d08:	8a 81       	ldd	r24, Y+2	; 0x02
    2d0a:	88 87       	std	Y+8, r24	; 0x08
    2d0c:	02 c0       	rjmp	.+4      	; 0x2d12 <ADC_u8GetDigitalValChannelAsynchronus+0x9e>
			}

	}
	else
	{
		return BUSY_FUNC;
    2d0e:	83 e0       	ldi	r24, 0x03	; 3
    2d10:	88 87       	std	Y+8, r24	; 0x08
    2d12:	88 85       	ldd	r24, Y+8	; 0x08
	}



return Local_u8Status;
}
    2d14:	28 96       	adiw	r28, 0x08	; 8
    2d16:	0f b6       	in	r0, 0x3f	; 63
    2d18:	f8 94       	cli
    2d1a:	de bf       	out	0x3e, r29	; 62
    2d1c:	0f be       	out	0x3f, r0	; 63
    2d1e:	cd bf       	out	0x3d, r28	; 61
    2d20:	cf 91       	pop	r28
    2d22:	df 91       	pop	r29
    2d24:	08 95       	ret

00002d26 <__vector_16>:

}
*/
void __vector_16 (void) __attribute__((signal));
void __vector_16 (void)
{
    2d26:	1f 92       	push	r1
    2d28:	0f 92       	push	r0
    2d2a:	0f b6       	in	r0, 0x3f	; 63
    2d2c:	0f 92       	push	r0
    2d2e:	11 24       	eor	r1, r1
    2d30:	2f 93       	push	r18
    2d32:	3f 93       	push	r19
    2d34:	4f 93       	push	r20
    2d36:	5f 93       	push	r21
    2d38:	6f 93       	push	r22
    2d3a:	7f 93       	push	r23
    2d3c:	8f 93       	push	r24
    2d3e:	9f 93       	push	r25
    2d40:	af 93       	push	r26
    2d42:	bf 93       	push	r27
    2d44:	ef 93       	push	r30
    2d46:	ff 93       	push	r31
    2d48:	df 93       	push	r29
    2d4a:	cf 93       	push	r28
    2d4c:	cd b7       	in	r28, 0x3d	; 61
    2d4e:	de b7       	in	r29, 0x3e	; 62
	if(GET_BIT(ADMUX_REG,ADLAR)==LEFT_JUSTFICATION)
    2d50:	e7 e2       	ldi	r30, 0x27	; 39
    2d52:	f0 e0       	ldi	r31, 0x00	; 0
    2d54:	80 81       	ld	r24, Z
    2d56:	82 95       	swap	r24
    2d58:	86 95       	lsr	r24
    2d5a:	87 70       	andi	r24, 0x07	; 7
    2d5c:	88 2f       	mov	r24, r24
    2d5e:	90 e0       	ldi	r25, 0x00	; 0
    2d60:	81 70       	andi	r24, 0x01	; 1
    2d62:	90 70       	andi	r25, 0x00	; 0
    2d64:	88 23       	and	r24, r24
    2d66:	69 f0       	breq	.+26     	; 0x2d82 <__vector_16+0x5c>
	{
		*Global_pu16ADC_Reading= ADCH_REG;
    2d68:	a0 91 a6 01 	lds	r26, 0x01A6
    2d6c:	b0 91 a7 01 	lds	r27, 0x01A7
    2d70:	e5 e2       	ldi	r30, 0x25	; 37
    2d72:	f0 e0       	ldi	r31, 0x00	; 0
    2d74:	80 81       	ld	r24, Z
    2d76:	88 2f       	mov	r24, r24
    2d78:	90 e0       	ldi	r25, 0x00	; 0
    2d7a:	11 96       	adiw	r26, 0x01	; 1
    2d7c:	9c 93       	st	X, r25
    2d7e:	8e 93       	st	-X, r24
    2d80:	16 c0       	rjmp	.+44     	; 0x2dae <__vector_16+0x88>
	}
	else if (GET_BIT(ADMUX_REG,ADLAR)==RIGHT_JUSTFICATION)
    2d82:	e7 e2       	ldi	r30, 0x27	; 39
    2d84:	f0 e0       	ldi	r31, 0x00	; 0
    2d86:	80 81       	ld	r24, Z
    2d88:	82 95       	swap	r24
    2d8a:	86 95       	lsr	r24
    2d8c:	87 70       	andi	r24, 0x07	; 7
    2d8e:	88 2f       	mov	r24, r24
    2d90:	90 e0       	ldi	r25, 0x00	; 0
    2d92:	81 70       	andi	r24, 0x01	; 1
    2d94:	90 70       	andi	r25, 0x00	; 0
    2d96:	00 97       	sbiw	r24, 0x00	; 0
    2d98:	51 f4       	brne	.+20     	; 0x2dae <__vector_16+0x88>
	{
		*Global_pu16ADC_Reading=ADC_10_BIT_RESULT ;
    2d9a:	e0 91 a6 01 	lds	r30, 0x01A6
    2d9e:	f0 91 a7 01 	lds	r31, 0x01A7
    2da2:	a4 e2       	ldi	r26, 0x24	; 36
    2da4:	b0 e0       	ldi	r27, 0x00	; 0
    2da6:	8d 91       	ld	r24, X+
    2da8:	9c 91       	ld	r25, X
    2daa:	91 83       	std	Z+1, r25	; 0x01
    2dac:	80 83       	st	Z, r24
	}

	Global_u8State=IDIL;
    2dae:	81 e0       	ldi	r24, 0x01	; 1
    2db0:	80 93 68 01 	sts	0x0168, r24
	ADC_VidCallBack_ISR_Funtion();
    2db4:	e0 91 a4 01 	lds	r30, 0x01A4
    2db8:	f0 91 a5 01 	lds	r31, 0x01A5
    2dbc:	09 95       	icall
	CLR_BIT(ADCSRA_REG,ADIE);
    2dbe:	a6 e2       	ldi	r26, 0x26	; 38
    2dc0:	b0 e0       	ldi	r27, 0x00	; 0
    2dc2:	e6 e2       	ldi	r30, 0x26	; 38
    2dc4:	f0 e0       	ldi	r31, 0x00	; 0
    2dc6:	80 81       	ld	r24, Z
    2dc8:	87 7f       	andi	r24, 0xF7	; 247
    2dca:	8c 93       	st	X, r24
}
    2dcc:	cf 91       	pop	r28
    2dce:	df 91       	pop	r29
    2dd0:	ff 91       	pop	r31
    2dd2:	ef 91       	pop	r30
    2dd4:	bf 91       	pop	r27
    2dd6:	af 91       	pop	r26
    2dd8:	9f 91       	pop	r25
    2dda:	8f 91       	pop	r24
    2ddc:	7f 91       	pop	r23
    2dde:	6f 91       	pop	r22
    2de0:	5f 91       	pop	r21
    2de2:	4f 91       	pop	r20
    2de4:	3f 91       	pop	r19
    2de6:	2f 91       	pop	r18
    2de8:	0f 90       	pop	r0
    2dea:	0f be       	out	0x3f, r0	; 63
    2dec:	0f 90       	pop	r0
    2dee:	1f 90       	pop	r1
    2df0:	18 95       	reti

00002df2 <ServoMotor_VoidInit>:
#define Angle_0_tickis 400
#define Angle_180_tickis 2600


void ServoMotor_VoidInit()
{
    2df2:	df 93       	push	r29
    2df4:	cf 93       	push	r28
    2df6:	cd b7       	in	r28, 0x3d	; 61
    2df8:	de b7       	in	r29, 0x3e	; 62
	TMR1_VoidInit_Prebuild();
    2dfa:	0e 94 2f 0c 	call	0x185e	; 0x185e <TMR1_VoidInit_Prebuild>
}
    2dfe:	cf 91       	pop	r28
    2e00:	df 91       	pop	r29
    2e02:	08 95       	ret

00002e04 <ServoMotor_u16SetAngle>:



void ServoMotor_u16SetAngle(u16 Copy_u16Adngle,u8 Copy_u8Channel )
{
    2e04:	df 93       	push	r29
    2e06:	cf 93       	push	r28
    2e08:	cd b7       	in	r28, 0x3d	; 61
    2e0a:	de b7       	in	r29, 0x3e	; 62
    2e0c:	6f 97       	sbiw	r28, 0x1f	; 31
    2e0e:	0f b6       	in	r0, 0x3f	; 63
    2e10:	f8 94       	cli
    2e12:	de bf       	out	0x3e, r29	; 62
    2e14:	0f be       	out	0x3f, r0	; 63
    2e16:	cd bf       	out	0x3d, r28	; 61
    2e18:	9e 8f       	std	Y+30, r25	; 0x1e
    2e1a:	8d 8f       	std	Y+29, r24	; 0x1d
    2e1c:	6f 8f       	std	Y+31, r22	; 0x1f

if ( Copy_u8Channel==TIMER1_CHANNELB)
    2e1e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2e20:	81 30       	cpi	r24, 0x01	; 1
    2e22:	09 f0       	breq	.+2      	; 0x2e26 <ServoMotor_u16SetAngle+0x22>
    2e24:	79 c0       	rjmp	.+242    	; 0x2f18 <ServoMotor_u16SetAngle+0x114>
{
	OCR1B_REG=Copy_u16Adngle;
    2e26:	e8 e4       	ldi	r30, 0x48	; 72
    2e28:	f0 e0       	ldi	r31, 0x00	; 0
    2e2a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2e2c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2e2e:	91 83       	std	Z+1, r25	; 0x01
    2e30:	80 83       	st	Z, r24
    2e32:	80 e0       	ldi	r24, 0x00	; 0
    2e34:	90 e0       	ldi	r25, 0x00	; 0
    2e36:	a0 e2       	ldi	r26, 0x20	; 32
    2e38:	b2 e4       	ldi	r27, 0x42	; 66
    2e3a:	89 8f       	std	Y+25, r24	; 0x19
    2e3c:	9a 8f       	std	Y+26, r25	; 0x1a
    2e3e:	ab 8f       	std	Y+27, r26	; 0x1b
    2e40:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e42:	69 8d       	ldd	r22, Y+25	; 0x19
    2e44:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2e46:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2e48:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2e4a:	20 e0       	ldi	r18, 0x00	; 0
    2e4c:	30 e0       	ldi	r19, 0x00	; 0
    2e4e:	4a ef       	ldi	r20, 0xFA	; 250
    2e50:	54 e4       	ldi	r21, 0x44	; 68
    2e52:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e56:	dc 01       	movw	r26, r24
    2e58:	cb 01       	movw	r24, r22
    2e5a:	8d 8b       	std	Y+21, r24	; 0x15
    2e5c:	9e 8b       	std	Y+22, r25	; 0x16
    2e5e:	af 8b       	std	Y+23, r26	; 0x17
    2e60:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2e62:	6d 89       	ldd	r22, Y+21	; 0x15
    2e64:	7e 89       	ldd	r23, Y+22	; 0x16
    2e66:	8f 89       	ldd	r24, Y+23	; 0x17
    2e68:	98 8d       	ldd	r25, Y+24	; 0x18
    2e6a:	20 e0       	ldi	r18, 0x00	; 0
    2e6c:	30 e0       	ldi	r19, 0x00	; 0
    2e6e:	40 e8       	ldi	r20, 0x80	; 128
    2e70:	5f e3       	ldi	r21, 0x3F	; 63
    2e72:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2e76:	88 23       	and	r24, r24
    2e78:	2c f4       	brge	.+10     	; 0x2e84 <ServoMotor_u16SetAngle+0x80>
		__ticks = 1;
    2e7a:	81 e0       	ldi	r24, 0x01	; 1
    2e7c:	90 e0       	ldi	r25, 0x00	; 0
    2e7e:	9c 8b       	std	Y+20, r25	; 0x14
    2e80:	8b 8b       	std	Y+19, r24	; 0x13
    2e82:	3f c0       	rjmp	.+126    	; 0x2f02 <ServoMotor_u16SetAngle+0xfe>
	else if (__tmp > 65535)
    2e84:	6d 89       	ldd	r22, Y+21	; 0x15
    2e86:	7e 89       	ldd	r23, Y+22	; 0x16
    2e88:	8f 89       	ldd	r24, Y+23	; 0x17
    2e8a:	98 8d       	ldd	r25, Y+24	; 0x18
    2e8c:	20 e0       	ldi	r18, 0x00	; 0
    2e8e:	3f ef       	ldi	r19, 0xFF	; 255
    2e90:	4f e7       	ldi	r20, 0x7F	; 127
    2e92:	57 e4       	ldi	r21, 0x47	; 71
    2e94:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2e98:	18 16       	cp	r1, r24
    2e9a:	4c f5       	brge	.+82     	; 0x2eee <ServoMotor_u16SetAngle+0xea>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e9c:	69 8d       	ldd	r22, Y+25	; 0x19
    2e9e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2ea0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2ea2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2ea4:	20 e0       	ldi	r18, 0x00	; 0
    2ea6:	30 e0       	ldi	r19, 0x00	; 0
    2ea8:	40 e2       	ldi	r20, 0x20	; 32
    2eaa:	51 e4       	ldi	r21, 0x41	; 65
    2eac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2eb0:	dc 01       	movw	r26, r24
    2eb2:	cb 01       	movw	r24, r22
    2eb4:	bc 01       	movw	r22, r24
    2eb6:	cd 01       	movw	r24, r26
    2eb8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ebc:	dc 01       	movw	r26, r24
    2ebe:	cb 01       	movw	r24, r22
    2ec0:	9c 8b       	std	Y+20, r25	; 0x14
    2ec2:	8b 8b       	std	Y+19, r24	; 0x13
    2ec4:	0f c0       	rjmp	.+30     	; 0x2ee4 <ServoMotor_u16SetAngle+0xe0>
    2ec6:	88 ec       	ldi	r24, 0xC8	; 200
    2ec8:	90 e0       	ldi	r25, 0x00	; 0
    2eca:	9a 8b       	std	Y+18, r25	; 0x12
    2ecc:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2ece:	89 89       	ldd	r24, Y+17	; 0x11
    2ed0:	9a 89       	ldd	r25, Y+18	; 0x12
    2ed2:	01 97       	sbiw	r24, 0x01	; 1
    2ed4:	f1 f7       	brne	.-4      	; 0x2ed2 <ServoMotor_u16SetAngle+0xce>
    2ed6:	9a 8b       	std	Y+18, r25	; 0x12
    2ed8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2eda:	8b 89       	ldd	r24, Y+19	; 0x13
    2edc:	9c 89       	ldd	r25, Y+20	; 0x14
    2ede:	01 97       	sbiw	r24, 0x01	; 1
    2ee0:	9c 8b       	std	Y+20, r25	; 0x14
    2ee2:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2ee4:	8b 89       	ldd	r24, Y+19	; 0x13
    2ee6:	9c 89       	ldd	r25, Y+20	; 0x14
    2ee8:	00 97       	sbiw	r24, 0x00	; 0
    2eea:	69 f7       	brne	.-38     	; 0x2ec6 <ServoMotor_u16SetAngle+0xc2>
    2eec:	91 c0       	rjmp	.+290    	; 0x3010 <ServoMotor_u16SetAngle+0x20c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2eee:	6d 89       	ldd	r22, Y+21	; 0x15
    2ef0:	7e 89       	ldd	r23, Y+22	; 0x16
    2ef2:	8f 89       	ldd	r24, Y+23	; 0x17
    2ef4:	98 8d       	ldd	r25, Y+24	; 0x18
    2ef6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2efa:	dc 01       	movw	r26, r24
    2efc:	cb 01       	movw	r24, r22
    2efe:	9c 8b       	std	Y+20, r25	; 0x14
    2f00:	8b 8b       	std	Y+19, r24	; 0x13
    2f02:	8b 89       	ldd	r24, Y+19	; 0x13
    2f04:	9c 89       	ldd	r25, Y+20	; 0x14
    2f06:	98 8b       	std	Y+16, r25	; 0x10
    2f08:	8f 87       	std	Y+15, r24	; 0x0f
    2f0a:	8f 85       	ldd	r24, Y+15	; 0x0f
    2f0c:	98 89       	ldd	r25, Y+16	; 0x10
    2f0e:	01 97       	sbiw	r24, 0x01	; 1
    2f10:	f1 f7       	brne	.-4      	; 0x2f0e <ServoMotor_u16SetAngle+0x10a>
    2f12:	98 8b       	std	Y+16, r25	; 0x10
    2f14:	8f 87       	std	Y+15, r24	; 0x0f
    2f16:	7c c0       	rjmp	.+248    	; 0x3010 <ServoMotor_u16SetAngle+0x20c>
			  _delay_ms(40);
}

else if(Copy_u8Channel==TIMER1_CHANNELA)
    2f18:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2f1a:	88 23       	and	r24, r24
    2f1c:	09 f0       	breq	.+2      	; 0x2f20 <ServoMotor_u16SetAngle+0x11c>
    2f1e:	78 c0       	rjmp	.+240    	; 0x3010 <ServoMotor_u16SetAngle+0x20c>
{
	OCR1A_REG=Copy_u16Adngle;
    2f20:	ea e4       	ldi	r30, 0x4A	; 74
    2f22:	f0 e0       	ldi	r31, 0x00	; 0
    2f24:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2f26:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2f28:	91 83       	std	Z+1, r25	; 0x01
    2f2a:	80 83       	st	Z, r24
    2f2c:	80 e0       	ldi	r24, 0x00	; 0
    2f2e:	90 e0       	ldi	r25, 0x00	; 0
    2f30:	a0 e2       	ldi	r26, 0x20	; 32
    2f32:	b2 e4       	ldi	r27, 0x42	; 66
    2f34:	8b 87       	std	Y+11, r24	; 0x0b
    2f36:	9c 87       	std	Y+12, r25	; 0x0c
    2f38:	ad 87       	std	Y+13, r26	; 0x0d
    2f3a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f3c:	6b 85       	ldd	r22, Y+11	; 0x0b
    2f3e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2f40:	8d 85       	ldd	r24, Y+13	; 0x0d
    2f42:	9e 85       	ldd	r25, Y+14	; 0x0e
    2f44:	20 e0       	ldi	r18, 0x00	; 0
    2f46:	30 e0       	ldi	r19, 0x00	; 0
    2f48:	4a ef       	ldi	r20, 0xFA	; 250
    2f4a:	54 e4       	ldi	r21, 0x44	; 68
    2f4c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f50:	dc 01       	movw	r26, r24
    2f52:	cb 01       	movw	r24, r22
    2f54:	8f 83       	std	Y+7, r24	; 0x07
    2f56:	98 87       	std	Y+8, r25	; 0x08
    2f58:	a9 87       	std	Y+9, r26	; 0x09
    2f5a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2f5c:	6f 81       	ldd	r22, Y+7	; 0x07
    2f5e:	78 85       	ldd	r23, Y+8	; 0x08
    2f60:	89 85       	ldd	r24, Y+9	; 0x09
    2f62:	9a 85       	ldd	r25, Y+10	; 0x0a
    2f64:	20 e0       	ldi	r18, 0x00	; 0
    2f66:	30 e0       	ldi	r19, 0x00	; 0
    2f68:	40 e8       	ldi	r20, 0x80	; 128
    2f6a:	5f e3       	ldi	r21, 0x3F	; 63
    2f6c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2f70:	88 23       	and	r24, r24
    2f72:	2c f4       	brge	.+10     	; 0x2f7e <ServoMotor_u16SetAngle+0x17a>
		__ticks = 1;
    2f74:	81 e0       	ldi	r24, 0x01	; 1
    2f76:	90 e0       	ldi	r25, 0x00	; 0
    2f78:	9e 83       	std	Y+6, r25	; 0x06
    2f7a:	8d 83       	std	Y+5, r24	; 0x05
    2f7c:	3f c0       	rjmp	.+126    	; 0x2ffc <ServoMotor_u16SetAngle+0x1f8>
	else if (__tmp > 65535)
    2f7e:	6f 81       	ldd	r22, Y+7	; 0x07
    2f80:	78 85       	ldd	r23, Y+8	; 0x08
    2f82:	89 85       	ldd	r24, Y+9	; 0x09
    2f84:	9a 85       	ldd	r25, Y+10	; 0x0a
    2f86:	20 e0       	ldi	r18, 0x00	; 0
    2f88:	3f ef       	ldi	r19, 0xFF	; 255
    2f8a:	4f e7       	ldi	r20, 0x7F	; 127
    2f8c:	57 e4       	ldi	r21, 0x47	; 71
    2f8e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2f92:	18 16       	cp	r1, r24
    2f94:	4c f5       	brge	.+82     	; 0x2fe8 <ServoMotor_u16SetAngle+0x1e4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2f96:	6b 85       	ldd	r22, Y+11	; 0x0b
    2f98:	7c 85       	ldd	r23, Y+12	; 0x0c
    2f9a:	8d 85       	ldd	r24, Y+13	; 0x0d
    2f9c:	9e 85       	ldd	r25, Y+14	; 0x0e
    2f9e:	20 e0       	ldi	r18, 0x00	; 0
    2fa0:	30 e0       	ldi	r19, 0x00	; 0
    2fa2:	40 e2       	ldi	r20, 0x20	; 32
    2fa4:	51 e4       	ldi	r21, 0x41	; 65
    2fa6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2faa:	dc 01       	movw	r26, r24
    2fac:	cb 01       	movw	r24, r22
    2fae:	bc 01       	movw	r22, r24
    2fb0:	cd 01       	movw	r24, r26
    2fb2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2fb6:	dc 01       	movw	r26, r24
    2fb8:	cb 01       	movw	r24, r22
    2fba:	9e 83       	std	Y+6, r25	; 0x06
    2fbc:	8d 83       	std	Y+5, r24	; 0x05
    2fbe:	0f c0       	rjmp	.+30     	; 0x2fde <ServoMotor_u16SetAngle+0x1da>
    2fc0:	88 ec       	ldi	r24, 0xC8	; 200
    2fc2:	90 e0       	ldi	r25, 0x00	; 0
    2fc4:	9c 83       	std	Y+4, r25	; 0x04
    2fc6:	8b 83       	std	Y+3, r24	; 0x03
    2fc8:	8b 81       	ldd	r24, Y+3	; 0x03
    2fca:	9c 81       	ldd	r25, Y+4	; 0x04
    2fcc:	01 97       	sbiw	r24, 0x01	; 1
    2fce:	f1 f7       	brne	.-4      	; 0x2fcc <ServoMotor_u16SetAngle+0x1c8>
    2fd0:	9c 83       	std	Y+4, r25	; 0x04
    2fd2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2fd4:	8d 81       	ldd	r24, Y+5	; 0x05
    2fd6:	9e 81       	ldd	r25, Y+6	; 0x06
    2fd8:	01 97       	sbiw	r24, 0x01	; 1
    2fda:	9e 83       	std	Y+6, r25	; 0x06
    2fdc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2fde:	8d 81       	ldd	r24, Y+5	; 0x05
    2fe0:	9e 81       	ldd	r25, Y+6	; 0x06
    2fe2:	00 97       	sbiw	r24, 0x00	; 0
    2fe4:	69 f7       	brne	.-38     	; 0x2fc0 <ServoMotor_u16SetAngle+0x1bc>
    2fe6:	14 c0       	rjmp	.+40     	; 0x3010 <ServoMotor_u16SetAngle+0x20c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2fe8:	6f 81       	ldd	r22, Y+7	; 0x07
    2fea:	78 85       	ldd	r23, Y+8	; 0x08
    2fec:	89 85       	ldd	r24, Y+9	; 0x09
    2fee:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ff0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ff4:	dc 01       	movw	r26, r24
    2ff6:	cb 01       	movw	r24, r22
    2ff8:	9e 83       	std	Y+6, r25	; 0x06
    2ffa:	8d 83       	std	Y+5, r24	; 0x05
    2ffc:	8d 81       	ldd	r24, Y+5	; 0x05
    2ffe:	9e 81       	ldd	r25, Y+6	; 0x06
    3000:	9a 83       	std	Y+2, r25	; 0x02
    3002:	89 83       	std	Y+1, r24	; 0x01
    3004:	89 81       	ldd	r24, Y+1	; 0x01
    3006:	9a 81       	ldd	r25, Y+2	; 0x02
    3008:	01 97       	sbiw	r24, 0x01	; 1
    300a:	f1 f7       	brne	.-4      	; 0x3008 <ServoMotor_u16SetAngle+0x204>
    300c:	9a 83       	std	Y+2, r25	; 0x02
    300e:	89 83       	std	Y+1, r24	; 0x01
			  _delay_ms(40);
}
}
    3010:	6f 96       	adiw	r28, 0x1f	; 31
    3012:	0f b6       	in	r0, 0x3f	; 63
    3014:	f8 94       	cli
    3016:	de bf       	out	0x3e, r29	; 62
    3018:	0f be       	out	0x3f, r0	; 63
    301a:	cd bf       	out	0x3d, r28	; 61
    301c:	cf 91       	pop	r28
    301e:	df 91       	pop	r29
    3020:	08 95       	ret

00003022 <LM35_VoidInit>:
#include"../../MCAL/ADC_Driver/ADC_Interface.h"
#include "LM35_Interface.h"
const f32 ADC_STEP=4.8828125;

void LM35_VoidInit()
{
    3022:	df 93       	push	r29
    3024:	cf 93       	push	r28
    3026:	cd b7       	in	r28, 0x3d	; 61
    3028:	de b7       	in	r29, 0x3e	; 62
	ADC_VoidInit_PreBuild();
    302a:	0e 94 e2 14 	call	0x29c4	; 0x29c4 <ADC_VoidInit_PreBuild>
}
    302e:	cf 91       	pop	r28
    3030:	df 91       	pop	r29
    3032:	08 95       	ret

00003034 <LM35_u16GetTempretureWithUnit>:

u16 LM35_u16GetTempretureWithUnit(u16 Copy_u16DigitalVoltage,Degree_Unit Copy_enumUnit)
{f32 Local_f32Temprature=(Copy_u16DigitalVoltage*ADC_STEP)/10.0;
    3034:	df 93       	push	r29
    3036:	cf 93       	push	r28
    3038:	cd b7       	in	r28, 0x3d	; 61
    303a:	de b7       	in	r29, 0x3e	; 62
    303c:	2d 97       	sbiw	r28, 0x0d	; 13
    303e:	0f b6       	in	r0, 0x3f	; 63
    3040:	f8 94       	cli
    3042:	de bf       	out	0x3e, r29	; 62
    3044:	0f be       	out	0x3f, r0	; 63
    3046:	cd bf       	out	0x3d, r28	; 61
    3048:	98 87       	std	Y+8, r25	; 0x08
    304a:	8f 83       	std	Y+7, r24	; 0x07
    304c:	69 87       	std	Y+9, r22	; 0x09
    304e:	8f 81       	ldd	r24, Y+7	; 0x07
    3050:	98 85       	ldd	r25, Y+8	; 0x08
    3052:	cc 01       	movw	r24, r24
    3054:	a0 e0       	ldi	r26, 0x00	; 0
    3056:	b0 e0       	ldi	r27, 0x00	; 0
    3058:	bc 01       	movw	r22, r24
    305a:	cd 01       	movw	r24, r26
    305c:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    3060:	dc 01       	movw	r26, r24
    3062:	cb 01       	movw	r24, r22
    3064:	20 91 85 01 	lds	r18, 0x0185
    3068:	30 91 86 01 	lds	r19, 0x0186
    306c:	40 91 87 01 	lds	r20, 0x0187
    3070:	50 91 88 01 	lds	r21, 0x0188
    3074:	bc 01       	movw	r22, r24
    3076:	cd 01       	movw	r24, r26
    3078:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    307c:	dc 01       	movw	r26, r24
    307e:	cb 01       	movw	r24, r22
    3080:	bc 01       	movw	r22, r24
    3082:	cd 01       	movw	r24, r26
    3084:	20 e0       	ldi	r18, 0x00	; 0
    3086:	30 e0       	ldi	r19, 0x00	; 0
    3088:	40 e2       	ldi	r20, 0x20	; 32
    308a:	51 e4       	ldi	r21, 0x41	; 65
    308c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3090:	dc 01       	movw	r26, r24
    3092:	cb 01       	movw	r24, r22
    3094:	8b 83       	std	Y+3, r24	; 0x03
    3096:	9c 83       	std	Y+4, r25	; 0x04
    3098:	ad 83       	std	Y+5, r26	; 0x05
    309a:	be 83       	std	Y+6, r27	; 0x06
 u16 Local_u8State=RT_OK;
    309c:	1a 82       	std	Y+2, r1	; 0x02
    309e:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_enumUnit)
    30a0:	89 85       	ldd	r24, Y+9	; 0x09
    30a2:	28 2f       	mov	r18, r24
    30a4:	30 e0       	ldi	r19, 0x00	; 0
    30a6:	3d 87       	std	Y+13, r19	; 0x0d
    30a8:	2c 87       	std	Y+12, r18	; 0x0c
    30aa:	8c 85       	ldd	r24, Y+12	; 0x0c
    30ac:	9d 85       	ldd	r25, Y+13	; 0x0d
    30ae:	81 30       	cpi	r24, 0x01	; 1
    30b0:	91 05       	cpc	r25, r1
    30b2:	a9 f0       	breq	.+42     	; 0x30de <LM35_u16GetTempretureWithUnit+0xaa>
    30b4:	2c 85       	ldd	r18, Y+12	; 0x0c
    30b6:	3d 85       	ldd	r19, Y+13	; 0x0d
    30b8:	22 30       	cpi	r18, 0x02	; 2
    30ba:	31 05       	cpc	r19, r1
    30bc:	29 f1       	breq	.+74     	; 0x3108 <LM35_u16GetTempretureWithUnit+0xd4>
    30be:	8c 85       	ldd	r24, Y+12	; 0x0c
    30c0:	9d 85       	ldd	r25, Y+13	; 0x0d
    30c2:	00 97       	sbiw	r24, 0x00	; 0
    30c4:	09 f0       	breq	.+2      	; 0x30c8 <LM35_u16GetTempretureWithUnit+0x94>
    30c6:	3f c0       	rjmp	.+126    	; 0x3146 <LM35_u16GetTempretureWithUnit+0x112>
	{
	case Celsuis_Degree   :{return (u16) (Local_f32Temprature   )   ;break; }
    30c8:	6b 81       	ldd	r22, Y+3	; 0x03
    30ca:	7c 81       	ldd	r23, Y+4	; 0x04
    30cc:	8d 81       	ldd	r24, Y+5	; 0x05
    30ce:	9e 81       	ldd	r25, Y+6	; 0x06
    30d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30d4:	dc 01       	movw	r26, r24
    30d6:	cb 01       	movw	r24, r22
    30d8:	9b 87       	std	Y+11, r25	; 0x0b
    30da:	8a 87       	std	Y+10, r24	; 0x0a
    30dc:	3c c0       	rjmp	.+120    	; 0x3156 <LM35_u16GetTempretureWithUnit+0x122>
	case Kilven_Degree    :{return (u16)(Local_f32Temprature+273.15);break; }
    30de:	6b 81       	ldd	r22, Y+3	; 0x03
    30e0:	7c 81       	ldd	r23, Y+4	; 0x04
    30e2:	8d 81       	ldd	r24, Y+5	; 0x05
    30e4:	9e 81       	ldd	r25, Y+6	; 0x06
    30e6:	23 e3       	ldi	r18, 0x33	; 51
    30e8:	33 e9       	ldi	r19, 0x93	; 147
    30ea:	48 e8       	ldi	r20, 0x88	; 136
    30ec:	53 e4       	ldi	r21, 0x43	; 67
    30ee:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    30f2:	dc 01       	movw	r26, r24
    30f4:	cb 01       	movw	r24, r22
    30f6:	bc 01       	movw	r22, r24
    30f8:	cd 01       	movw	r24, r26
    30fa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30fe:	dc 01       	movw	r26, r24
    3100:	cb 01       	movw	r24, r22
    3102:	9b 87       	std	Y+11, r25	; 0x0b
    3104:	8a 87       	std	Y+10, r24	; 0x0a
    3106:	27 c0       	rjmp	.+78     	; 0x3156 <LM35_u16GetTempretureWithUnit+0x122>
	case Fairenheit_Degree:{return (u16)(Local_f32Temprature*1.8+32);break; }
    3108:	6b 81       	ldd	r22, Y+3	; 0x03
    310a:	7c 81       	ldd	r23, Y+4	; 0x04
    310c:	8d 81       	ldd	r24, Y+5	; 0x05
    310e:	9e 81       	ldd	r25, Y+6	; 0x06
    3110:	26 e6       	ldi	r18, 0x66	; 102
    3112:	36 e6       	ldi	r19, 0x66	; 102
    3114:	46 ee       	ldi	r20, 0xE6	; 230
    3116:	5f e3       	ldi	r21, 0x3F	; 63
    3118:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    311c:	dc 01       	movw	r26, r24
    311e:	cb 01       	movw	r24, r22
    3120:	bc 01       	movw	r22, r24
    3122:	cd 01       	movw	r24, r26
    3124:	20 e0       	ldi	r18, 0x00	; 0
    3126:	30 e0       	ldi	r19, 0x00	; 0
    3128:	40 e0       	ldi	r20, 0x00	; 0
    312a:	52 e4       	ldi	r21, 0x42	; 66
    312c:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    3130:	dc 01       	movw	r26, r24
    3132:	cb 01       	movw	r24, r22
    3134:	bc 01       	movw	r22, r24
    3136:	cd 01       	movw	r24, r26
    3138:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    313c:	dc 01       	movw	r26, r24
    313e:	cb 01       	movw	r24, r22
    3140:	9b 87       	std	Y+11, r25	; 0x0b
    3142:	8a 87       	std	Y+10, r24	; 0x0a
    3144:	08 c0       	rjmp	.+16     	; 0x3156 <LM35_u16GetTempretureWithUnit+0x122>
	default:{Local_u8State=RT_NOK;}
    3146:	81 e0       	ldi	r24, 0x01	; 1
    3148:	90 e0       	ldi	r25, 0x00	; 0
    314a:	9a 83       	std	Y+2, r25	; 0x02
    314c:	89 83       	std	Y+1, r24	; 0x01
 	}
	return Local_u8State;
    314e:	29 81       	ldd	r18, Y+1	; 0x01
    3150:	3a 81       	ldd	r19, Y+2	; 0x02
    3152:	3b 87       	std	Y+11, r19	; 0x0b
    3154:	2a 87       	std	Y+10, r18	; 0x0a
    3156:	8a 85       	ldd	r24, Y+10	; 0x0a
    3158:	9b 85       	ldd	r25, Y+11	; 0x0b
}
    315a:	2d 96       	adiw	r28, 0x0d	; 13
    315c:	0f b6       	in	r0, 0x3f	; 63
    315e:	f8 94       	cli
    3160:	de bf       	out	0x3e, r29	; 62
    3162:	0f be       	out	0x3f, r0	; 63
    3164:	cd bf       	out	0x3d, r28	; 61
    3166:	cf 91       	pop	r28
    3168:	df 91       	pop	r29
    316a:	08 95       	ret

0000316c <LED_U8ON_OFF>:
#include  "../../MCAL/DIO_Driver/DIO_REG.h"
#include  "../../MCAL/DIO_Driver/DIO_Interface.h"
#include "LED_Interface.h"

u8 LED_U8ON_OFF(enum PORTS Copy_PortNo,enum LEDs Copy_LedNo,u8 Copy_u8ON_OR_OFF)
{
    316c:	df 93       	push	r29
    316e:	cf 93       	push	r28
    3170:	cd b7       	in	r28, 0x3d	; 61
    3172:	de b7       	in	r29, 0x3e	; 62
    3174:	28 97       	sbiw	r28, 0x08	; 8
    3176:	0f b6       	in	r0, 0x3f	; 63
    3178:	f8 94       	cli
    317a:	de bf       	out	0x3e, r29	; 62
    317c:	0f be       	out	0x3f, r0	; 63
    317e:	cd bf       	out	0x3d, r28	; 61
    3180:	8a 83       	std	Y+2, r24	; 0x02
    3182:	6b 83       	std	Y+3, r22	; 0x03
    3184:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_Status=RT_OK;
    3186:	19 82       	std	Y+1, r1	; 0x01
	if((Copy_LedNo<0)||(Copy_LedNo>7)||Copy_PortNo<0||Copy_PortNo>3)
    3188:	8b 81       	ldd	r24, Y+3	; 0x03
    318a:	88 30       	cpi	r24, 0x08	; 8
    318c:	18 f4       	brcc	.+6      	; 0x3194 <LED_U8ON_OFF+0x28>
    318e:	8a 81       	ldd	r24, Y+2	; 0x02
    3190:	84 30       	cpi	r24, 0x04	; 4
    3192:	18 f0       	brcs	.+6      	; 0x319a <LED_U8ON_OFF+0x2e>
	{
		Local_Status=RT_NOK;
    3194:	81 e0       	ldi	r24, 0x01	; 1
    3196:	89 83       	std	Y+1, r24	; 0x01
    3198:	35 c1       	rjmp	.+618    	; 0x3404 <LED_U8ON_OFF+0x298>
	}
	else
	{
		if( Copy_u8ON_OR_OFF==LED_ON)
    319a:	8c 81       	ldd	r24, Y+4	; 0x04
    319c:	81 30       	cpi	r24, 0x01	; 1
    319e:	09 f0       	breq	.+2      	; 0x31a2 <LED_U8ON_OFF+0x36>
    31a0:	ba c0       	rjmp	.+372    	; 0x3316 <LED_U8ON_OFF+0x1aa>
			{
			switch(Copy_PortNo)
    31a2:	8a 81       	ldd	r24, Y+2	; 0x02
    31a4:	28 2f       	mov	r18, r24
    31a6:	30 e0       	ldi	r19, 0x00	; 0
    31a8:	38 87       	std	Y+8, r19	; 0x08
    31aa:	2f 83       	std	Y+7, r18	; 0x07
    31ac:	8f 81       	ldd	r24, Y+7	; 0x07
    31ae:	98 85       	ldd	r25, Y+8	; 0x08
    31b0:	81 30       	cpi	r24, 0x01	; 1
    31b2:	91 05       	cpc	r25, r1
    31b4:	09 f4       	brne	.+2      	; 0x31b8 <LED_U8ON_OFF+0x4c>
    31b6:	3d c0       	rjmp	.+122    	; 0x3232 <LED_U8ON_OFF+0xc6>
    31b8:	2f 81       	ldd	r18, Y+7	; 0x07
    31ba:	38 85       	ldd	r19, Y+8	; 0x08
    31bc:	22 30       	cpi	r18, 0x02	; 2
    31be:	31 05       	cpc	r19, r1
    31c0:	2c f4       	brge	.+10     	; 0x31cc <LED_U8ON_OFF+0x60>
    31c2:	8f 81       	ldd	r24, Y+7	; 0x07
    31c4:	98 85       	ldd	r25, Y+8	; 0x08
    31c6:	00 97       	sbiw	r24, 0x00	; 0
    31c8:	71 f0       	breq	.+28     	; 0x31e6 <LED_U8ON_OFF+0x7a>
    31ca:	1c c1       	rjmp	.+568    	; 0x3404 <LED_U8ON_OFF+0x298>
    31cc:	2f 81       	ldd	r18, Y+7	; 0x07
    31ce:	38 85       	ldd	r19, Y+8	; 0x08
    31d0:	22 30       	cpi	r18, 0x02	; 2
    31d2:	31 05       	cpc	r19, r1
    31d4:	09 f4       	brne	.+2      	; 0x31d8 <LED_U8ON_OFF+0x6c>
    31d6:	53 c0       	rjmp	.+166    	; 0x327e <LED_U8ON_OFF+0x112>
    31d8:	8f 81       	ldd	r24, Y+7	; 0x07
    31da:	98 85       	ldd	r25, Y+8	; 0x08
    31dc:	83 30       	cpi	r24, 0x03	; 3
    31de:	91 05       	cpc	r25, r1
    31e0:	09 f4       	brne	.+2      	; 0x31e4 <LED_U8ON_OFF+0x78>
    31e2:	73 c0       	rjmp	.+230    	; 0x32ca <LED_U8ON_OFF+0x15e>
    31e4:	0f c1       	rjmp	.+542    	; 0x3404 <LED_U8ON_OFF+0x298>
					{
					case 0:{ SET_BIT(DDRA_REG,Copy_LedNo);SET_BIT(PORTA_REG,Copy_LedNo);break;}
    31e6:	aa e3       	ldi	r26, 0x3A	; 58
    31e8:	b0 e0       	ldi	r27, 0x00	; 0
    31ea:	ea e3       	ldi	r30, 0x3A	; 58
    31ec:	f0 e0       	ldi	r31, 0x00	; 0
    31ee:	80 81       	ld	r24, Z
    31f0:	48 2f       	mov	r20, r24
    31f2:	8b 81       	ldd	r24, Y+3	; 0x03
    31f4:	28 2f       	mov	r18, r24
    31f6:	30 e0       	ldi	r19, 0x00	; 0
    31f8:	81 e0       	ldi	r24, 0x01	; 1
    31fa:	90 e0       	ldi	r25, 0x00	; 0
    31fc:	02 c0       	rjmp	.+4      	; 0x3202 <LED_U8ON_OFF+0x96>
    31fe:	88 0f       	add	r24, r24
    3200:	99 1f       	adc	r25, r25
    3202:	2a 95       	dec	r18
    3204:	e2 f7       	brpl	.-8      	; 0x31fe <LED_U8ON_OFF+0x92>
    3206:	84 2b       	or	r24, r20
    3208:	8c 93       	st	X, r24
    320a:	ab e3       	ldi	r26, 0x3B	; 59
    320c:	b0 e0       	ldi	r27, 0x00	; 0
    320e:	eb e3       	ldi	r30, 0x3B	; 59
    3210:	f0 e0       	ldi	r31, 0x00	; 0
    3212:	80 81       	ld	r24, Z
    3214:	48 2f       	mov	r20, r24
    3216:	8b 81       	ldd	r24, Y+3	; 0x03
    3218:	28 2f       	mov	r18, r24
    321a:	30 e0       	ldi	r19, 0x00	; 0
    321c:	81 e0       	ldi	r24, 0x01	; 1
    321e:	90 e0       	ldi	r25, 0x00	; 0
    3220:	02 2e       	mov	r0, r18
    3222:	02 c0       	rjmp	.+4      	; 0x3228 <LED_U8ON_OFF+0xbc>
    3224:	88 0f       	add	r24, r24
    3226:	99 1f       	adc	r25, r25
    3228:	0a 94       	dec	r0
    322a:	e2 f7       	brpl	.-8      	; 0x3224 <LED_U8ON_OFF+0xb8>
    322c:	84 2b       	or	r24, r20
    322e:	8c 93       	st	X, r24
    3230:	e9 c0       	rjmp	.+466    	; 0x3404 <LED_U8ON_OFF+0x298>
					case 1:{ SET_BIT(DDRB_REG,Copy_LedNo);SET_BIT(PORTB_REG,Copy_LedNo);break;}
    3232:	a7 e3       	ldi	r26, 0x37	; 55
    3234:	b0 e0       	ldi	r27, 0x00	; 0
    3236:	e7 e3       	ldi	r30, 0x37	; 55
    3238:	f0 e0       	ldi	r31, 0x00	; 0
    323a:	80 81       	ld	r24, Z
    323c:	48 2f       	mov	r20, r24
    323e:	8b 81       	ldd	r24, Y+3	; 0x03
    3240:	28 2f       	mov	r18, r24
    3242:	30 e0       	ldi	r19, 0x00	; 0
    3244:	81 e0       	ldi	r24, 0x01	; 1
    3246:	90 e0       	ldi	r25, 0x00	; 0
    3248:	02 c0       	rjmp	.+4      	; 0x324e <LED_U8ON_OFF+0xe2>
    324a:	88 0f       	add	r24, r24
    324c:	99 1f       	adc	r25, r25
    324e:	2a 95       	dec	r18
    3250:	e2 f7       	brpl	.-8      	; 0x324a <LED_U8ON_OFF+0xde>
    3252:	84 2b       	or	r24, r20
    3254:	8c 93       	st	X, r24
    3256:	a8 e3       	ldi	r26, 0x38	; 56
    3258:	b0 e0       	ldi	r27, 0x00	; 0
    325a:	e8 e3       	ldi	r30, 0x38	; 56
    325c:	f0 e0       	ldi	r31, 0x00	; 0
    325e:	80 81       	ld	r24, Z
    3260:	48 2f       	mov	r20, r24
    3262:	8b 81       	ldd	r24, Y+3	; 0x03
    3264:	28 2f       	mov	r18, r24
    3266:	30 e0       	ldi	r19, 0x00	; 0
    3268:	81 e0       	ldi	r24, 0x01	; 1
    326a:	90 e0       	ldi	r25, 0x00	; 0
    326c:	02 2e       	mov	r0, r18
    326e:	02 c0       	rjmp	.+4      	; 0x3274 <LED_U8ON_OFF+0x108>
    3270:	88 0f       	add	r24, r24
    3272:	99 1f       	adc	r25, r25
    3274:	0a 94       	dec	r0
    3276:	e2 f7       	brpl	.-8      	; 0x3270 <LED_U8ON_OFF+0x104>
    3278:	84 2b       	or	r24, r20
    327a:	8c 93       	st	X, r24
    327c:	c3 c0       	rjmp	.+390    	; 0x3404 <LED_U8ON_OFF+0x298>
					case 2:{ SET_BIT(DDRC_REG,Copy_LedNo);SET_BIT(PORTC_REG,Copy_LedNo);break;}
    327e:	a4 e3       	ldi	r26, 0x34	; 52
    3280:	b0 e0       	ldi	r27, 0x00	; 0
    3282:	e4 e3       	ldi	r30, 0x34	; 52
    3284:	f0 e0       	ldi	r31, 0x00	; 0
    3286:	80 81       	ld	r24, Z
    3288:	48 2f       	mov	r20, r24
    328a:	8b 81       	ldd	r24, Y+3	; 0x03
    328c:	28 2f       	mov	r18, r24
    328e:	30 e0       	ldi	r19, 0x00	; 0
    3290:	81 e0       	ldi	r24, 0x01	; 1
    3292:	90 e0       	ldi	r25, 0x00	; 0
    3294:	02 c0       	rjmp	.+4      	; 0x329a <LED_U8ON_OFF+0x12e>
    3296:	88 0f       	add	r24, r24
    3298:	99 1f       	adc	r25, r25
    329a:	2a 95       	dec	r18
    329c:	e2 f7       	brpl	.-8      	; 0x3296 <LED_U8ON_OFF+0x12a>
    329e:	84 2b       	or	r24, r20
    32a0:	8c 93       	st	X, r24
    32a2:	a5 e3       	ldi	r26, 0x35	; 53
    32a4:	b0 e0       	ldi	r27, 0x00	; 0
    32a6:	e5 e3       	ldi	r30, 0x35	; 53
    32a8:	f0 e0       	ldi	r31, 0x00	; 0
    32aa:	80 81       	ld	r24, Z
    32ac:	48 2f       	mov	r20, r24
    32ae:	8b 81       	ldd	r24, Y+3	; 0x03
    32b0:	28 2f       	mov	r18, r24
    32b2:	30 e0       	ldi	r19, 0x00	; 0
    32b4:	81 e0       	ldi	r24, 0x01	; 1
    32b6:	90 e0       	ldi	r25, 0x00	; 0
    32b8:	02 2e       	mov	r0, r18
    32ba:	02 c0       	rjmp	.+4      	; 0x32c0 <LED_U8ON_OFF+0x154>
    32bc:	88 0f       	add	r24, r24
    32be:	99 1f       	adc	r25, r25
    32c0:	0a 94       	dec	r0
    32c2:	e2 f7       	brpl	.-8      	; 0x32bc <LED_U8ON_OFF+0x150>
    32c4:	84 2b       	or	r24, r20
    32c6:	8c 93       	st	X, r24
    32c8:	9d c0       	rjmp	.+314    	; 0x3404 <LED_U8ON_OFF+0x298>
					case 3:{ SET_BIT(DDRD_REG,Copy_LedNo); SET_BIT(PORTD_REG,Copy_LedNo);break;}
    32ca:	a1 e3       	ldi	r26, 0x31	; 49
    32cc:	b0 e0       	ldi	r27, 0x00	; 0
    32ce:	e1 e3       	ldi	r30, 0x31	; 49
    32d0:	f0 e0       	ldi	r31, 0x00	; 0
    32d2:	80 81       	ld	r24, Z
    32d4:	48 2f       	mov	r20, r24
    32d6:	8b 81       	ldd	r24, Y+3	; 0x03
    32d8:	28 2f       	mov	r18, r24
    32da:	30 e0       	ldi	r19, 0x00	; 0
    32dc:	81 e0       	ldi	r24, 0x01	; 1
    32de:	90 e0       	ldi	r25, 0x00	; 0
    32e0:	02 c0       	rjmp	.+4      	; 0x32e6 <LED_U8ON_OFF+0x17a>
    32e2:	88 0f       	add	r24, r24
    32e4:	99 1f       	adc	r25, r25
    32e6:	2a 95       	dec	r18
    32e8:	e2 f7       	brpl	.-8      	; 0x32e2 <LED_U8ON_OFF+0x176>
    32ea:	84 2b       	or	r24, r20
    32ec:	8c 93       	st	X, r24
    32ee:	a2 e3       	ldi	r26, 0x32	; 50
    32f0:	b0 e0       	ldi	r27, 0x00	; 0
    32f2:	e2 e3       	ldi	r30, 0x32	; 50
    32f4:	f0 e0       	ldi	r31, 0x00	; 0
    32f6:	80 81       	ld	r24, Z
    32f8:	48 2f       	mov	r20, r24
    32fa:	8b 81       	ldd	r24, Y+3	; 0x03
    32fc:	28 2f       	mov	r18, r24
    32fe:	30 e0       	ldi	r19, 0x00	; 0
    3300:	81 e0       	ldi	r24, 0x01	; 1
    3302:	90 e0       	ldi	r25, 0x00	; 0
    3304:	02 2e       	mov	r0, r18
    3306:	02 c0       	rjmp	.+4      	; 0x330c <LED_U8ON_OFF+0x1a0>
    3308:	88 0f       	add	r24, r24
    330a:	99 1f       	adc	r25, r25
    330c:	0a 94       	dec	r0
    330e:	e2 f7       	brpl	.-8      	; 0x3308 <LED_U8ON_OFF+0x19c>
    3310:	84 2b       	or	r24, r20
    3312:	8c 93       	st	X, r24
    3314:	77 c0       	rjmp	.+238    	; 0x3404 <LED_U8ON_OFF+0x298>

			         }

	        }
		else if( Copy_u8ON_OR_OFF==LED_OFF)
    3316:	8c 81       	ldd	r24, Y+4	; 0x04
    3318:	88 23       	and	r24, r24
    331a:	09 f0       	breq	.+2      	; 0x331e <LED_U8ON_OFF+0x1b2>
    331c:	73 c0       	rjmp	.+230    	; 0x3404 <LED_U8ON_OFF+0x298>
					{
					switch(Copy_PortNo)
    331e:	8a 81       	ldd	r24, Y+2	; 0x02
    3320:	28 2f       	mov	r18, r24
    3322:	30 e0       	ldi	r19, 0x00	; 0
    3324:	3e 83       	std	Y+6, r19	; 0x06
    3326:	2d 83       	std	Y+5, r18	; 0x05
    3328:	8d 81       	ldd	r24, Y+5	; 0x05
    332a:	9e 81       	ldd	r25, Y+6	; 0x06
    332c:	81 30       	cpi	r24, 0x01	; 1
    332e:	91 05       	cpc	r25, r1
    3330:	59 f1       	breq	.+86     	; 0x3388 <LED_U8ON_OFF+0x21c>
    3332:	2d 81       	ldd	r18, Y+5	; 0x05
    3334:	3e 81       	ldd	r19, Y+6	; 0x06
    3336:	22 30       	cpi	r18, 0x02	; 2
    3338:	31 05       	cpc	r19, r1
    333a:	2c f4       	brge	.+10     	; 0x3346 <LED_U8ON_OFF+0x1da>
    333c:	8d 81       	ldd	r24, Y+5	; 0x05
    333e:	9e 81       	ldd	r25, Y+6	; 0x06
    3340:	00 97       	sbiw	r24, 0x00	; 0
    3342:	69 f0       	breq	.+26     	; 0x335e <LED_U8ON_OFF+0x1f2>
    3344:	5f c0       	rjmp	.+190    	; 0x3404 <LED_U8ON_OFF+0x298>
    3346:	2d 81       	ldd	r18, Y+5	; 0x05
    3348:	3e 81       	ldd	r19, Y+6	; 0x06
    334a:	22 30       	cpi	r18, 0x02	; 2
    334c:	31 05       	cpc	r19, r1
    334e:	89 f1       	breq	.+98     	; 0x33b2 <LED_U8ON_OFF+0x246>
    3350:	8d 81       	ldd	r24, Y+5	; 0x05
    3352:	9e 81       	ldd	r25, Y+6	; 0x06
    3354:	83 30       	cpi	r24, 0x03	; 3
    3356:	91 05       	cpc	r25, r1
    3358:	09 f4       	brne	.+2      	; 0x335c <LED_U8ON_OFF+0x1f0>
    335a:	40 c0       	rjmp	.+128    	; 0x33dc <LED_U8ON_OFF+0x270>
    335c:	53 c0       	rjmp	.+166    	; 0x3404 <LED_U8ON_OFF+0x298>
							{
							case 0:{ CLR_BIT(PORTA_REG,Copy_LedNo);break;}
    335e:	ab e3       	ldi	r26, 0x3B	; 59
    3360:	b0 e0       	ldi	r27, 0x00	; 0
    3362:	eb e3       	ldi	r30, 0x3B	; 59
    3364:	f0 e0       	ldi	r31, 0x00	; 0
    3366:	80 81       	ld	r24, Z
    3368:	48 2f       	mov	r20, r24
    336a:	8b 81       	ldd	r24, Y+3	; 0x03
    336c:	28 2f       	mov	r18, r24
    336e:	30 e0       	ldi	r19, 0x00	; 0
    3370:	81 e0       	ldi	r24, 0x01	; 1
    3372:	90 e0       	ldi	r25, 0x00	; 0
    3374:	02 2e       	mov	r0, r18
    3376:	02 c0       	rjmp	.+4      	; 0x337c <LED_U8ON_OFF+0x210>
    3378:	88 0f       	add	r24, r24
    337a:	99 1f       	adc	r25, r25
    337c:	0a 94       	dec	r0
    337e:	e2 f7       	brpl	.-8      	; 0x3378 <LED_U8ON_OFF+0x20c>
    3380:	80 95       	com	r24
    3382:	84 23       	and	r24, r20
    3384:	8c 93       	st	X, r24
    3386:	3e c0       	rjmp	.+124    	; 0x3404 <LED_U8ON_OFF+0x298>
							case 1:{ CLR_BIT(PORTB_REG,Copy_LedNo);break;}
    3388:	a8 e3       	ldi	r26, 0x38	; 56
    338a:	b0 e0       	ldi	r27, 0x00	; 0
    338c:	e8 e3       	ldi	r30, 0x38	; 56
    338e:	f0 e0       	ldi	r31, 0x00	; 0
    3390:	80 81       	ld	r24, Z
    3392:	48 2f       	mov	r20, r24
    3394:	8b 81       	ldd	r24, Y+3	; 0x03
    3396:	28 2f       	mov	r18, r24
    3398:	30 e0       	ldi	r19, 0x00	; 0
    339a:	81 e0       	ldi	r24, 0x01	; 1
    339c:	90 e0       	ldi	r25, 0x00	; 0
    339e:	02 2e       	mov	r0, r18
    33a0:	02 c0       	rjmp	.+4      	; 0x33a6 <LED_U8ON_OFF+0x23a>
    33a2:	88 0f       	add	r24, r24
    33a4:	99 1f       	adc	r25, r25
    33a6:	0a 94       	dec	r0
    33a8:	e2 f7       	brpl	.-8      	; 0x33a2 <LED_U8ON_OFF+0x236>
    33aa:	80 95       	com	r24
    33ac:	84 23       	and	r24, r20
    33ae:	8c 93       	st	X, r24
    33b0:	29 c0       	rjmp	.+82     	; 0x3404 <LED_U8ON_OFF+0x298>
							case 2:{ CLR_BIT(PORTC_REG,Copy_LedNo);break;}
    33b2:	a5 e3       	ldi	r26, 0x35	; 53
    33b4:	b0 e0       	ldi	r27, 0x00	; 0
    33b6:	e5 e3       	ldi	r30, 0x35	; 53
    33b8:	f0 e0       	ldi	r31, 0x00	; 0
    33ba:	80 81       	ld	r24, Z
    33bc:	48 2f       	mov	r20, r24
    33be:	8b 81       	ldd	r24, Y+3	; 0x03
    33c0:	28 2f       	mov	r18, r24
    33c2:	30 e0       	ldi	r19, 0x00	; 0
    33c4:	81 e0       	ldi	r24, 0x01	; 1
    33c6:	90 e0       	ldi	r25, 0x00	; 0
    33c8:	02 2e       	mov	r0, r18
    33ca:	02 c0       	rjmp	.+4      	; 0x33d0 <LED_U8ON_OFF+0x264>
    33cc:	88 0f       	add	r24, r24
    33ce:	99 1f       	adc	r25, r25
    33d0:	0a 94       	dec	r0
    33d2:	e2 f7       	brpl	.-8      	; 0x33cc <LED_U8ON_OFF+0x260>
    33d4:	80 95       	com	r24
    33d6:	84 23       	and	r24, r20
    33d8:	8c 93       	st	X, r24
    33da:	14 c0       	rjmp	.+40     	; 0x3404 <LED_U8ON_OFF+0x298>
							case 3:{ CLR_BIT(PORTD_REG,Copy_LedNo);break;}
    33dc:	a2 e3       	ldi	r26, 0x32	; 50
    33de:	b0 e0       	ldi	r27, 0x00	; 0
    33e0:	e2 e3       	ldi	r30, 0x32	; 50
    33e2:	f0 e0       	ldi	r31, 0x00	; 0
    33e4:	80 81       	ld	r24, Z
    33e6:	48 2f       	mov	r20, r24
    33e8:	8b 81       	ldd	r24, Y+3	; 0x03
    33ea:	28 2f       	mov	r18, r24
    33ec:	30 e0       	ldi	r19, 0x00	; 0
    33ee:	81 e0       	ldi	r24, 0x01	; 1
    33f0:	90 e0       	ldi	r25, 0x00	; 0
    33f2:	02 2e       	mov	r0, r18
    33f4:	02 c0       	rjmp	.+4      	; 0x33fa <LED_U8ON_OFF+0x28e>
    33f6:	88 0f       	add	r24, r24
    33f8:	99 1f       	adc	r25, r25
    33fa:	0a 94       	dec	r0
    33fc:	e2 f7       	brpl	.-8      	; 0x33f6 <LED_U8ON_OFF+0x28a>
    33fe:	80 95       	com	r24
    3400:	84 23       	and	r24, r20
    3402:	8c 93       	st	X, r24
			        }



	}
	return Local_Status;
    3404:	89 81       	ldd	r24, Y+1	; 0x01

}
    3406:	28 96       	adiw	r28, 0x08	; 8
    3408:	0f b6       	in	r0, 0x3f	; 63
    340a:	f8 94       	cli
    340c:	de bf       	out	0x3e, r29	; 62
    340e:	0f be       	out	0x3f, r0	; 63
    3410:	cd bf       	out	0x3d, r28	; 61
    3412:	cf 91       	pop	r28
    3414:	df 91       	pop	r29
    3416:	08 95       	ret

00003418 <LCD_VoidSendCommand>:
u8 Global_u8YPos=0;
u8 Global_u8EnterGoToFunc=0;
/*if we select send command*/
# if(LCD_MODE==BIT_8)
void LCD_VoidSendCommand(u8 Copy_u8Command)
{
    3418:	df 93       	push	r29
    341a:	cf 93       	push	r28
    341c:	cd b7       	in	r28, 0x3d	; 61
    341e:	de b7       	in	r29, 0x3e	; 62
    3420:	2f 97       	sbiw	r28, 0x0f	; 15
    3422:	0f b6       	in	r0, 0x3f	; 63
    3424:	f8 94       	cli
    3426:	de bf       	out	0x3e, r29	; 62
    3428:	0f be       	out	0x3f, r0	; 63
    342a:	cd bf       	out	0x3d, r28	; 61
    342c:	8f 87       	std	Y+15, r24	; 0x0f
	/*for function set: RS:command,R/W:write */
		DIO_U8SetPinVal(LCD_Config_PORT,LCD_RS_PIN,LOW);
    342e:	83 e0       	ldi	r24, 0x03	; 3
    3430:	66 e0       	ldi	r22, 0x06	; 6
    3432:	40 e0       	ldi	r20, 0x00	; 0
    3434:	0e 94 54 13 	call	0x26a8	; 0x26a8 <DIO_U8SetPinVal>
		DIO_U8SetPinVal(LCD_Config_PORT,LCD_R_W_PIN,LOW);
    3438:	83 e0       	ldi	r24, 0x03	; 3
    343a:	65 e0       	ldi	r22, 0x05	; 5
    343c:	40 e0       	ldi	r20, 0x00	; 0
    343e:	0e 94 54 13 	call	0x26a8	; 0x26a8 <DIO_U8SetPinVal>
		DIO_U8SetPortVal(LCD_DATA_PORT,Copy_u8Command);
    3442:	82 e0       	ldi	r24, 0x02	; 2
    3444:	6f 85       	ldd	r22, Y+15	; 0x0f
    3446:	0e 94 af 11 	call	0x235e	; 0x235e <DIO_U8SetPortVal>


	/*making enable pulse high for 2mile sec only*/
	DIO_U8SetPinVal(LCD_Config_PORT,LCD_EN_PIN,HIGH);
    344a:	83 e0       	ldi	r24, 0x03	; 3
    344c:	64 e0       	ldi	r22, 0x04	; 4
    344e:	41 e0       	ldi	r20, 0x01	; 1
    3450:	0e 94 54 13 	call	0x26a8	; 0x26a8 <DIO_U8SetPinVal>
    3454:	80 e0       	ldi	r24, 0x00	; 0
    3456:	90 e0       	ldi	r25, 0x00	; 0
    3458:	a0 e0       	ldi	r26, 0x00	; 0
    345a:	b0 e4       	ldi	r27, 0x40	; 64
    345c:	8b 87       	std	Y+11, r24	; 0x0b
    345e:	9c 87       	std	Y+12, r25	; 0x0c
    3460:	ad 87       	std	Y+13, r26	; 0x0d
    3462:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3464:	6b 85       	ldd	r22, Y+11	; 0x0b
    3466:	7c 85       	ldd	r23, Y+12	; 0x0c
    3468:	8d 85       	ldd	r24, Y+13	; 0x0d
    346a:	9e 85       	ldd	r25, Y+14	; 0x0e
    346c:	20 e0       	ldi	r18, 0x00	; 0
    346e:	30 e0       	ldi	r19, 0x00	; 0
    3470:	4a ef       	ldi	r20, 0xFA	; 250
    3472:	54 e4       	ldi	r21, 0x44	; 68
    3474:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3478:	dc 01       	movw	r26, r24
    347a:	cb 01       	movw	r24, r22
    347c:	8f 83       	std	Y+7, r24	; 0x07
    347e:	98 87       	std	Y+8, r25	; 0x08
    3480:	a9 87       	std	Y+9, r26	; 0x09
    3482:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3484:	6f 81       	ldd	r22, Y+7	; 0x07
    3486:	78 85       	ldd	r23, Y+8	; 0x08
    3488:	89 85       	ldd	r24, Y+9	; 0x09
    348a:	9a 85       	ldd	r25, Y+10	; 0x0a
    348c:	20 e0       	ldi	r18, 0x00	; 0
    348e:	30 e0       	ldi	r19, 0x00	; 0
    3490:	40 e8       	ldi	r20, 0x80	; 128
    3492:	5f e3       	ldi	r21, 0x3F	; 63
    3494:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3498:	88 23       	and	r24, r24
    349a:	2c f4       	brge	.+10     	; 0x34a6 <LCD_VoidSendCommand+0x8e>
		__ticks = 1;
    349c:	81 e0       	ldi	r24, 0x01	; 1
    349e:	90 e0       	ldi	r25, 0x00	; 0
    34a0:	9e 83       	std	Y+6, r25	; 0x06
    34a2:	8d 83       	std	Y+5, r24	; 0x05
    34a4:	3f c0       	rjmp	.+126    	; 0x3524 <LCD_VoidSendCommand+0x10c>
	else if (__tmp > 65535)
    34a6:	6f 81       	ldd	r22, Y+7	; 0x07
    34a8:	78 85       	ldd	r23, Y+8	; 0x08
    34aa:	89 85       	ldd	r24, Y+9	; 0x09
    34ac:	9a 85       	ldd	r25, Y+10	; 0x0a
    34ae:	20 e0       	ldi	r18, 0x00	; 0
    34b0:	3f ef       	ldi	r19, 0xFF	; 255
    34b2:	4f e7       	ldi	r20, 0x7F	; 127
    34b4:	57 e4       	ldi	r21, 0x47	; 71
    34b6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    34ba:	18 16       	cp	r1, r24
    34bc:	4c f5       	brge	.+82     	; 0x3510 <LCD_VoidSendCommand+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    34be:	6b 85       	ldd	r22, Y+11	; 0x0b
    34c0:	7c 85       	ldd	r23, Y+12	; 0x0c
    34c2:	8d 85       	ldd	r24, Y+13	; 0x0d
    34c4:	9e 85       	ldd	r25, Y+14	; 0x0e
    34c6:	20 e0       	ldi	r18, 0x00	; 0
    34c8:	30 e0       	ldi	r19, 0x00	; 0
    34ca:	40 e2       	ldi	r20, 0x20	; 32
    34cc:	51 e4       	ldi	r21, 0x41	; 65
    34ce:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    34d2:	dc 01       	movw	r26, r24
    34d4:	cb 01       	movw	r24, r22
    34d6:	bc 01       	movw	r22, r24
    34d8:	cd 01       	movw	r24, r26
    34da:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34de:	dc 01       	movw	r26, r24
    34e0:	cb 01       	movw	r24, r22
    34e2:	9e 83       	std	Y+6, r25	; 0x06
    34e4:	8d 83       	std	Y+5, r24	; 0x05
    34e6:	0f c0       	rjmp	.+30     	; 0x3506 <LCD_VoidSendCommand+0xee>
    34e8:	88 ec       	ldi	r24, 0xC8	; 200
    34ea:	90 e0       	ldi	r25, 0x00	; 0
    34ec:	9c 83       	std	Y+4, r25	; 0x04
    34ee:	8b 83       	std	Y+3, r24	; 0x03
    34f0:	8b 81       	ldd	r24, Y+3	; 0x03
    34f2:	9c 81       	ldd	r25, Y+4	; 0x04
    34f4:	01 97       	sbiw	r24, 0x01	; 1
    34f6:	f1 f7       	brne	.-4      	; 0x34f4 <LCD_VoidSendCommand+0xdc>
    34f8:	9c 83       	std	Y+4, r25	; 0x04
    34fa:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    34fc:	8d 81       	ldd	r24, Y+5	; 0x05
    34fe:	9e 81       	ldd	r25, Y+6	; 0x06
    3500:	01 97       	sbiw	r24, 0x01	; 1
    3502:	9e 83       	std	Y+6, r25	; 0x06
    3504:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3506:	8d 81       	ldd	r24, Y+5	; 0x05
    3508:	9e 81       	ldd	r25, Y+6	; 0x06
    350a:	00 97       	sbiw	r24, 0x00	; 0
    350c:	69 f7       	brne	.-38     	; 0x34e8 <LCD_VoidSendCommand+0xd0>
    350e:	14 c0       	rjmp	.+40     	; 0x3538 <LCD_VoidSendCommand+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3510:	6f 81       	ldd	r22, Y+7	; 0x07
    3512:	78 85       	ldd	r23, Y+8	; 0x08
    3514:	89 85       	ldd	r24, Y+9	; 0x09
    3516:	9a 85       	ldd	r25, Y+10	; 0x0a
    3518:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    351c:	dc 01       	movw	r26, r24
    351e:	cb 01       	movw	r24, r22
    3520:	9e 83       	std	Y+6, r25	; 0x06
    3522:	8d 83       	std	Y+5, r24	; 0x05
    3524:	8d 81       	ldd	r24, Y+5	; 0x05
    3526:	9e 81       	ldd	r25, Y+6	; 0x06
    3528:	9a 83       	std	Y+2, r25	; 0x02
    352a:	89 83       	std	Y+1, r24	; 0x01
    352c:	89 81       	ldd	r24, Y+1	; 0x01
    352e:	9a 81       	ldd	r25, Y+2	; 0x02
    3530:	01 97       	sbiw	r24, 0x01	; 1
    3532:	f1 f7       	brne	.-4      	; 0x3530 <LCD_VoidSendCommand+0x118>
    3534:	9a 83       	std	Y+2, r25	; 0x02
    3536:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	DIO_U8SetPinVal(LCD_Config_PORT,LCD_EN_PIN,LOW);
    3538:	83 e0       	ldi	r24, 0x03	; 3
    353a:	64 e0       	ldi	r22, 0x04	; 4
    353c:	40 e0       	ldi	r20, 0x00	; 0
    353e:	0e 94 54 13 	call	0x26a8	; 0x26a8 <DIO_U8SetPinVal>

}
    3542:	2f 96       	adiw	r28, 0x0f	; 15
    3544:	0f b6       	in	r0, 0x3f	; 63
    3546:	f8 94       	cli
    3548:	de bf       	out	0x3e, r29	; 62
    354a:	0f be       	out	0x3f, r0	; 63
    354c:	cd bf       	out	0x3d, r28	; 61
    354e:	cf 91       	pop	r28
    3550:	df 91       	pop	r29
    3552:	08 95       	ret

00003554 <LCD_VoidSendData>:

/* if we select send data*/
void LCD_VoidSendData(u8 Copy_u8Data)
{
    3554:	df 93       	push	r29
    3556:	cf 93       	push	r28
    3558:	cd b7       	in	r28, 0x3d	; 61
    355a:	de b7       	in	r29, 0x3e	; 62
    355c:	2f 97       	sbiw	r28, 0x0f	; 15
    355e:	0f b6       	in	r0, 0x3f	; 63
    3560:	f8 94       	cli
    3562:	de bf       	out	0x3e, r29	; 62
    3564:	0f be       	out	0x3f, r0	; 63
    3566:	cd bf       	out	0x3d, r28	; 61
    3568:	8f 87       	std	Y+15, r24	; 0x0f
		    /*for function set:
	        * RS:command
	        * R/W:write
	       */
	        DIO_U8SetPinVal(LCD_Config_PORT,LCD_RS_PIN,HIGH);
    356a:	83 e0       	ldi	r24, 0x03	; 3
    356c:	66 e0       	ldi	r22, 0x06	; 6
    356e:	41 e0       	ldi	r20, 0x01	; 1
    3570:	0e 94 54 13 	call	0x26a8	; 0x26a8 <DIO_U8SetPinVal>
			DIO_U8SetPinVal(LCD_Config_PORT,LCD_R_W_PIN,LOW);
    3574:	83 e0       	ldi	r24, 0x03	; 3
    3576:	65 e0       	ldi	r22, 0x05	; 5
    3578:	40 e0       	ldi	r20, 0x00	; 0
    357a:	0e 94 54 13 	call	0x26a8	; 0x26a8 <DIO_U8SetPinVal>
			DIO_U8SetPortVal(LCD_DATA_PORT,Copy_u8Data);
    357e:	82 e0       	ldi	r24, 0x02	; 2
    3580:	6f 85       	ldd	r22, Y+15	; 0x0f
    3582:	0e 94 af 11 	call	0x235e	; 0x235e <DIO_U8SetPortVal>


		/*making enable pulse high for 2mile sec only*/
		DIO_U8SetPinVal(LCD_Config_PORT,LCD_EN_PIN,HIGH);
    3586:	83 e0       	ldi	r24, 0x03	; 3
    3588:	64 e0       	ldi	r22, 0x04	; 4
    358a:	41 e0       	ldi	r20, 0x01	; 1
    358c:	0e 94 54 13 	call	0x26a8	; 0x26a8 <DIO_U8SetPinVal>
    3590:	80 e0       	ldi	r24, 0x00	; 0
    3592:	90 e0       	ldi	r25, 0x00	; 0
    3594:	a0 e0       	ldi	r26, 0x00	; 0
    3596:	b0 e4       	ldi	r27, 0x40	; 64
    3598:	8b 87       	std	Y+11, r24	; 0x0b
    359a:	9c 87       	std	Y+12, r25	; 0x0c
    359c:	ad 87       	std	Y+13, r26	; 0x0d
    359e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    35a0:	6b 85       	ldd	r22, Y+11	; 0x0b
    35a2:	7c 85       	ldd	r23, Y+12	; 0x0c
    35a4:	8d 85       	ldd	r24, Y+13	; 0x0d
    35a6:	9e 85       	ldd	r25, Y+14	; 0x0e
    35a8:	20 e0       	ldi	r18, 0x00	; 0
    35aa:	30 e0       	ldi	r19, 0x00	; 0
    35ac:	4a ef       	ldi	r20, 0xFA	; 250
    35ae:	54 e4       	ldi	r21, 0x44	; 68
    35b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    35b4:	dc 01       	movw	r26, r24
    35b6:	cb 01       	movw	r24, r22
    35b8:	8f 83       	std	Y+7, r24	; 0x07
    35ba:	98 87       	std	Y+8, r25	; 0x08
    35bc:	a9 87       	std	Y+9, r26	; 0x09
    35be:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    35c0:	6f 81       	ldd	r22, Y+7	; 0x07
    35c2:	78 85       	ldd	r23, Y+8	; 0x08
    35c4:	89 85       	ldd	r24, Y+9	; 0x09
    35c6:	9a 85       	ldd	r25, Y+10	; 0x0a
    35c8:	20 e0       	ldi	r18, 0x00	; 0
    35ca:	30 e0       	ldi	r19, 0x00	; 0
    35cc:	40 e8       	ldi	r20, 0x80	; 128
    35ce:	5f e3       	ldi	r21, 0x3F	; 63
    35d0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    35d4:	88 23       	and	r24, r24
    35d6:	2c f4       	brge	.+10     	; 0x35e2 <LCD_VoidSendData+0x8e>
		__ticks = 1;
    35d8:	81 e0       	ldi	r24, 0x01	; 1
    35da:	90 e0       	ldi	r25, 0x00	; 0
    35dc:	9e 83       	std	Y+6, r25	; 0x06
    35de:	8d 83       	std	Y+5, r24	; 0x05
    35e0:	3f c0       	rjmp	.+126    	; 0x3660 <LCD_VoidSendData+0x10c>
	else if (__tmp > 65535)
    35e2:	6f 81       	ldd	r22, Y+7	; 0x07
    35e4:	78 85       	ldd	r23, Y+8	; 0x08
    35e6:	89 85       	ldd	r24, Y+9	; 0x09
    35e8:	9a 85       	ldd	r25, Y+10	; 0x0a
    35ea:	20 e0       	ldi	r18, 0x00	; 0
    35ec:	3f ef       	ldi	r19, 0xFF	; 255
    35ee:	4f e7       	ldi	r20, 0x7F	; 127
    35f0:	57 e4       	ldi	r21, 0x47	; 71
    35f2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    35f6:	18 16       	cp	r1, r24
    35f8:	4c f5       	brge	.+82     	; 0x364c <LCD_VoidSendData+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    35fa:	6b 85       	ldd	r22, Y+11	; 0x0b
    35fc:	7c 85       	ldd	r23, Y+12	; 0x0c
    35fe:	8d 85       	ldd	r24, Y+13	; 0x0d
    3600:	9e 85       	ldd	r25, Y+14	; 0x0e
    3602:	20 e0       	ldi	r18, 0x00	; 0
    3604:	30 e0       	ldi	r19, 0x00	; 0
    3606:	40 e2       	ldi	r20, 0x20	; 32
    3608:	51 e4       	ldi	r21, 0x41	; 65
    360a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    360e:	dc 01       	movw	r26, r24
    3610:	cb 01       	movw	r24, r22
    3612:	bc 01       	movw	r22, r24
    3614:	cd 01       	movw	r24, r26
    3616:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    361a:	dc 01       	movw	r26, r24
    361c:	cb 01       	movw	r24, r22
    361e:	9e 83       	std	Y+6, r25	; 0x06
    3620:	8d 83       	std	Y+5, r24	; 0x05
    3622:	0f c0       	rjmp	.+30     	; 0x3642 <LCD_VoidSendData+0xee>
    3624:	88 ec       	ldi	r24, 0xC8	; 200
    3626:	90 e0       	ldi	r25, 0x00	; 0
    3628:	9c 83       	std	Y+4, r25	; 0x04
    362a:	8b 83       	std	Y+3, r24	; 0x03
    362c:	8b 81       	ldd	r24, Y+3	; 0x03
    362e:	9c 81       	ldd	r25, Y+4	; 0x04
    3630:	01 97       	sbiw	r24, 0x01	; 1
    3632:	f1 f7       	brne	.-4      	; 0x3630 <LCD_VoidSendData+0xdc>
    3634:	9c 83       	std	Y+4, r25	; 0x04
    3636:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3638:	8d 81       	ldd	r24, Y+5	; 0x05
    363a:	9e 81       	ldd	r25, Y+6	; 0x06
    363c:	01 97       	sbiw	r24, 0x01	; 1
    363e:	9e 83       	std	Y+6, r25	; 0x06
    3640:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3642:	8d 81       	ldd	r24, Y+5	; 0x05
    3644:	9e 81       	ldd	r25, Y+6	; 0x06
    3646:	00 97       	sbiw	r24, 0x00	; 0
    3648:	69 f7       	brne	.-38     	; 0x3624 <LCD_VoidSendData+0xd0>
    364a:	14 c0       	rjmp	.+40     	; 0x3674 <LCD_VoidSendData+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    364c:	6f 81       	ldd	r22, Y+7	; 0x07
    364e:	78 85       	ldd	r23, Y+8	; 0x08
    3650:	89 85       	ldd	r24, Y+9	; 0x09
    3652:	9a 85       	ldd	r25, Y+10	; 0x0a
    3654:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3658:	dc 01       	movw	r26, r24
    365a:	cb 01       	movw	r24, r22
    365c:	9e 83       	std	Y+6, r25	; 0x06
    365e:	8d 83       	std	Y+5, r24	; 0x05
    3660:	8d 81       	ldd	r24, Y+5	; 0x05
    3662:	9e 81       	ldd	r25, Y+6	; 0x06
    3664:	9a 83       	std	Y+2, r25	; 0x02
    3666:	89 83       	std	Y+1, r24	; 0x01
    3668:	89 81       	ldd	r24, Y+1	; 0x01
    366a:	9a 81       	ldd	r25, Y+2	; 0x02
    366c:	01 97       	sbiw	r24, 0x01	; 1
    366e:	f1 f7       	brne	.-4      	; 0x366c <LCD_VoidSendData+0x118>
    3670:	9a 83       	std	Y+2, r25	; 0x02
    3672:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(2);
		DIO_U8SetPinVal(LCD_Config_PORT,LCD_EN_PIN,LOW);
    3674:	83 e0       	ldi	r24, 0x03	; 3
    3676:	64 e0       	ldi	r22, 0x04	; 4
    3678:	40 e0       	ldi	r20, 0x00	; 0
    367a:	0e 94 54 13 	call	0x26a8	; 0x26a8 <DIO_U8SetPinVal>



}
    367e:	2f 96       	adiw	r28, 0x0f	; 15
    3680:	0f b6       	in	r0, 0x3f	; 63
    3682:	f8 94       	cli
    3684:	de bf       	out	0x3e, r29	; 62
    3686:	0f be       	out	0x3f, r0	; 63
    3688:	cd bf       	out	0x3d, r28	; 61
    368a:	cf 91       	pop	r28
    368c:	df 91       	pop	r29
    368e:	08 95       	ret

00003690 <LCD_VoidInit>:



/*to initialize the LCD*/
void LCD_VoidInit(void)
{
    3690:	df 93       	push	r29
    3692:	cf 93       	push	r28
    3694:	cd b7       	in	r28, 0x3d	; 61
    3696:	de b7       	in	r29, 0x3e	; 62
    3698:	a6 97       	sbiw	r28, 0x26	; 38
    369a:	0f b6       	in	r0, 0x3f	; 63
    369c:	f8 94       	cli
    369e:	de bf       	out	0x3e, r29	; 62
    36a0:	0f be       	out	0x3f, r0	; 63
    36a2:	cd bf       	out	0x3d, r28	; 61
    36a4:	80 e0       	ldi	r24, 0x00	; 0
    36a6:	90 e0       	ldi	r25, 0x00	; 0
    36a8:	a0 e2       	ldi	r26, 0x20	; 32
    36aa:	b2 e4       	ldi	r27, 0x42	; 66
    36ac:	8b a3       	std	Y+35, r24	; 0x23
    36ae:	9c a3       	std	Y+36, r25	; 0x24
    36b0:	ad a3       	std	Y+37, r26	; 0x25
    36b2:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    36b4:	6b a1       	ldd	r22, Y+35	; 0x23
    36b6:	7c a1       	ldd	r23, Y+36	; 0x24
    36b8:	8d a1       	ldd	r24, Y+37	; 0x25
    36ba:	9e a1       	ldd	r25, Y+38	; 0x26
    36bc:	20 e0       	ldi	r18, 0x00	; 0
    36be:	30 e0       	ldi	r19, 0x00	; 0
    36c0:	4a ef       	ldi	r20, 0xFA	; 250
    36c2:	54 e4       	ldi	r21, 0x44	; 68
    36c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    36c8:	dc 01       	movw	r26, r24
    36ca:	cb 01       	movw	r24, r22
    36cc:	8f 8f       	std	Y+31, r24	; 0x1f
    36ce:	98 a3       	std	Y+32, r25	; 0x20
    36d0:	a9 a3       	std	Y+33, r26	; 0x21
    36d2:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    36d4:	6f 8d       	ldd	r22, Y+31	; 0x1f
    36d6:	78 a1       	ldd	r23, Y+32	; 0x20
    36d8:	89 a1       	ldd	r24, Y+33	; 0x21
    36da:	9a a1       	ldd	r25, Y+34	; 0x22
    36dc:	20 e0       	ldi	r18, 0x00	; 0
    36de:	30 e0       	ldi	r19, 0x00	; 0
    36e0:	40 e8       	ldi	r20, 0x80	; 128
    36e2:	5f e3       	ldi	r21, 0x3F	; 63
    36e4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    36e8:	88 23       	and	r24, r24
    36ea:	2c f4       	brge	.+10     	; 0x36f6 <LCD_VoidInit+0x66>
		__ticks = 1;
    36ec:	81 e0       	ldi	r24, 0x01	; 1
    36ee:	90 e0       	ldi	r25, 0x00	; 0
    36f0:	9e 8f       	std	Y+30, r25	; 0x1e
    36f2:	8d 8f       	std	Y+29, r24	; 0x1d
    36f4:	3f c0       	rjmp	.+126    	; 0x3774 <LCD_VoidInit+0xe4>
	else if (__tmp > 65535)
    36f6:	6f 8d       	ldd	r22, Y+31	; 0x1f
    36f8:	78 a1       	ldd	r23, Y+32	; 0x20
    36fa:	89 a1       	ldd	r24, Y+33	; 0x21
    36fc:	9a a1       	ldd	r25, Y+34	; 0x22
    36fe:	20 e0       	ldi	r18, 0x00	; 0
    3700:	3f ef       	ldi	r19, 0xFF	; 255
    3702:	4f e7       	ldi	r20, 0x7F	; 127
    3704:	57 e4       	ldi	r21, 0x47	; 71
    3706:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    370a:	18 16       	cp	r1, r24
    370c:	4c f5       	brge	.+82     	; 0x3760 <LCD_VoidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    370e:	6b a1       	ldd	r22, Y+35	; 0x23
    3710:	7c a1       	ldd	r23, Y+36	; 0x24
    3712:	8d a1       	ldd	r24, Y+37	; 0x25
    3714:	9e a1       	ldd	r25, Y+38	; 0x26
    3716:	20 e0       	ldi	r18, 0x00	; 0
    3718:	30 e0       	ldi	r19, 0x00	; 0
    371a:	40 e2       	ldi	r20, 0x20	; 32
    371c:	51 e4       	ldi	r21, 0x41	; 65
    371e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3722:	dc 01       	movw	r26, r24
    3724:	cb 01       	movw	r24, r22
    3726:	bc 01       	movw	r22, r24
    3728:	cd 01       	movw	r24, r26
    372a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    372e:	dc 01       	movw	r26, r24
    3730:	cb 01       	movw	r24, r22
    3732:	9e 8f       	std	Y+30, r25	; 0x1e
    3734:	8d 8f       	std	Y+29, r24	; 0x1d
    3736:	0f c0       	rjmp	.+30     	; 0x3756 <LCD_VoidInit+0xc6>
    3738:	88 ec       	ldi	r24, 0xC8	; 200
    373a:	90 e0       	ldi	r25, 0x00	; 0
    373c:	9c 8f       	std	Y+28, r25	; 0x1c
    373e:	8b 8f       	std	Y+27, r24	; 0x1b
    3740:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3742:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3744:	01 97       	sbiw	r24, 0x01	; 1
    3746:	f1 f7       	brne	.-4      	; 0x3744 <LCD_VoidInit+0xb4>
    3748:	9c 8f       	std	Y+28, r25	; 0x1c
    374a:	8b 8f       	std	Y+27, r24	; 0x1b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    374c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    374e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3750:	01 97       	sbiw	r24, 0x01	; 1
    3752:	9e 8f       	std	Y+30, r25	; 0x1e
    3754:	8d 8f       	std	Y+29, r24	; 0x1d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3756:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3758:	9e 8d       	ldd	r25, Y+30	; 0x1e
    375a:	00 97       	sbiw	r24, 0x00	; 0
    375c:	69 f7       	brne	.-38     	; 0x3738 <LCD_VoidInit+0xa8>
    375e:	14 c0       	rjmp	.+40     	; 0x3788 <LCD_VoidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3760:	6f 8d       	ldd	r22, Y+31	; 0x1f
    3762:	78 a1       	ldd	r23, Y+32	; 0x20
    3764:	89 a1       	ldd	r24, Y+33	; 0x21
    3766:	9a a1       	ldd	r25, Y+34	; 0x22
    3768:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    376c:	dc 01       	movw	r26, r24
    376e:	cb 01       	movw	r24, r22
    3770:	9e 8f       	std	Y+30, r25	; 0x1e
    3772:	8d 8f       	std	Y+29, r24	; 0x1d
    3774:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3776:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3778:	9a 8f       	std	Y+26, r25	; 0x1a
    377a:	89 8f       	std	Y+25, r24	; 0x19
    377c:	89 8d       	ldd	r24, Y+25	; 0x19
    377e:	9a 8d       	ldd	r25, Y+26	; 0x1a
    3780:	01 97       	sbiw	r24, 0x01	; 1
    3782:	f1 f7       	brne	.-4      	; 0x3780 <LCD_VoidInit+0xf0>
    3784:	9a 8f       	std	Y+26, r25	; 0x1a
    3786:	89 8f       	std	Y+25, r24	; 0x19
		LCD_VoidSendCommand(0b00110000);

	}
#elif NUM_LINES ==LINE2
	{
		LCD_VoidSendCommand(0b00111000);
    3788:	88 e3       	ldi	r24, 0x38	; 56
    378a:	0e 94 0c 1a 	call	0x3418	; 0x3418 <LCD_VoidSendCommand>
    378e:	80 e0       	ldi	r24, 0x00	; 0
    3790:	90 e0       	ldi	r25, 0x00	; 0
    3792:	a8 e4       	ldi	r26, 0x48	; 72
    3794:	b2 e4       	ldi	r27, 0x42	; 66
    3796:	8d 8b       	std	Y+21, r24	; 0x15
    3798:	9e 8b       	std	Y+22, r25	; 0x16
    379a:	af 8b       	std	Y+23, r26	; 0x17
    379c:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    379e:	6d 89       	ldd	r22, Y+21	; 0x15
    37a0:	7e 89       	ldd	r23, Y+22	; 0x16
    37a2:	8f 89       	ldd	r24, Y+23	; 0x17
    37a4:	98 8d       	ldd	r25, Y+24	; 0x18
    37a6:	2b ea       	ldi	r18, 0xAB	; 171
    37a8:	3a ea       	ldi	r19, 0xAA	; 170
    37aa:	4a e2       	ldi	r20, 0x2A	; 42
    37ac:	50 e4       	ldi	r21, 0x40	; 64
    37ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    37b2:	dc 01       	movw	r26, r24
    37b4:	cb 01       	movw	r24, r22
    37b6:	89 8b       	std	Y+17, r24	; 0x11
    37b8:	9a 8b       	std	Y+18, r25	; 0x12
    37ba:	ab 8b       	std	Y+19, r26	; 0x13
    37bc:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    37be:	69 89       	ldd	r22, Y+17	; 0x11
    37c0:	7a 89       	ldd	r23, Y+18	; 0x12
    37c2:	8b 89       	ldd	r24, Y+19	; 0x13
    37c4:	9c 89       	ldd	r25, Y+20	; 0x14
    37c6:	20 e0       	ldi	r18, 0x00	; 0
    37c8:	30 e0       	ldi	r19, 0x00	; 0
    37ca:	40 e8       	ldi	r20, 0x80	; 128
    37cc:	5f e3       	ldi	r21, 0x3F	; 63
    37ce:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    37d2:	88 23       	and	r24, r24
    37d4:	1c f4       	brge	.+6      	; 0x37dc <LCD_VoidInit+0x14c>
		__ticks = 1;
    37d6:	81 e0       	ldi	r24, 0x01	; 1
    37d8:	88 8b       	std	Y+16, r24	; 0x10
    37da:	91 c0       	rjmp	.+290    	; 0x38fe <LCD_VoidInit+0x26e>
	else if (__tmp > 255)
    37dc:	69 89       	ldd	r22, Y+17	; 0x11
    37de:	7a 89       	ldd	r23, Y+18	; 0x12
    37e0:	8b 89       	ldd	r24, Y+19	; 0x13
    37e2:	9c 89       	ldd	r25, Y+20	; 0x14
    37e4:	20 e0       	ldi	r18, 0x00	; 0
    37e6:	30 e0       	ldi	r19, 0x00	; 0
    37e8:	4f e7       	ldi	r20, 0x7F	; 127
    37ea:	53 e4       	ldi	r21, 0x43	; 67
    37ec:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    37f0:	18 16       	cp	r1, r24
    37f2:	0c f0       	brlt	.+2      	; 0x37f6 <LCD_VoidInit+0x166>
    37f4:	7b c0       	rjmp	.+246    	; 0x38ec <LCD_VoidInit+0x25c>
	{
		_delay_ms(__us / 1000.0);
    37f6:	6d 89       	ldd	r22, Y+21	; 0x15
    37f8:	7e 89       	ldd	r23, Y+22	; 0x16
    37fa:	8f 89       	ldd	r24, Y+23	; 0x17
    37fc:	98 8d       	ldd	r25, Y+24	; 0x18
    37fe:	20 e0       	ldi	r18, 0x00	; 0
    3800:	30 e0       	ldi	r19, 0x00	; 0
    3802:	4a e7       	ldi	r20, 0x7A	; 122
    3804:	54 e4       	ldi	r21, 0x44	; 68
    3806:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    380a:	dc 01       	movw	r26, r24
    380c:	cb 01       	movw	r24, r22
    380e:	8c 87       	std	Y+12, r24	; 0x0c
    3810:	9d 87       	std	Y+13, r25	; 0x0d
    3812:	ae 87       	std	Y+14, r26	; 0x0e
    3814:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3816:	6c 85       	ldd	r22, Y+12	; 0x0c
    3818:	7d 85       	ldd	r23, Y+13	; 0x0d
    381a:	8e 85       	ldd	r24, Y+14	; 0x0e
    381c:	9f 85       	ldd	r25, Y+15	; 0x0f
    381e:	20 e0       	ldi	r18, 0x00	; 0
    3820:	30 e0       	ldi	r19, 0x00	; 0
    3822:	4a ef       	ldi	r20, 0xFA	; 250
    3824:	54 e4       	ldi	r21, 0x44	; 68
    3826:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    382a:	dc 01       	movw	r26, r24
    382c:	cb 01       	movw	r24, r22
    382e:	88 87       	std	Y+8, r24	; 0x08
    3830:	99 87       	std	Y+9, r25	; 0x09
    3832:	aa 87       	std	Y+10, r26	; 0x0a
    3834:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    3836:	68 85       	ldd	r22, Y+8	; 0x08
    3838:	79 85       	ldd	r23, Y+9	; 0x09
    383a:	8a 85       	ldd	r24, Y+10	; 0x0a
    383c:	9b 85       	ldd	r25, Y+11	; 0x0b
    383e:	20 e0       	ldi	r18, 0x00	; 0
    3840:	30 e0       	ldi	r19, 0x00	; 0
    3842:	40 e8       	ldi	r20, 0x80	; 128
    3844:	5f e3       	ldi	r21, 0x3F	; 63
    3846:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    384a:	88 23       	and	r24, r24
    384c:	2c f4       	brge	.+10     	; 0x3858 <LCD_VoidInit+0x1c8>
		__ticks = 1;
    384e:	81 e0       	ldi	r24, 0x01	; 1
    3850:	90 e0       	ldi	r25, 0x00	; 0
    3852:	9f 83       	std	Y+7, r25	; 0x07
    3854:	8e 83       	std	Y+6, r24	; 0x06
    3856:	3f c0       	rjmp	.+126    	; 0x38d6 <LCD_VoidInit+0x246>
	else if (__tmp > 65535)
    3858:	68 85       	ldd	r22, Y+8	; 0x08
    385a:	79 85       	ldd	r23, Y+9	; 0x09
    385c:	8a 85       	ldd	r24, Y+10	; 0x0a
    385e:	9b 85       	ldd	r25, Y+11	; 0x0b
    3860:	20 e0       	ldi	r18, 0x00	; 0
    3862:	3f ef       	ldi	r19, 0xFF	; 255
    3864:	4f e7       	ldi	r20, 0x7F	; 127
    3866:	57 e4       	ldi	r21, 0x47	; 71
    3868:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    386c:	18 16       	cp	r1, r24
    386e:	4c f5       	brge	.+82     	; 0x38c2 <LCD_VoidInit+0x232>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3870:	6c 85       	ldd	r22, Y+12	; 0x0c
    3872:	7d 85       	ldd	r23, Y+13	; 0x0d
    3874:	8e 85       	ldd	r24, Y+14	; 0x0e
    3876:	9f 85       	ldd	r25, Y+15	; 0x0f
    3878:	20 e0       	ldi	r18, 0x00	; 0
    387a:	30 e0       	ldi	r19, 0x00	; 0
    387c:	40 e2       	ldi	r20, 0x20	; 32
    387e:	51 e4       	ldi	r21, 0x41	; 65
    3880:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3884:	dc 01       	movw	r26, r24
    3886:	cb 01       	movw	r24, r22
    3888:	bc 01       	movw	r22, r24
    388a:	cd 01       	movw	r24, r26
    388c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3890:	dc 01       	movw	r26, r24
    3892:	cb 01       	movw	r24, r22
    3894:	9f 83       	std	Y+7, r25	; 0x07
    3896:	8e 83       	std	Y+6, r24	; 0x06
    3898:	0f c0       	rjmp	.+30     	; 0x38b8 <LCD_VoidInit+0x228>
    389a:	88 ec       	ldi	r24, 0xC8	; 200
    389c:	90 e0       	ldi	r25, 0x00	; 0
    389e:	9d 83       	std	Y+5, r25	; 0x05
    38a0:	8c 83       	std	Y+4, r24	; 0x04
    38a2:	8c 81       	ldd	r24, Y+4	; 0x04
    38a4:	9d 81       	ldd	r25, Y+5	; 0x05
    38a6:	01 97       	sbiw	r24, 0x01	; 1
    38a8:	f1 f7       	brne	.-4      	; 0x38a6 <LCD_VoidInit+0x216>
    38aa:	9d 83       	std	Y+5, r25	; 0x05
    38ac:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    38ae:	8e 81       	ldd	r24, Y+6	; 0x06
    38b0:	9f 81       	ldd	r25, Y+7	; 0x07
    38b2:	01 97       	sbiw	r24, 0x01	; 1
    38b4:	9f 83       	std	Y+7, r25	; 0x07
    38b6:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    38b8:	8e 81       	ldd	r24, Y+6	; 0x06
    38ba:	9f 81       	ldd	r25, Y+7	; 0x07
    38bc:	00 97       	sbiw	r24, 0x00	; 0
    38be:	69 f7       	brne	.-38     	; 0x389a <LCD_VoidInit+0x20a>
    38c0:	24 c0       	rjmp	.+72     	; 0x390a <LCD_VoidInit+0x27a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    38c2:	68 85       	ldd	r22, Y+8	; 0x08
    38c4:	79 85       	ldd	r23, Y+9	; 0x09
    38c6:	8a 85       	ldd	r24, Y+10	; 0x0a
    38c8:	9b 85       	ldd	r25, Y+11	; 0x0b
    38ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38ce:	dc 01       	movw	r26, r24
    38d0:	cb 01       	movw	r24, r22
    38d2:	9f 83       	std	Y+7, r25	; 0x07
    38d4:	8e 83       	std	Y+6, r24	; 0x06
    38d6:	8e 81       	ldd	r24, Y+6	; 0x06
    38d8:	9f 81       	ldd	r25, Y+7	; 0x07
    38da:	9b 83       	std	Y+3, r25	; 0x03
    38dc:	8a 83       	std	Y+2, r24	; 0x02
    38de:	8a 81       	ldd	r24, Y+2	; 0x02
    38e0:	9b 81       	ldd	r25, Y+3	; 0x03
    38e2:	01 97       	sbiw	r24, 0x01	; 1
    38e4:	f1 f7       	brne	.-4      	; 0x38e2 <LCD_VoidInit+0x252>
    38e6:	9b 83       	std	Y+3, r25	; 0x03
    38e8:	8a 83       	std	Y+2, r24	; 0x02
    38ea:	0f c0       	rjmp	.+30     	; 0x390a <LCD_VoidInit+0x27a>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    38ec:	69 89       	ldd	r22, Y+17	; 0x11
    38ee:	7a 89       	ldd	r23, Y+18	; 0x12
    38f0:	8b 89       	ldd	r24, Y+19	; 0x13
    38f2:	9c 89       	ldd	r25, Y+20	; 0x14
    38f4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38f8:	dc 01       	movw	r26, r24
    38fa:	cb 01       	movw	r24, r22
    38fc:	88 8b       	std	Y+16, r24	; 0x10
    38fe:	88 89       	ldd	r24, Y+16	; 0x10
    3900:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    3902:	89 81       	ldd	r24, Y+1	; 0x01
    3904:	8a 95       	dec	r24
    3906:	f1 f7       	brne	.-4      	; 0x3904 <LCD_VoidInit+0x274>
    3908:	89 83       	std	Y+1, r24	; 0x01
	}
#endif

	_delay_us(50);
/*set ON/OFF Control |  Display :ON, Cursur:OFF ,Blink:OFF*/
	LCD_VoidSendCommand(0b00001100);
    390a:	8c e0       	ldi	r24, 0x0C	; 12
    390c:	0e 94 0c 1a 	call	0x3418	; 0x3418 <LCD_VoidSendCommand>

	/* Display Clear */
	LCD_VoidSendCommand(0x01);
    3910:	81 e0       	ldi	r24, 0x01	; 1
    3912:	0e 94 0c 1a 	call	0x3418	; 0x3418 <LCD_VoidSendCommand>
}
    3916:	a6 96       	adiw	r28, 0x26	; 38
    3918:	0f b6       	in	r0, 0x3f	; 63
    391a:	f8 94       	cli
    391c:	de bf       	out	0x3e, r29	; 62
    391e:	0f be       	out	0x3f, r0	; 63
    3920:	cd bf       	out	0x3d, r28	; 61
    3922:	cf 91       	pop	r28
    3924:	df 91       	pop	r29
    3926:	08 95       	ret

00003928 <LCD_VoidGoToPos>:



/*To go to defined position in the LCD */
void LCD_VoidGoToPos(u8 Copy_u8XPos,u8 Copy_u8YPos)
{
    3928:	df 93       	push	r29
    392a:	cf 93       	push	r28
    392c:	00 d0       	rcall	.+0      	; 0x392e <LCD_VoidGoToPos+0x6>
    392e:	0f 92       	push	r0
    3930:	cd b7       	in	r28, 0x3d	; 61
    3932:	de b7       	in	r29, 0x3e	; 62
    3934:	8a 83       	std	Y+2, r24	; 0x02
    3936:	6b 83       	std	Y+3, r22	; 0x03
	Global_u8EnterGoToFunc=1;
    3938:	81 e0       	ldi	r24, 0x01	; 1
    393a:	80 93 ab 01 	sts	0x01AB, r24
	Global_u8XPos=Copy_u8XPos;
    393e:	8a 81       	ldd	r24, Y+2	; 0x02
    3940:	80 93 a9 01 	sts	0x01A9, r24
	Global_u8YPos=Copy_u8YPos;
    3944:	8b 81       	ldd	r24, Y+3	; 0x03
    3946:	80 93 aa 01 	sts	0x01AA, r24
u8 Local_PositionAddress;
/*if the position in line1 the address is from  0 to 0x40 which is Y position */
	if(Copy_u8XPos==0)
    394a:	8a 81       	ldd	r24, Y+2	; 0x02
    394c:	88 23       	and	r24, r24
    394e:	19 f4       	brne	.+6      	; 0x3956 <LCD_VoidGoToPos+0x2e>
	{
		Local_PositionAddress=Copy_u8YPos;
    3950:	8b 81       	ldd	r24, Y+3	; 0x03
    3952:	89 83       	std	Y+1, r24	; 0x01
    3954:	06 c0       	rjmp	.+12     	; 0x3962 <LCD_VoidGoToPos+0x3a>

	}
	/*if the position in line2 the address is from  0x41 to 0x67 which is yposition+0x40 */
	else if(Copy_u8XPos==1)
    3956:	8a 81       	ldd	r24, Y+2	; 0x02
    3958:	81 30       	cpi	r24, 0x01	; 1
    395a:	19 f4       	brne	.+6      	; 0x3962 <LCD_VoidGoToPos+0x3a>
		{
			Local_PositionAddress=Copy_u8YPos+0x40;
    395c:	8b 81       	ldd	r24, Y+3	; 0x03
    395e:	80 5c       	subi	r24, 0xC0	; 192
    3960:	89 83       	std	Y+1, r24	; 0x01

		}
	/*we set the register DDRAM with its command which in d.s the 8th bit is 1 and the rest of bits is address*/

	LCD_VoidSendCommand(1<<7 | Local_PositionAddress);
    3962:	89 81       	ldd	r24, Y+1	; 0x01
    3964:	80 68       	ori	r24, 0x80	; 128
    3966:	0e 94 0c 1a 	call	0x3418	; 0x3418 <LCD_VoidSendCommand>
}
    396a:	0f 90       	pop	r0
    396c:	0f 90       	pop	r0
    396e:	0f 90       	pop	r0
    3970:	cf 91       	pop	r28
    3972:	df 91       	pop	r29
    3974:	08 95       	ret

00003976 <LCD_VoidClearDisplay>:


/*To clear the LCD*/
void LCD_VoidClearDisplay(void)
{
    3976:	df 93       	push	r29
    3978:	cf 93       	push	r28
    397a:	cd b7       	in	r28, 0x3d	; 61
    397c:	de b7       	in	r29, 0x3e	; 62
	 Global_u8Clear=1;
    397e:	81 e0       	ldi	r24, 0x01	; 1
    3980:	80 93 a8 01 	sts	0x01A8, r24
	LCD_VoidSendCommand(1);
    3984:	81 e0       	ldi	r24, 0x01	; 1
    3986:	0e 94 0c 1a 	call	0x3418	; 0x3418 <LCD_VoidSendCommand>
}
    398a:	cf 91       	pop	r28
    398c:	df 91       	pop	r29
    398e:	08 95       	ret

00003990 <LCD_VoidCursorON>:
void LCD_VoidCursorON(void)
{
    3990:	df 93       	push	r29
    3992:	cf 93       	push	r28
    3994:	cd b7       	in	r28, 0x3d	; 61
    3996:	de b7       	in	r29, 0x3e	; 62
	LCD_VoidSendCommand(SOLID_CURSOR);
    3998:	8e e0       	ldi	r24, 0x0E	; 14
    399a:	0e 94 0c 1a 	call	0x3418	; 0x3418 <LCD_VoidSendCommand>
}
    399e:	cf 91       	pop	r28
    39a0:	df 91       	pop	r29
    39a2:	08 95       	ret

000039a4 <LCD_VoidCursorOFF>:
void LCD_VoidCursorOFF()
{
    39a4:	df 93       	push	r29
    39a6:	cf 93       	push	r28
    39a8:	cd b7       	in	r28, 0x3d	; 61
    39aa:	de b7       	in	r29, 0x3e	; 62
	LCD_VoidSendCommand(CURSOR_OFF);
    39ac:	8c e0       	ldi	r24, 0x0C	; 12
    39ae:	0e 94 0c 1a 	call	0x3418	; 0x3418 <LCD_VoidSendCommand>
}
    39b2:	cf 91       	pop	r28
    39b4:	df 91       	pop	r29
    39b6:	08 95       	ret

000039b8 <LCD_VoidBlinkingCursorON>:
void LCD_VoidBlinkingCursorON(void)
{
    39b8:	df 93       	push	r29
    39ba:	cf 93       	push	r28
    39bc:	cd b7       	in	r28, 0x3d	; 61
    39be:	de b7       	in	r29, 0x3e	; 62
	LCD_VoidSendCommand(BLINK_CURSOR);
    39c0:	8f e0       	ldi	r24, 0x0F	; 15
    39c2:	0e 94 0c 1a 	call	0x3418	; 0x3418 <LCD_VoidSendCommand>
}
    39c6:	cf 91       	pop	r28
    39c8:	df 91       	pop	r29
    39ca:	08 95       	ret

000039cc <LCD_VoidDisplayON>:

void LCD_VoidDisplayON(void)
{
    39cc:	df 93       	push	r29
    39ce:	cf 93       	push	r28
    39d0:	cd b7       	in	r28, 0x3d	; 61
    39d2:	de b7       	in	r29, 0x3e	; 62
	LCD_VoidSendCommand(DISPLAY_ON);
    39d4:	8c e0       	ldi	r24, 0x0C	; 12
    39d6:	0e 94 0c 1a 	call	0x3418	; 0x3418 <LCD_VoidSendCommand>
}
    39da:	cf 91       	pop	r28
    39dc:	df 91       	pop	r29
    39de:	08 95       	ret

000039e0 <LCD_VoidDisplayOFF>:
void LCD_VoidDisplayOFF(void)
{
    39e0:	df 93       	push	r29
    39e2:	cf 93       	push	r28
    39e4:	cd b7       	in	r28, 0x3d	; 61
    39e6:	de b7       	in	r29, 0x3e	; 62
	LCD_VoidSendCommand(DISPLAY_OFF);
    39e8:	88 e0       	ldi	r24, 0x08	; 8
    39ea:	0e 94 0c 1a 	call	0x3418	; 0x3418 <LCD_VoidSendCommand>
}
    39ee:	cf 91       	pop	r28
    39f0:	df 91       	pop	r29
    39f2:	08 95       	ret

000039f4 <LCD_VoidShiftLeft>:


/*to shift the words left from defined position*/
void LCD_VoidShiftLeft(u8 Copy_u8ShiftNumber,u8 Copy_u8XPos,u8 Copy_u8YPos)
{
    39f4:	df 93       	push	r29
    39f6:	cf 93       	push	r28
    39f8:	00 d0       	rcall	.+0      	; 0x39fa <LCD_VoidShiftLeft+0x6>
    39fa:	00 d0       	rcall	.+0      	; 0x39fc <LCD_VoidShiftLeft+0x8>
    39fc:	cd b7       	in	r28, 0x3d	; 61
    39fe:	de b7       	in	r29, 0x3e	; 62
    3a00:	8a 83       	std	Y+2, r24	; 0x02
    3a02:	6b 83       	std	Y+3, r22	; 0x03
    3a04:	4c 83       	std	Y+4, r20	; 0x04
	s8 Local_ShiftIterator=0;
    3a06:	19 82       	std	Y+1, r1	; 0x01
	for(Local_ShiftIterator=Copy_u8YPos ; Local_ShiftIterator>Copy_u8YPos-Copy_u8ShiftNumber ;Local_ShiftIterator--)
    3a08:	8c 81       	ldd	r24, Y+4	; 0x04
    3a0a:	89 83       	std	Y+1, r24	; 0x01
    3a0c:	0b c0       	rjmp	.+22     	; 0x3a24 <LCD_VoidShiftLeft+0x30>
	{
		LCD_VoidGoToPos(Copy_u8XPos,Local_ShiftIterator);
    3a0e:	99 81       	ldd	r25, Y+1	; 0x01
    3a10:	8b 81       	ldd	r24, Y+3	; 0x03
    3a12:	69 2f       	mov	r22, r25
    3a14:	0e 94 94 1c 	call	0x3928	; 0x3928 <LCD_VoidGoToPos>
		LCD_VoidSendData(' ');
    3a18:	80 e2       	ldi	r24, 0x20	; 32
    3a1a:	0e 94 aa 1a 	call	0x3554	; 0x3554 <LCD_VoidSendData>

/*to shift the words left from defined position*/
void LCD_VoidShiftLeft(u8 Copy_u8ShiftNumber,u8 Copy_u8XPos,u8 Copy_u8YPos)
{
	s8 Local_ShiftIterator=0;
	for(Local_ShiftIterator=Copy_u8YPos ; Local_ShiftIterator>Copy_u8YPos-Copy_u8ShiftNumber ;Local_ShiftIterator--)
    3a1e:	89 81       	ldd	r24, Y+1	; 0x01
    3a20:	81 50       	subi	r24, 0x01	; 1
    3a22:	89 83       	std	Y+1, r24	; 0x01
    3a24:	89 81       	ldd	r24, Y+1	; 0x01
    3a26:	48 2f       	mov	r20, r24
    3a28:	55 27       	eor	r21, r21
    3a2a:	47 fd       	sbrc	r20, 7
    3a2c:	50 95       	com	r21
    3a2e:	8c 81       	ldd	r24, Y+4	; 0x04
    3a30:	28 2f       	mov	r18, r24
    3a32:	30 e0       	ldi	r19, 0x00	; 0
    3a34:	8a 81       	ldd	r24, Y+2	; 0x02
    3a36:	88 2f       	mov	r24, r24
    3a38:	90 e0       	ldi	r25, 0x00	; 0
    3a3a:	b9 01       	movw	r22, r18
    3a3c:	68 1b       	sub	r22, r24
    3a3e:	79 0b       	sbc	r23, r25
    3a40:	cb 01       	movw	r24, r22
    3a42:	84 17       	cp	r24, r20
    3a44:	95 07       	cpc	r25, r21
    3a46:	1c f3       	brlt	.-58     	; 0x3a0e <LCD_VoidShiftLeft+0x1a>
	{
		LCD_VoidGoToPos(Copy_u8XPos,Local_ShiftIterator);
		LCD_VoidSendData(' ');
	}
}
    3a48:	0f 90       	pop	r0
    3a4a:	0f 90       	pop	r0
    3a4c:	0f 90       	pop	r0
    3a4e:	0f 90       	pop	r0
    3a50:	cf 91       	pop	r28
    3a52:	df 91       	pop	r29
    3a54:	08 95       	ret

00003a56 <LCD_VoidShiftRight>:
/*to shift the words Right from defined position*/
void LCD_VoidShiftRight(u8 Copy_u8ShiftNumber,u8 Copy_u8XPos,u8 Copy_u8YPos)
{
    3a56:	df 93       	push	r29
    3a58:	cf 93       	push	r28
    3a5a:	00 d0       	rcall	.+0      	; 0x3a5c <LCD_VoidShiftRight+0x6>
    3a5c:	00 d0       	rcall	.+0      	; 0x3a5e <LCD_VoidShiftRight+0x8>
    3a5e:	cd b7       	in	r28, 0x3d	; 61
    3a60:	de b7       	in	r29, 0x3e	; 62
    3a62:	8a 83       	std	Y+2, r24	; 0x02
    3a64:	6b 83       	std	Y+3, r22	; 0x03
    3a66:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_ShiftIterator=0;
    3a68:	19 82       	std	Y+1, r1	; 0x01
	for(Local_ShiftIterator=Copy_u8YPos ; Local_ShiftIterator<Copy_u8YPos+Copy_u8ShiftNumber ;Local_ShiftIterator++)
    3a6a:	8c 81       	ldd	r24, Y+4	; 0x04
    3a6c:	89 83       	std	Y+1, r24	; 0x01
    3a6e:	0a c0       	rjmp	.+20     	; 0x3a84 <LCD_VoidShiftRight+0x2e>
	{
		LCD_VoidGoToPos(Copy_u8XPos,Local_ShiftIterator);
    3a70:	8b 81       	ldd	r24, Y+3	; 0x03
    3a72:	69 81       	ldd	r22, Y+1	; 0x01
    3a74:	0e 94 94 1c 	call	0x3928	; 0x3928 <LCD_VoidGoToPos>
		LCD_VoidSendData(' ');
    3a78:	80 e2       	ldi	r24, 0x20	; 32
    3a7a:	0e 94 aa 1a 	call	0x3554	; 0x3554 <LCD_VoidSendData>
}
/*to shift the words Right from defined position*/
void LCD_VoidShiftRight(u8 Copy_u8ShiftNumber,u8 Copy_u8XPos,u8 Copy_u8YPos)
{
	u8 Local_ShiftIterator=0;
	for(Local_ShiftIterator=Copy_u8YPos ; Local_ShiftIterator<Copy_u8YPos+Copy_u8ShiftNumber ;Local_ShiftIterator++)
    3a7e:	89 81       	ldd	r24, Y+1	; 0x01
    3a80:	8f 5f       	subi	r24, 0xFF	; 255
    3a82:	89 83       	std	Y+1, r24	; 0x01
    3a84:	89 81       	ldd	r24, Y+1	; 0x01
    3a86:	48 2f       	mov	r20, r24
    3a88:	50 e0       	ldi	r21, 0x00	; 0
    3a8a:	8c 81       	ldd	r24, Y+4	; 0x04
    3a8c:	28 2f       	mov	r18, r24
    3a8e:	30 e0       	ldi	r19, 0x00	; 0
    3a90:	8a 81       	ldd	r24, Y+2	; 0x02
    3a92:	88 2f       	mov	r24, r24
    3a94:	90 e0       	ldi	r25, 0x00	; 0
    3a96:	82 0f       	add	r24, r18
    3a98:	93 1f       	adc	r25, r19
    3a9a:	48 17       	cp	r20, r24
    3a9c:	59 07       	cpc	r21, r25
    3a9e:	44 f3       	brlt	.-48     	; 0x3a70 <LCD_VoidShiftRight+0x1a>
	{
		LCD_VoidGoToPos(Copy_u8XPos,Local_ShiftIterator);
		LCD_VoidSendData(' ');
	}
}
    3aa0:	0f 90       	pop	r0
    3aa2:	0f 90       	pop	r0
    3aa4:	0f 90       	pop	r0
    3aa6:	0f 90       	pop	r0
    3aa8:	cf 91       	pop	r28
    3aaa:	df 91       	pop	r29
    3aac:	08 95       	ret

00003aae <LCD_VoidSendNumber>:
/*to convert ascii char to integer*/

void LCD_VoidSendNumber(u32 Copy_u32Char)
{
    3aae:	df 93       	push	r29
    3ab0:	cf 93       	push	r28
    3ab2:	cd b7       	in	r28, 0x3d	; 61
    3ab4:	de b7       	in	r29, 0x3e	; 62
    3ab6:	68 97       	sbiw	r28, 0x18	; 24
    3ab8:	0f b6       	in	r0, 0x3f	; 63
    3aba:	f8 94       	cli
    3abc:	de bf       	out	0x3e, r29	; 62
    3abe:	0f be       	out	0x3f, r0	; 63
    3ac0:	cd bf       	out	0x3d, r28	; 61
    3ac2:	98 8f       	std	Y+24, r25	; 0x18
    3ac4:	8f 8b       	std	Y+23, r24	; 0x17
u8 Local_Char_Converted[16];
u32  Local_Temp=Copy_u32Char;
    3ac6:	8f 89       	ldd	r24, Y+23	; 0x17
    3ac8:	98 8d       	ldd	r25, Y+24	; 0x18
    3aca:	9e 83       	std	Y+6, r25	; 0x06
    3acc:	8d 83       	std	Y+5, r24	; 0x05
u8 Counter=0;
    3ace:	1c 82       	std	Y+4, r1	; 0x04
    3ad0:	0d c0       	rjmp	.+26     	; 0x3aec <LCD_VoidSendNumber+0x3e>
while(Local_Temp>=1)
{
    Counter++;
    3ad2:	8c 81       	ldd	r24, Y+4	; 0x04
    3ad4:	8f 5f       	subi	r24, 0xFF	; 255
    3ad6:	8c 83       	std	Y+4, r24	; 0x04
    Local_Temp/=10;
    3ad8:	8d 81       	ldd	r24, Y+5	; 0x05
    3ada:	9e 81       	ldd	r25, Y+6	; 0x06
    3adc:	2a e0       	ldi	r18, 0x0A	; 10
    3ade:	30 e0       	ldi	r19, 0x00	; 0
    3ae0:	b9 01       	movw	r22, r18
    3ae2:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <__udivmodhi4>
    3ae6:	cb 01       	movw	r24, r22
    3ae8:	9e 83       	std	Y+6, r25	; 0x06
    3aea:	8d 83       	std	Y+5, r24	; 0x05
void LCD_VoidSendNumber(u32 Copy_u32Char)
{
u8 Local_Char_Converted[16];
u32  Local_Temp=Copy_u32Char;
u8 Counter=0;
while(Local_Temp>=1)
    3aec:	8d 81       	ldd	r24, Y+5	; 0x05
    3aee:	9e 81       	ldd	r25, Y+6	; 0x06
    3af0:	00 97       	sbiw	r24, 0x00	; 0
    3af2:	79 f7       	brne	.-34     	; 0x3ad2 <LCD_VoidSendNumber+0x24>
{
    Counter++;
    Local_Temp/=10;
}
Local_Temp=Copy_u32Char;
    3af4:	8f 89       	ldd	r24, Y+23	; 0x17
    3af6:	98 8d       	ldd	r25, Y+24	; 0x18
    3af8:	9e 83       	std	Y+6, r25	; 0x06
    3afa:	8d 83       	std	Y+5, r24	; 0x05

	for(u8 i=0;i<Counter;i++)
    3afc:	1b 82       	std	Y+3, r1	; 0x03
    3afe:	1e c0       	rjmp	.+60     	; 0x3b3c <LCD_VoidSendNumber+0x8e>
		{

			Local_Char_Converted[i]=Local_Temp%10+'0';
    3b00:	8b 81       	ldd	r24, Y+3	; 0x03
    3b02:	e8 2f       	mov	r30, r24
    3b04:	f0 e0       	ldi	r31, 0x00	; 0
    3b06:	8d 81       	ldd	r24, Y+5	; 0x05
    3b08:	9e 81       	ldd	r25, Y+6	; 0x06
    3b0a:	2a e0       	ldi	r18, 0x0A	; 10
    3b0c:	30 e0       	ldi	r19, 0x00	; 0
    3b0e:	b9 01       	movw	r22, r18
    3b10:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <__udivmodhi4>
    3b14:	28 2f       	mov	r18, r24
    3b16:	20 5d       	subi	r18, 0xD0	; 208
    3b18:	ce 01       	movw	r24, r28
    3b1a:	07 96       	adiw	r24, 0x07	; 7
    3b1c:	e8 0f       	add	r30, r24
    3b1e:	f9 1f       	adc	r31, r25
    3b20:	20 83       	st	Z, r18

			Local_Temp/=10;
    3b22:	8d 81       	ldd	r24, Y+5	; 0x05
    3b24:	9e 81       	ldd	r25, Y+6	; 0x06
    3b26:	2a e0       	ldi	r18, 0x0A	; 10
    3b28:	30 e0       	ldi	r19, 0x00	; 0
    3b2a:	b9 01       	movw	r22, r18
    3b2c:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <__udivmodhi4>
    3b30:	cb 01       	movw	r24, r22
    3b32:	9e 83       	std	Y+6, r25	; 0x06
    3b34:	8d 83       	std	Y+5, r24	; 0x05
    Counter++;
    Local_Temp/=10;
}
Local_Temp=Copy_u32Char;

	for(u8 i=0;i<Counter;i++)
    3b36:	8b 81       	ldd	r24, Y+3	; 0x03
    3b38:	8f 5f       	subi	r24, 0xFF	; 255
    3b3a:	8b 83       	std	Y+3, r24	; 0x03
    3b3c:	9b 81       	ldd	r25, Y+3	; 0x03
    3b3e:	8c 81       	ldd	r24, Y+4	; 0x04
    3b40:	98 17       	cp	r25, r24
    3b42:	f0 f2       	brcs	.-68     	; 0x3b00 <LCD_VoidSendNumber+0x52>
			Local_Char_Converted[i]=Local_Temp%10+'0';

			Local_Temp/=10;
		}

	for (int i = Counter-1; i >=0 ; i--)
    3b44:	8c 81       	ldd	r24, Y+4	; 0x04
    3b46:	88 2f       	mov	r24, r24
    3b48:	90 e0       	ldi	r25, 0x00	; 0
    3b4a:	01 97       	sbiw	r24, 0x01	; 1
    3b4c:	9a 83       	std	Y+2, r25	; 0x02
    3b4e:	89 83       	std	Y+1, r24	; 0x01
    3b50:	0f c0       	rjmp	.+30     	; 0x3b70 <LCD_VoidSendNumber+0xc2>
		{
			LCD_VoidSendData(Local_Char_Converted[i]);
    3b52:	29 81       	ldd	r18, Y+1	; 0x01
    3b54:	3a 81       	ldd	r19, Y+2	; 0x02
    3b56:	ce 01       	movw	r24, r28
    3b58:	07 96       	adiw	r24, 0x07	; 7
    3b5a:	fc 01       	movw	r30, r24
    3b5c:	e2 0f       	add	r30, r18
    3b5e:	f3 1f       	adc	r31, r19
    3b60:	80 81       	ld	r24, Z
    3b62:	0e 94 aa 1a 	call	0x3554	; 0x3554 <LCD_VoidSendData>
			Local_Char_Converted[i]=Local_Temp%10+'0';

			Local_Temp/=10;
		}

	for (int i = Counter-1; i >=0 ; i--)
    3b66:	89 81       	ldd	r24, Y+1	; 0x01
    3b68:	9a 81       	ldd	r25, Y+2	; 0x02
    3b6a:	01 97       	sbiw	r24, 0x01	; 1
    3b6c:	9a 83       	std	Y+2, r25	; 0x02
    3b6e:	89 83       	std	Y+1, r24	; 0x01
    3b70:	89 81       	ldd	r24, Y+1	; 0x01
    3b72:	9a 81       	ldd	r25, Y+2	; 0x02
    3b74:	99 23       	and	r25, r25
    3b76:	6c f7       	brge	.-38     	; 0x3b52 <LCD_VoidSendNumber+0xa4>
		{
			LCD_VoidSendData(Local_Char_Converted[i]);
		}


}
    3b78:	68 96       	adiw	r28, 0x18	; 24
    3b7a:	0f b6       	in	r0, 0x3f	; 63
    3b7c:	f8 94       	cli
    3b7e:	de bf       	out	0x3e, r29	; 62
    3b80:	0f be       	out	0x3f, r0	; 63
    3b82:	cd bf       	out	0x3d, r28	; 61
    3b84:	cf 91       	pop	r28
    3b86:	df 91       	pop	r29
    3b88:	08 95       	ret

00003b8a <LCD_VoidSendString>:


void LCD_VoidSendString( const u8* Copy_PtString)
{u8 Local_Counter=0;
    3b8a:	df 93       	push	r29
    3b8c:	cf 93       	push	r28
    3b8e:	00 d0       	rcall	.+0      	; 0x3b90 <LCD_VoidSendString+0x6>
    3b90:	0f 92       	push	r0
    3b92:	cd b7       	in	r28, 0x3d	; 61
    3b94:	de b7       	in	r29, 0x3e	; 62
    3b96:	9b 83       	std	Y+3, r25	; 0x03
    3b98:	8a 83       	std	Y+2, r24	; 0x02
    3b9a:	19 82       	std	Y+1, r1	; 0x01
    3b9c:	0e c0       	rjmp	.+28     	; 0x3bba <LCD_VoidSendString+0x30>

    while(Copy_PtString[Local_Counter]!='\0')
    {

    	LCD_VoidSendData(Copy_PtString[Local_Counter]);
    3b9e:	89 81       	ldd	r24, Y+1	; 0x01
    3ba0:	28 2f       	mov	r18, r24
    3ba2:	30 e0       	ldi	r19, 0x00	; 0
    3ba4:	8a 81       	ldd	r24, Y+2	; 0x02
    3ba6:	9b 81       	ldd	r25, Y+3	; 0x03
    3ba8:	fc 01       	movw	r30, r24
    3baa:	e2 0f       	add	r30, r18
    3bac:	f3 1f       	adc	r31, r19
    3bae:	80 81       	ld	r24, Z
    3bb0:	0e 94 aa 1a 	call	0x3554	; 0x3554 <LCD_VoidSendData>
    	Local_Counter++;
    3bb4:	89 81       	ldd	r24, Y+1	; 0x01
    3bb6:	8f 5f       	subi	r24, 0xFF	; 255
    3bb8:	89 83       	std	Y+1, r24	; 0x01


void LCD_VoidSendString( const u8* Copy_PtString)
{u8 Local_Counter=0;

    while(Copy_PtString[Local_Counter]!='\0')
    3bba:	89 81       	ldd	r24, Y+1	; 0x01
    3bbc:	28 2f       	mov	r18, r24
    3bbe:	30 e0       	ldi	r19, 0x00	; 0
    3bc0:	8a 81       	ldd	r24, Y+2	; 0x02
    3bc2:	9b 81       	ldd	r25, Y+3	; 0x03
    3bc4:	fc 01       	movw	r30, r24
    3bc6:	e2 0f       	add	r30, r18
    3bc8:	f3 1f       	adc	r31, r19
    3bca:	80 81       	ld	r24, Z
    3bcc:	88 23       	and	r24, r24
    3bce:	39 f7       	brne	.-50     	; 0x3b9e <LCD_VoidSendString+0x14>

    	LCD_VoidSendData(Copy_PtString[Local_Counter]);
    	Local_Counter++;
    }

}
    3bd0:	0f 90       	pop	r0
    3bd2:	0f 90       	pop	r0
    3bd4:	0f 90       	pop	r0
    3bd6:	cf 91       	pop	r28
    3bd8:	df 91       	pop	r29
    3bda:	08 95       	ret

00003bdc <LCD_VoidCreateSpecialChar>:


void LCD_VoidCreateSpecialChar(const u8 *Copy_PcDataPattern,u8 Copy_u8BlockNo,u8 Copy_u8XPos,u8 Copy_u8YPos)

{
    3bdc:	df 93       	push	r29
    3bde:	cf 93       	push	r28
    3be0:	cd b7       	in	r28, 0x3d	; 61
    3be2:	de b7       	in	r29, 0x3e	; 62
    3be4:	27 97       	sbiw	r28, 0x07	; 7
    3be6:	0f b6       	in	r0, 0x3f	; 63
    3be8:	f8 94       	cli
    3bea:	de bf       	out	0x3e, r29	; 62
    3bec:	0f be       	out	0x3f, r0	; 63
    3bee:	cd bf       	out	0x3d, r28	; 61
    3bf0:	9c 83       	std	Y+4, r25	; 0x04
    3bf2:	8b 83       	std	Y+3, r24	; 0x03
    3bf4:	6d 83       	std	Y+5, r22	; 0x05
    3bf6:	4e 83       	std	Y+6, r20	; 0x06
    3bf8:	2f 83       	std	Y+7, r18	; 0x07
	/*calculating the address of CGRAM which is 64 byte for 8 locations */
u8 Local_u8CGRAMAddress=8*Copy_u8BlockNo;
    3bfa:	8d 81       	ldd	r24, Y+5	; 0x05
    3bfc:	88 2f       	mov	r24, r24
    3bfe:	90 e0       	ldi	r25, 0x00	; 0
    3c00:	88 0f       	add	r24, r24
    3c02:	99 1f       	adc	r25, r25
    3c04:	88 0f       	add	r24, r24
    3c06:	99 1f       	adc	r25, r25
    3c08:	88 0f       	add	r24, r24
    3c0a:	99 1f       	adc	r25, r25
    3c0c:	8a 83       	std	Y+2, r24	; 0x02

/*for counting in for loop*/
u8 Local_u8Iterator=0;
    3c0e:	19 82       	std	Y+1, r1	; 0x01

/*Send CGRAM Address as command to LCD ,Setting bit 6,clearing bit 7 */
LCD_VoidSendCommand(1<<6 |Local_u8CGRAMAddress);
    3c10:	8a 81       	ldd	r24, Y+2	; 0x02
    3c12:	80 64       	ori	r24, 0x40	; 64
    3c14:	0e 94 0c 1a 	call	0x3418	; 0x3418 <LCD_VoidSendCommand>

/*Send Data(our pattern) in CGRAM in the address chosen above*/
 for(Local_u8Iterator=0;Local_u8Iterator<8;Local_u8Iterator++)
    3c18:	19 82       	std	Y+1, r1	; 0x01
    3c1a:	0e c0       	rjmp	.+28     	; 0x3c38 <LCD_VoidCreateSpecialChar+0x5c>
	{
	 LCD_VoidSendData(Copy_PcDataPattern[Local_u8Iterator]);
    3c1c:	89 81       	ldd	r24, Y+1	; 0x01
    3c1e:	28 2f       	mov	r18, r24
    3c20:	30 e0       	ldi	r19, 0x00	; 0
    3c22:	8b 81       	ldd	r24, Y+3	; 0x03
    3c24:	9c 81       	ldd	r25, Y+4	; 0x04
    3c26:	fc 01       	movw	r30, r24
    3c28:	e2 0f       	add	r30, r18
    3c2a:	f3 1f       	adc	r31, r19
    3c2c:	80 81       	ld	r24, Z
    3c2e:	0e 94 aa 1a 	call	0x3554	; 0x3554 <LCD_VoidSendData>

/*Send CGRAM Address as command to LCD ,Setting bit 6,clearing bit 7 */
LCD_VoidSendCommand(1<<6 |Local_u8CGRAMAddress);

/*Send Data(our pattern) in CGRAM in the address chosen above*/
 for(Local_u8Iterator=0;Local_u8Iterator<8;Local_u8Iterator++)
    3c32:	89 81       	ldd	r24, Y+1	; 0x01
    3c34:	8f 5f       	subi	r24, 0xFF	; 255
    3c36:	89 83       	std	Y+1, r24	; 0x01
    3c38:	89 81       	ldd	r24, Y+1	; 0x01
    3c3a:	88 30       	cpi	r24, 0x08	; 8
    3c3c:	78 f3       	brcs	.-34     	; 0x3c1c <LCD_VoidCreateSpecialChar+0x40>
	{
	 LCD_VoidSendData(Copy_PcDataPattern[Local_u8Iterator]);
	}
 /*choose the position in LCD display*/
 LCD_VoidGoToPos(Copy_u8XPos, Copy_u8YPos);
    3c3e:	8e 81       	ldd	r24, Y+6	; 0x06
    3c40:	6f 81       	ldd	r22, Y+7	; 0x07
    3c42:	0e 94 94 1c 	call	0x3928	; 0x3928 <LCD_VoidGoToPos>

 /*Sending data to display LCD which were written in GCRAM ,it take the location of address and take the whole block from Copy_u8BlockNo*8 to Copy_u8BlockNo*8+8*/
 LCD_VoidSendData(Copy_u8BlockNo);
    3c46:	8d 81       	ldd	r24, Y+5	; 0x05
    3c48:	0e 94 aa 1a 	call	0x3554	; 0x3554 <LCD_VoidSendData>
}
    3c4c:	27 96       	adiw	r28, 0x07	; 7
    3c4e:	0f b6       	in	r0, 0x3f	; 63
    3c50:	f8 94       	cli
    3c52:	de bf       	out	0x3e, r29	; 62
    3c54:	0f be       	out	0x3f, r0	; 63
    3c56:	cd bf       	out	0x3d, r28	; 61
    3c58:	cf 91       	pop	r28
    3c5a:	df 91       	pop	r29
    3c5c:	08 95       	ret

00003c5e <Keypad_u8GetPressedKey>:
#include "../Keypad_Module/Keypad_REG.h"



u8 Keypad_u8GetPressedKey()
{
    3c5e:	df 93       	push	r29
    3c60:	cf 93       	push	r28
    3c62:	00 d0       	rcall	.+0      	; 0x3c64 <Keypad_u8GetPressedKey+0x6>
    3c64:	00 d0       	rcall	.+0      	; 0x3c66 <Keypad_u8GetPressedKey+0x8>
    3c66:	cd b7       	in	r28, 0x3d	; 61
    3c68:	de b7       	in	r29, 0x3e	; 62
	/*if not pressed return value indicate that not pressed*/
u8 Local_u8KeypadPressedStatus;
u8 Local_u8KeypadValue=TR_NOT_PRESSED;
    3c6a:	8f ef       	ldi	r24, 0xFF	; 255
    3c6c:	8b 83       	std	Y+3, r24	; 0x03
u8 Local_u8KeypadCoulumnIterator=0;
    3c6e:	1a 82       	std	Y+2, r1	; 0x02
u8 Local_u8KeypadRowIterator=0;
    3c70:	19 82       	std	Y+1, r1	; 0x01
/*value showed when pressing*/
static u8 Local__u8KeypadValues[ROW_NUM][COULUMN_NUM]=ARRAY_VALUE;
static u8 Local_u8KeypadCoulums[COULUMN_NUM]={KEYPAD_COULUMN0,KEYPAD_COULUMN1,KEYPAD_COULUMN2,KEYPAD_COULUMN3};
static u8 Local_u8KeypadRows[ROW_NUM]={KEYPAD_ROW0,KEYPAD_ROW1,KEYPAD_ROW2,KEYPAD_ROW3};

for(Local_u8KeypadCoulumnIterator=0;Local_u8KeypadCoulumnIterator<COULUMN_NUM;Local_u8KeypadCoulumnIterator++)
    3c72:	1a 82       	std	Y+2, r1	; 0x02
    3c74:	5a c0       	rjmp	.+180    	; 0x3d2a <Keypad_u8GetPressedKey+0xcc>
{
	/*Activate the coulumn seriesly*/
	DIO_U8SetPinVal(KEYPAD_PORT,Local_u8KeypadCoulums[Local_u8KeypadCoulumnIterator],LOW);
    3c76:	8a 81       	ldd	r24, Y+2	; 0x02
    3c78:	88 2f       	mov	r24, r24
    3c7a:	90 e0       	ldi	r25, 0x00	; 0
    3c7c:	fc 01       	movw	r30, r24
    3c7e:	e3 59       	subi	r30, 0x93	; 147
    3c80:	fe 4f       	sbci	r31, 0xFE	; 254
    3c82:	90 81       	ld	r25, Z
    3c84:	83 e0       	ldi	r24, 0x03	; 3
    3c86:	69 2f       	mov	r22, r25
    3c88:	40 e0       	ldi	r20, 0x00	; 0
    3c8a:	0e 94 54 13 	call	0x26a8	; 0x26a8 <DIO_U8SetPinVal>

	for(Local_u8KeypadRowIterator=0;  Local_u8KeypadRowIterator<ROW_NUM ;Local_u8KeypadRowIterator++)
    3c8e:	19 82       	std	Y+1, r1	; 0x01
    3c90:	3a c0       	rjmp	.+116    	; 0x3d06 <Keypad_u8GetPressedKey+0xa8>
	{

     DIO_U8GetPinVal(KEYPAD_PORT,Local_u8KeypadRows[Local_u8KeypadRowIterator],&Local_u8KeypadPressedStatus);
    3c92:	89 81       	ldd	r24, Y+1	; 0x01
    3c94:	88 2f       	mov	r24, r24
    3c96:	90 e0       	ldi	r25, 0x00	; 0
    3c98:	fc 01       	movw	r30, r24
    3c9a:	e7 59       	subi	r30, 0x97	; 151
    3c9c:	fe 4f       	sbci	r31, 0xFE	; 254
    3c9e:	90 81       	ld	r25, Z
    3ca0:	9e 01       	movw	r18, r28
    3ca2:	2c 5f       	subi	r18, 0xFC	; 252
    3ca4:	3f 4f       	sbci	r19, 0xFF	; 255
    3ca6:	83 e0       	ldi	r24, 0x03	; 3
    3ca8:	69 2f       	mov	r22, r25
    3caa:	a9 01       	movw	r20, r18
    3cac:	0e 94 59 14 	call	0x28b2	; 0x28b2 <DIO_U8GetPinVal>
     /*if we pressed on button the coulomn selected in for loop 1 which indicate the button pushed here */
       if(Local_u8KeypadPressedStatus==LOW)
    3cb0:	8c 81       	ldd	r24, Y+4	; 0x04
    3cb2:	88 23       	and	r24, r24
    3cb4:	11 f5       	brne	.+68     	; 0x3cfa <Keypad_u8GetPressedKey+0x9c>
       {
    	   /*put the value of pressed key*/
    	   Local_u8KeypadValue=Local__u8KeypadValues[Local_u8KeypadRowIterator][Local_u8KeypadCoulumnIterator];
    3cb6:	89 81       	ldd	r24, Y+1	; 0x01
    3cb8:	48 2f       	mov	r20, r24
    3cba:	50 e0       	ldi	r21, 0x00	; 0
    3cbc:	8a 81       	ldd	r24, Y+2	; 0x02
    3cbe:	28 2f       	mov	r18, r24
    3cc0:	30 e0       	ldi	r19, 0x00	; 0
    3cc2:	ca 01       	movw	r24, r20
    3cc4:	88 0f       	add	r24, r24
    3cc6:	99 1f       	adc	r25, r25
    3cc8:	88 0f       	add	r24, r24
    3cca:	99 1f       	adc	r25, r25
    3ccc:	82 0f       	add	r24, r18
    3cce:	93 1f       	adc	r25, r19
    3cd0:	fc 01       	movw	r30, r24
    3cd2:	ef 58       	subi	r30, 0x8F	; 143
    3cd4:	fe 4f       	sbci	r31, 0xFE	; 254
    3cd6:	80 81       	ld	r24, Z
    3cd8:	8b 83       	std	Y+3, r24	; 0x03
    3cda:	0f c0       	rjmp	.+30     	; 0x3cfa <Keypad_u8GetPressedKey+0x9c>
       }
       /*polling to indicate that user pull your hand up the button or not */
       while(Local_u8KeypadPressedStatus==LOW)
       {
    	   /*check again the user pulled up his hand or not*/
    	   DIO_U8GetPinVal(KEYPAD_PORT,Local_u8KeypadRows[Local_u8KeypadRowIterator],&Local_u8KeypadPressedStatus);
    3cdc:	89 81       	ldd	r24, Y+1	; 0x01
    3cde:	88 2f       	mov	r24, r24
    3ce0:	90 e0       	ldi	r25, 0x00	; 0
    3ce2:	fc 01       	movw	r30, r24
    3ce4:	e7 59       	subi	r30, 0x97	; 151
    3ce6:	fe 4f       	sbci	r31, 0xFE	; 254
    3ce8:	90 81       	ld	r25, Z
    3cea:	9e 01       	movw	r18, r28
    3cec:	2c 5f       	subi	r18, 0xFC	; 252
    3cee:	3f 4f       	sbci	r19, 0xFF	; 255
    3cf0:	83 e0       	ldi	r24, 0x03	; 3
    3cf2:	69 2f       	mov	r22, r25
    3cf4:	a9 01       	movw	r20, r18
    3cf6:	0e 94 59 14 	call	0x28b2	; 0x28b2 <DIO_U8GetPinVal>
    	   /*put the value of pressed key*/
    	   Local_u8KeypadValue=Local__u8KeypadValues[Local_u8KeypadRowIterator][Local_u8KeypadCoulumnIterator];

       }
       /*polling to indicate that user pull your hand up the button or not */
       while(Local_u8KeypadPressedStatus==LOW)
    3cfa:	8c 81       	ldd	r24, Y+4	; 0x04
    3cfc:	88 23       	and	r24, r24
    3cfe:	71 f3       	breq	.-36     	; 0x3cdc <Keypad_u8GetPressedKey+0x7e>
for(Local_u8KeypadCoulumnIterator=0;Local_u8KeypadCoulumnIterator<COULUMN_NUM;Local_u8KeypadCoulumnIterator++)
{
	/*Activate the coulumn seriesly*/
	DIO_U8SetPinVal(KEYPAD_PORT,Local_u8KeypadCoulums[Local_u8KeypadCoulumnIterator],LOW);

	for(Local_u8KeypadRowIterator=0;  Local_u8KeypadRowIterator<ROW_NUM ;Local_u8KeypadRowIterator++)
    3d00:	89 81       	ldd	r24, Y+1	; 0x01
    3d02:	8f 5f       	subi	r24, 0xFF	; 255
    3d04:	89 83       	std	Y+1, r24	; 0x01
    3d06:	89 81       	ldd	r24, Y+1	; 0x01
    3d08:	84 30       	cpi	r24, 0x04	; 4
    3d0a:	18 f2       	brcs	.-122    	; 0x3c92 <Keypad_u8GetPressedKey+0x34>
       }
      // return Local_u8KeypadValue;

	}
	/*Deactivate the coulumn seriesly*/
		DIO_U8SetPinVal(KEYPAD_PORT,Local_u8KeypadCoulums[Local_u8KeypadCoulumnIterator],HIGH);
    3d0c:	8a 81       	ldd	r24, Y+2	; 0x02
    3d0e:	88 2f       	mov	r24, r24
    3d10:	90 e0       	ldi	r25, 0x00	; 0
    3d12:	fc 01       	movw	r30, r24
    3d14:	e3 59       	subi	r30, 0x93	; 147
    3d16:	fe 4f       	sbci	r31, 0xFE	; 254
    3d18:	90 81       	ld	r25, Z
    3d1a:	83 e0       	ldi	r24, 0x03	; 3
    3d1c:	69 2f       	mov	r22, r25
    3d1e:	41 e0       	ldi	r20, 0x01	; 1
    3d20:	0e 94 54 13 	call	0x26a8	; 0x26a8 <DIO_U8SetPinVal>
/*value showed when pressing*/
static u8 Local__u8KeypadValues[ROW_NUM][COULUMN_NUM]=ARRAY_VALUE;
static u8 Local_u8KeypadCoulums[COULUMN_NUM]={KEYPAD_COULUMN0,KEYPAD_COULUMN1,KEYPAD_COULUMN2,KEYPAD_COULUMN3};
static u8 Local_u8KeypadRows[ROW_NUM]={KEYPAD_ROW0,KEYPAD_ROW1,KEYPAD_ROW2,KEYPAD_ROW3};

for(Local_u8KeypadCoulumnIterator=0;Local_u8KeypadCoulumnIterator<COULUMN_NUM;Local_u8KeypadCoulumnIterator++)
    3d24:	8a 81       	ldd	r24, Y+2	; 0x02
    3d26:	8f 5f       	subi	r24, 0xFF	; 255
    3d28:	8a 83       	std	Y+2, r24	; 0x02
    3d2a:	8a 81       	ldd	r24, Y+2	; 0x02
    3d2c:	84 30       	cpi	r24, 0x04	; 4
    3d2e:	08 f4       	brcc	.+2      	; 0x3d32 <Keypad_u8GetPressedKey+0xd4>
    3d30:	a2 cf       	rjmp	.-188    	; 0x3c76 <Keypad_u8GetPressedKey+0x18>
	}
	/*Deactivate the coulumn seriesly*/
		DIO_U8SetPinVal(KEYPAD_PORT,Local_u8KeypadCoulums[Local_u8KeypadCoulumnIterator],HIGH);
}

return Local_u8KeypadValue;
    3d32:	8b 81       	ldd	r24, Y+3	; 0x03
}
    3d34:	0f 90       	pop	r0
    3d36:	0f 90       	pop	r0
    3d38:	0f 90       	pop	r0
    3d3a:	0f 90       	pop	r0
    3d3c:	cf 91       	pop	r28
    3d3e:	df 91       	pop	r29
    3d40:	08 95       	ret

00003d42 <DC_MOTOR_VidRotateClockWise>:



/*if you want to rotate the motor clockwise*/
void DC_MOTOR_VidRotateClockWise(void)
{
    3d42:	df 93       	push	r29
    3d44:	cf 93       	push	r28
    3d46:	cd b7       	in	r28, 0x3d	; 61
    3d48:	de b7       	in	r29, 0x3e	; 62
DIO_U8SetPinVal(DC_MOTOR_PORT_CONNECT,UNTI_CLOCKWISE_PIN,LOW);
    3d4a:	80 e0       	ldi	r24, 0x00	; 0
    3d4c:	67 e0       	ldi	r22, 0x07	; 7
    3d4e:	40 e0       	ldi	r20, 0x00	; 0
    3d50:	0e 94 54 13 	call	0x26a8	; 0x26a8 <DIO_U8SetPinVal>
DIO_U8SetPinVal(DC_MOTOR_PORT_CONNECT,CLOCKWISE_PIN,HIGH);
    3d54:	80 e0       	ldi	r24, 0x00	; 0
    3d56:	64 e0       	ldi	r22, 0x04	; 4
    3d58:	41 e0       	ldi	r20, 0x01	; 1
    3d5a:	0e 94 54 13 	call	0x26a8	; 0x26a8 <DIO_U8SetPinVal>

}
    3d5e:	cf 91       	pop	r28
    3d60:	df 91       	pop	r29
    3d62:	08 95       	ret

00003d64 <DC_MOTOR_VidRotateUntiClockWise>:

/*if you want to rotate the motor unti_clockwise*/
void DC_MOTOR_VidRotateUntiClockWise(void)
{
    3d64:	df 93       	push	r29
    3d66:	cf 93       	push	r28
    3d68:	cd b7       	in	r28, 0x3d	; 61
    3d6a:	de b7       	in	r29, 0x3e	; 62
	DIO_U8SetPinVal(DC_MOTOR_PORT_CONNECT,CLOCKWISE_PIN,LOW);
    3d6c:	80 e0       	ldi	r24, 0x00	; 0
    3d6e:	64 e0       	ldi	r22, 0x04	; 4
    3d70:	40 e0       	ldi	r20, 0x00	; 0
    3d72:	0e 94 54 13 	call	0x26a8	; 0x26a8 <DIO_U8SetPinVal>
	DIO_U8SetPinVal(DC_MOTOR_PORT_CONNECT,UNTI_CLOCKWISE_PIN,HIGH);
    3d76:	80 e0       	ldi	r24, 0x00	; 0
    3d78:	67 e0       	ldi	r22, 0x07	; 7
    3d7a:	41 e0       	ldi	r20, 0x01	; 1
    3d7c:	0e 94 54 13 	call	0x26a8	; 0x26a8 <DIO_U8SetPinVal>
}
    3d80:	cf 91       	pop	r28
    3d82:	df 91       	pop	r29
    3d84:	08 95       	ret

00003d86 <DC_MOTOR_VidStop>:

void DC_MOTOR_VidStop(void)
{
    3d86:	df 93       	push	r29
    3d88:	cf 93       	push	r28
    3d8a:	cd b7       	in	r28, 0x3d	; 61
    3d8c:	de b7       	in	r29, 0x3e	; 62
	DIO_U8SetPinVal(DC_MOTOR_PORT_CONNECT,CLOCKWISE_PIN,LOW);
    3d8e:	80 e0       	ldi	r24, 0x00	; 0
    3d90:	64 e0       	ldi	r22, 0x04	; 4
    3d92:	40 e0       	ldi	r20, 0x00	; 0
    3d94:	0e 94 54 13 	call	0x26a8	; 0x26a8 <DIO_U8SetPinVal>
	DIO_U8SetPinVal(DC_MOTOR_PORT_CONNECT,UNTI_CLOCKWISE_PIN,LOW);
    3d98:	80 e0       	ldi	r24, 0x00	; 0
    3d9a:	67 e0       	ldi	r22, 0x07	; 7
    3d9c:	40 e0       	ldi	r20, 0x00	; 0
    3d9e:	0e 94 54 13 	call	0x26a8	; 0x26a8 <DIO_U8SetPinVal>
}
    3da2:	cf 91       	pop	r28
    3da4:	df 91       	pop	r29
    3da6:	08 95       	ret

00003da8 <main>:
#include "../HAL/LCD_Module/LCD_Interface.h"
#include "../HAL/LCD_Module/LCD_Private.h"
#include "../HAL/LCD_Module/LCD_Config.h"

int main(void)
{
    3da8:	df 93       	push	r29
    3daa:	cf 93       	push	r28
    3dac:	0f 92       	push	r0
    3dae:	cd b7       	in	r28, 0x3d	; 61
    3db0:	de b7       	in	r29, 0x3e	; 62


u8 Recieved;
PORT_VoidInit();
    3db2:	0e 94 45 0f 	call	0x1e8a	; 0x1e8a <PORT_VoidInit>
LCD_VoidInit();
    3db6:	0e 94 48 1b 	call	0x3690	; 0x3690 <LCD_VoidInit>
UART_VoidInit();
    3dba:	0e 94 17 07 	call	0xe2e	; 0xe2e <UART_VoidInit>
//log_print ( "Doaa %f Mohamed %d Shafiy %d Mobark  %c  %s \t",-10.64522,-3 , 200 ,'a' ,"Medo");


while(1)
{
	Recieved=UART_u16RXRecieveData();
    3dbe:	0e 94 2b 08 	call	0x1056	; 0x1056 <UART_u16RXRecieveData>
    3dc2:	89 83       	std	Y+1, r24	; 0x01
	//if(Recieved=='s')
	LCD_VoidSendData( Recieved);
    3dc4:	89 81       	ldd	r24, Y+1	; 0x01
    3dc6:	0e 94 aa 1a 	call	0x3554	; 0x3554 <LCD_VoidSendData>
    3dca:	f9 cf       	rjmp	.-14     	; 0x3dbe <main+0x16>

00003dcc <__udivmodhi4>:
    3dcc:	aa 1b       	sub	r26, r26
    3dce:	bb 1b       	sub	r27, r27
    3dd0:	51 e1       	ldi	r21, 0x11	; 17
    3dd2:	07 c0       	rjmp	.+14     	; 0x3de2 <__udivmodhi4_ep>

00003dd4 <__udivmodhi4_loop>:
    3dd4:	aa 1f       	adc	r26, r26
    3dd6:	bb 1f       	adc	r27, r27
    3dd8:	a6 17       	cp	r26, r22
    3dda:	b7 07       	cpc	r27, r23
    3ddc:	10 f0       	brcs	.+4      	; 0x3de2 <__udivmodhi4_ep>
    3dde:	a6 1b       	sub	r26, r22
    3de0:	b7 0b       	sbc	r27, r23

00003de2 <__udivmodhi4_ep>:
    3de2:	88 1f       	adc	r24, r24
    3de4:	99 1f       	adc	r25, r25
    3de6:	5a 95       	dec	r21
    3de8:	a9 f7       	brne	.-22     	; 0x3dd4 <__udivmodhi4_loop>
    3dea:	80 95       	com	r24
    3dec:	90 95       	com	r25
    3dee:	bc 01       	movw	r22, r24
    3df0:	cd 01       	movw	r24, r26
    3df2:	08 95       	ret

00003df4 <__divmodhi4>:
    3df4:	97 fb       	bst	r25, 7
    3df6:	09 2e       	mov	r0, r25
    3df8:	07 26       	eor	r0, r23
    3dfa:	0a d0       	rcall	.+20     	; 0x3e10 <__divmodhi4_neg1>
    3dfc:	77 fd       	sbrc	r23, 7
    3dfe:	04 d0       	rcall	.+8      	; 0x3e08 <__divmodhi4_neg2>
    3e00:	e5 df       	rcall	.-54     	; 0x3dcc <__udivmodhi4>
    3e02:	06 d0       	rcall	.+12     	; 0x3e10 <__divmodhi4_neg1>
    3e04:	00 20       	and	r0, r0
    3e06:	1a f4       	brpl	.+6      	; 0x3e0e <__divmodhi4_exit>

00003e08 <__divmodhi4_neg2>:
    3e08:	70 95       	com	r23
    3e0a:	61 95       	neg	r22
    3e0c:	7f 4f       	sbci	r23, 0xFF	; 255

00003e0e <__divmodhi4_exit>:
    3e0e:	08 95       	ret

00003e10 <__divmodhi4_neg1>:
    3e10:	f6 f7       	brtc	.-4      	; 0x3e0e <__divmodhi4_exit>
    3e12:	90 95       	com	r25
    3e14:	81 95       	neg	r24
    3e16:	9f 4f       	sbci	r25, 0xFF	; 255
    3e18:	08 95       	ret

00003e1a <__prologue_saves__>:
    3e1a:	2f 92       	push	r2
    3e1c:	3f 92       	push	r3
    3e1e:	4f 92       	push	r4
    3e20:	5f 92       	push	r5
    3e22:	6f 92       	push	r6
    3e24:	7f 92       	push	r7
    3e26:	8f 92       	push	r8
    3e28:	9f 92       	push	r9
    3e2a:	af 92       	push	r10
    3e2c:	bf 92       	push	r11
    3e2e:	cf 92       	push	r12
    3e30:	df 92       	push	r13
    3e32:	ef 92       	push	r14
    3e34:	ff 92       	push	r15
    3e36:	0f 93       	push	r16
    3e38:	1f 93       	push	r17
    3e3a:	cf 93       	push	r28
    3e3c:	df 93       	push	r29
    3e3e:	cd b7       	in	r28, 0x3d	; 61
    3e40:	de b7       	in	r29, 0x3e	; 62
    3e42:	ca 1b       	sub	r28, r26
    3e44:	db 0b       	sbc	r29, r27
    3e46:	0f b6       	in	r0, 0x3f	; 63
    3e48:	f8 94       	cli
    3e4a:	de bf       	out	0x3e, r29	; 62
    3e4c:	0f be       	out	0x3f, r0	; 63
    3e4e:	cd bf       	out	0x3d, r28	; 61
    3e50:	09 94       	ijmp

00003e52 <__epilogue_restores__>:
    3e52:	2a 88       	ldd	r2, Y+18	; 0x12
    3e54:	39 88       	ldd	r3, Y+17	; 0x11
    3e56:	48 88       	ldd	r4, Y+16	; 0x10
    3e58:	5f 84       	ldd	r5, Y+15	; 0x0f
    3e5a:	6e 84       	ldd	r6, Y+14	; 0x0e
    3e5c:	7d 84       	ldd	r7, Y+13	; 0x0d
    3e5e:	8c 84       	ldd	r8, Y+12	; 0x0c
    3e60:	9b 84       	ldd	r9, Y+11	; 0x0b
    3e62:	aa 84       	ldd	r10, Y+10	; 0x0a
    3e64:	b9 84       	ldd	r11, Y+9	; 0x09
    3e66:	c8 84       	ldd	r12, Y+8	; 0x08
    3e68:	df 80       	ldd	r13, Y+7	; 0x07
    3e6a:	ee 80       	ldd	r14, Y+6	; 0x06
    3e6c:	fd 80       	ldd	r15, Y+5	; 0x05
    3e6e:	0c 81       	ldd	r16, Y+4	; 0x04
    3e70:	1b 81       	ldd	r17, Y+3	; 0x03
    3e72:	aa 81       	ldd	r26, Y+2	; 0x02
    3e74:	b9 81       	ldd	r27, Y+1	; 0x01
    3e76:	ce 0f       	add	r28, r30
    3e78:	d1 1d       	adc	r29, r1
    3e7a:	0f b6       	in	r0, 0x3f	; 63
    3e7c:	f8 94       	cli
    3e7e:	de bf       	out	0x3e, r29	; 62
    3e80:	0f be       	out	0x3f, r0	; 63
    3e82:	cd bf       	out	0x3d, r28	; 61
    3e84:	ed 01       	movw	r28, r26
    3e86:	08 95       	ret

00003e88 <strlen>:
    3e88:	fc 01       	movw	r30, r24
    3e8a:	01 90       	ld	r0, Z+
    3e8c:	00 20       	and	r0, r0
    3e8e:	e9 f7       	brne	.-6      	; 0x3e8a <strlen+0x2>
    3e90:	80 95       	com	r24
    3e92:	90 95       	com	r25
    3e94:	8e 0f       	add	r24, r30
    3e96:	9f 1f       	adc	r25, r31
    3e98:	08 95       	ret

00003e9a <_exit>:
    3e9a:	f8 94       	cli

00003e9c <__stop_program>:
    3e9c:	ff cf       	rjmp	.-2      	; 0x3e9c <__stop_program>
