Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto d85400b6ed1c4863bc439ec7487b2f78 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sign_ext_behav xil_defaultlib.tb_sign_ext -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.sign_ext [sign_ext_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sign_ext
Built simulation snapshot tb_sign_ext_behav
