<stg><name>SkipList_HeadOffs</name>


<trans_list>

<trans id="998" from="1" to="2">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="2" to="11">
<condition id="232">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="2" to="3">
<condition id="241">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="3" to="4">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="4" to="5">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="5" to="6">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="6" to="7">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="7" to="8">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="8" to="9">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="9" to="10">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="10" to="2">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="11" to="12">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="12" to="13">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="13" to="14">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="14" to="15">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="15" to="16">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="16" to="17">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="17" to="18">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="18" to="19">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="19" to="20">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="20" to="21">
<condition id="158">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="21" to="22">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="22" to="23">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="23" to="24">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="24" to="25">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="25" to="26">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="26" to="27">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="27" to="28">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="28" to="29">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="29" to="30">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="30" to="31">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="31" to="32">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="32" to="33">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="33" to="34">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="34" to="35">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="35" to="36">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="36" to="37">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="37" to="38">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="38" to="39">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="39" to="40">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="40" to="41">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="41" to="42">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="42" to="43">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="43" to="44">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="44" to="45">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="45" to="46">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="46" to="47">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="47" to="48">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="48" to="49">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="49" to="50">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="50" to="51">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="51" to="52">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="52" to="53">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="53" to="54">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="54" to="55">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="55" to="56">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="56" to="57">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="57" to="58">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="58" to="59">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="59" to="60">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="60" to="61">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="61" to="62">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="62" to="63">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="63" to="64">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="64" to="65">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="65" to="66">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="66" to="67">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="67" to="68">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="68" to="69">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="69" to="70">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="70" to="71">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="71" to="72">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="72" to="73">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="73" to="74">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="74" to="75">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="75" to="76">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="76" to="77">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="77" to="78">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="78" to="79">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="79" to="80">
<condition id="217">
<or_exp><and_exp><literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="79" to="20">
<condition id="231">
<or_exp><and_exp><literal name="exitcond_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="80" to="81">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="81" to="82">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="82" to="83">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="83" to="84">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="84" to="85">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="85" to="86">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="86" to="87">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="87" to="88">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="88" to="89">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="89" to="21">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="90" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %a1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %a_read, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="28">
<![CDATA[
:2  %tmp_50 = zext i28 %a1 to i32

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i128* %A_BUS), !map !22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @SkipList_HeadOffs_st) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:5  %buff = alloca [200 x i32], align 4

]]></Node>
<StgValue><ssdm name="buff"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i128* %A_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %i = phi i8 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %temp_offs = phi i32 [ 0, %0 ], [ %temp_offs_1, %2 ]

]]></Node>
<StgValue><ssdm name="temp_offs"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %exitcond2 = icmp eq i8 %i, -56

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %i_1 = add i8 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="105" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %a2_sum = add i32 %tmp_50, %temp_offs

]]></Node>
<StgValue><ssdm name="a2_sum"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
:7  %A_BUS_addr_1 = getelementptr i128* %A_BUS, i32 %a2_sum

]]></Node>
<StgValue><ssdm name="A_BUS_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:8  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="8">
<![CDATA[
:0  %i_cast2 = zext i8 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %buff_addr = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_cast2

]]></Node>
<StgValue><ssdm name="buff_addr"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:5  store i32 %temp_offs, i32* %buff_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:8  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="112" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:8  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="113" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:8  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="114" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:8  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="115" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:8  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="116" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:8  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:9  %A_BUS_addr_1_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_1)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_1_read"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %temp_offs_1 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_1_read, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="temp_offs_1"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:11  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="124" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %a2_sum3 = add i32 %tmp_50, %temp_offs

]]></Node>
<StgValue><ssdm name="a2_sum3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
:1  %A_BUS_addr = getelementptr i128* %A_BUS, i32 %a2_sum3

]]></Node>
<StgValue><ssdm name="A_BUS_addr"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_new_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="127" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_new_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="128" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_new_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="129" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_new_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="130" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_new_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="131" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_new_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="132" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_new_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="133" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:3  %p_new = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr)

]]></Node>
<StgValue><ssdm name="p_new"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="135" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit:0  %j = phi i6 [ 0, %3 ], [ %j_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="136" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i6 %j, -15

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:3  %j_1 = add i6 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %5, label %.preheader.0.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.preheader:0  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="142" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.0:0  %i1 = phi i8 [ %i_2_48, %4 ], [ 1, %.preheader.0.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:1  %i1_cast = zext i8 %i1 to i32

]]></Node>
<StgValue><ssdm name="i1_cast"/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:2  %buff_addr_1 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i1_cast

]]></Node>
<StgValue><ssdm name="buff_addr_1"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:3  %buff_load = load i32* %buff_addr_1, align 4

]]></Node>
<StgValue><ssdm name="buff_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="146" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:3  %buff_load = load i32* %buff_addr_1, align 4

]]></Node>
<StgValue><ssdm name="buff_load"/></StgValue>
</operation>

<operation id="147" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:4  %a2_sum4 = add i32 %tmp_50, %buff_load

]]></Node>
<StgValue><ssdm name="a2_sum4"/></StgValue>
</operation>

<operation id="148" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:10  %i_2 = add i8 %i1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="149" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:11  %i_2_cast = zext i8 %i_2 to i32

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="150" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:12  %buff_addr_2 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_cast

]]></Node>
<StgValue><ssdm name="buff_addr_2"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:13  %buff_load_1 = load i32* %buff_addr_2, align 4

]]></Node>
<StgValue><ssdm name="buff_load_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="152" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:5  %A_BUS_addr_2 = getelementptr i128* %A_BUS, i32 %a2_sum4

]]></Node>
<StgValue><ssdm name="A_BUS_addr_2"/></StgValue>
</operation>

<operation id="153" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:6  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_1_req"/></StgValue>
</operation>

<operation id="154" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:13  %buff_load_1 = load i32* %buff_addr_2, align 4

]]></Node>
<StgValue><ssdm name="buff_load_1"/></StgValue>
</operation>

<operation id="155" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:14  %a2_sum5 = add i32 %tmp_50, %buff_load_1

]]></Node>
<StgValue><ssdm name="a2_sum5"/></StgValue>
</operation>

<operation id="156" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:20  %i_2_1 = add i8 %i1, 2

]]></Node>
<StgValue><ssdm name="i_2_1"/></StgValue>
</operation>

<operation id="157" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:21  %i_2_1_cast = zext i8 %i_2_1 to i32

]]></Node>
<StgValue><ssdm name="i_2_1_cast"/></StgValue>
</operation>

<operation id="158" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:22  %buff_addr_3 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_1_cast

]]></Node>
<StgValue><ssdm name="buff_addr_3"/></StgValue>
</operation>

<operation id="159" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:23  %buff_load_2 = load i32* %buff_addr_3, align 4

]]></Node>
<StgValue><ssdm name="buff_load_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="160" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:6  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_1_req"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:15  %A_BUS_addr_3 = getelementptr i128* %A_BUS, i32 %a2_sum5

]]></Node>
<StgValue><ssdm name="A_BUS_addr_3"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:16  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_2_req"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:23  %buff_load_2 = load i32* %buff_addr_3, align 4

]]></Node>
<StgValue><ssdm name="buff_load_2"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:24  %a2_sum6 = add i32 %tmp_50, %buff_load_2

]]></Node>
<StgValue><ssdm name="a2_sum6"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:30  %i_2_2 = add i8 %i1, 3

]]></Node>
<StgValue><ssdm name="i_2_2"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:31  %i_2_2_cast = zext i8 %i_2_2 to i32

]]></Node>
<StgValue><ssdm name="i_2_2_cast"/></StgValue>
</operation>

<operation id="167" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:32  %buff_addr_4 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_2_cast

]]></Node>
<StgValue><ssdm name="buff_addr_4"/></StgValue>
</operation>

<operation id="168" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:33  %buff_load_3 = load i32* %buff_addr_4, align 4

]]></Node>
<StgValue><ssdm name="buff_load_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="169" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:6  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_1_req"/></StgValue>
</operation>

<operation id="170" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:16  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_2_req"/></StgValue>
</operation>

<operation id="171" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:25  %A_BUS_addr_4 = getelementptr i128* %A_BUS, i32 %a2_sum6

]]></Node>
<StgValue><ssdm name="A_BUS_addr_4"/></StgValue>
</operation>

<operation id="172" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:26  %A_BUS_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_3_req"/></StgValue>
</operation>

<operation id="173" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:33  %buff_load_3 = load i32* %buff_addr_4, align 4

]]></Node>
<StgValue><ssdm name="buff_load_3"/></StgValue>
</operation>

<operation id="174" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:34  %a2_sum7 = add i32 %tmp_50, %buff_load_3

]]></Node>
<StgValue><ssdm name="a2_sum7"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:40  %i_2_3 = add i8 %i1, 4

]]></Node>
<StgValue><ssdm name="i_2_3"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:41  %i_2_3_cast = zext i8 %i_2_3 to i32

]]></Node>
<StgValue><ssdm name="i_2_3_cast"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:42  %buff_addr_5 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_3_cast

]]></Node>
<StgValue><ssdm name="buff_addr_5"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:43  %buff_load_4 = load i32* %buff_addr_5, align 4

]]></Node>
<StgValue><ssdm name="buff_load_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="179" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:6  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_1_req"/></StgValue>
</operation>

<operation id="180" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:16  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_2_req"/></StgValue>
</operation>

<operation id="181" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:26  %A_BUS_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_3_req"/></StgValue>
</operation>

<operation id="182" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:35  %A_BUS_addr_5 = getelementptr i128* %A_BUS, i32 %a2_sum7

]]></Node>
<StgValue><ssdm name="A_BUS_addr_5"/></StgValue>
</operation>

<operation id="183" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:36  %A_BUS_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_4_req"/></StgValue>
</operation>

<operation id="184" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:43  %buff_load_4 = load i32* %buff_addr_5, align 4

]]></Node>
<StgValue><ssdm name="buff_load_4"/></StgValue>
</operation>

<operation id="185" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:44  %a2_sum8 = add i32 %tmp_50, %buff_load_4

]]></Node>
<StgValue><ssdm name="a2_sum8"/></StgValue>
</operation>

<operation id="186" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:50  %i_2_4 = add i8 %i1, 5

]]></Node>
<StgValue><ssdm name="i_2_4"/></StgValue>
</operation>

<operation id="187" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:51  %i_2_4_cast = zext i8 %i_2_4 to i32

]]></Node>
<StgValue><ssdm name="i_2_4_cast"/></StgValue>
</operation>

<operation id="188" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:52  %buff_addr_6 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_4_cast

]]></Node>
<StgValue><ssdm name="buff_addr_6"/></StgValue>
</operation>

<operation id="189" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:53  %buff_load_5 = load i32* %buff_addr_6, align 4

]]></Node>
<StgValue><ssdm name="buff_load_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="190" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:6  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_1_req"/></StgValue>
</operation>

<operation id="191" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:16  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_2_req"/></StgValue>
</operation>

<operation id="192" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:26  %A_BUS_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_3_req"/></StgValue>
</operation>

<operation id="193" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:36  %A_BUS_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_4_req"/></StgValue>
</operation>

<operation id="194" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:45  %A_BUS_addr_6 = getelementptr i128* %A_BUS, i32 %a2_sum8

]]></Node>
<StgValue><ssdm name="A_BUS_addr_6"/></StgValue>
</operation>

<operation id="195" st_id="27" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:46  %A_BUS_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_5_req"/></StgValue>
</operation>

<operation id="196" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:53  %buff_load_5 = load i32* %buff_addr_6, align 4

]]></Node>
<StgValue><ssdm name="buff_load_5"/></StgValue>
</operation>

<operation id="197" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:54  %a2_sum9 = add i32 %tmp_50, %buff_load_5

]]></Node>
<StgValue><ssdm name="a2_sum9"/></StgValue>
</operation>

<operation id="198" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:60  %i_2_5 = add i8 %i1, 6

]]></Node>
<StgValue><ssdm name="i_2_5"/></StgValue>
</operation>

<operation id="199" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:61  %i_2_5_cast = zext i8 %i_2_5 to i32

]]></Node>
<StgValue><ssdm name="i_2_5_cast"/></StgValue>
</operation>

<operation id="200" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:62  %buff_addr_7 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_5_cast

]]></Node>
<StgValue><ssdm name="buff_addr_7"/></StgValue>
</operation>

<operation id="201" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:63  %buff_load_6 = load i32* %buff_addr_7, align 4

]]></Node>
<StgValue><ssdm name="buff_load_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="202" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:6  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_1_req"/></StgValue>
</operation>

<operation id="203" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:16  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_2_req"/></StgValue>
</operation>

<operation id="204" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:26  %A_BUS_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_3_req"/></StgValue>
</operation>

<operation id="205" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:36  %A_BUS_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_4_req"/></StgValue>
</operation>

<operation id="206" st_id="28" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:46  %A_BUS_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_5_req"/></StgValue>
</operation>

<operation id="207" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:55  %A_BUS_addr_7 = getelementptr i128* %A_BUS, i32 %a2_sum9

]]></Node>
<StgValue><ssdm name="A_BUS_addr_7"/></StgValue>
</operation>

<operation id="208" st_id="28" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:56  %A_BUS_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_6_req"/></StgValue>
</operation>

<operation id="209" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:63  %buff_load_6 = load i32* %buff_addr_7, align 4

]]></Node>
<StgValue><ssdm name="buff_load_6"/></StgValue>
</operation>

<operation id="210" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:64  %a2_sum1 = add i32 %tmp_50, %buff_load_6

]]></Node>
<StgValue><ssdm name="a2_sum1"/></StgValue>
</operation>

<operation id="211" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:70  %i_2_6 = add i8 %i1, 7

]]></Node>
<StgValue><ssdm name="i_2_6"/></StgValue>
</operation>

<operation id="212" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:71  %i_2_6_cast = zext i8 %i_2_6 to i32

]]></Node>
<StgValue><ssdm name="i_2_6_cast"/></StgValue>
</operation>

<operation id="213" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:72  %buff_addr_8 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_6_cast

]]></Node>
<StgValue><ssdm name="buff_addr_8"/></StgValue>
</operation>

<operation id="214" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:73  %buff_load_7 = load i32* %buff_addr_8, align 4

]]></Node>
<StgValue><ssdm name="buff_load_7"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="215" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:6  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_1_req"/></StgValue>
</operation>

<operation id="216" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:16  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_2_req"/></StgValue>
</operation>

<operation id="217" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:26  %A_BUS_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_3_req"/></StgValue>
</operation>

<operation id="218" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:36  %A_BUS_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_4_req"/></StgValue>
</operation>

<operation id="219" st_id="29" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:46  %A_BUS_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_5_req"/></StgValue>
</operation>

<operation id="220" st_id="29" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:56  %A_BUS_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_6_req"/></StgValue>
</operation>

<operation id="221" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:65  %A_BUS_addr_8 = getelementptr i128* %A_BUS, i32 %a2_sum1

]]></Node>
<StgValue><ssdm name="A_BUS_addr_8"/></StgValue>
</operation>

<operation id="222" st_id="29" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:66  %A_BUS_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_7_req"/></StgValue>
</operation>

<operation id="223" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:73  %buff_load_7 = load i32* %buff_addr_8, align 4

]]></Node>
<StgValue><ssdm name="buff_load_7"/></StgValue>
</operation>

<operation id="224" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:74  %a2_sum2 = add i32 %tmp_50, %buff_load_7

]]></Node>
<StgValue><ssdm name="a2_sum2"/></StgValue>
</operation>

<operation id="225" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:80  %i_2_7 = add i8 %i1, 8

]]></Node>
<StgValue><ssdm name="i_2_7"/></StgValue>
</operation>

<operation id="226" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:81  %i_2_7_cast = zext i8 %i_2_7 to i32

]]></Node>
<StgValue><ssdm name="i_2_7_cast"/></StgValue>
</operation>

<operation id="227" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:82  %buff_addr_9 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_7_cast

]]></Node>
<StgValue><ssdm name="buff_addr_9"/></StgValue>
</operation>

<operation id="228" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:83  %buff_load_8 = load i32* %buff_addr_9, align 4

]]></Node>
<StgValue><ssdm name="buff_load_8"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="229" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:7  %A_BUS_addr_2_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_2)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_2_read"/></StgValue>
</operation>

<operation id="230" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:8  %tmp_2 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_2_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="231" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:16  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_2_req"/></StgValue>
</operation>

<operation id="232" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:26  %A_BUS_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_3_req"/></StgValue>
</operation>

<operation id="233" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:36  %A_BUS_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_4_req"/></StgValue>
</operation>

<operation id="234" st_id="30" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:46  %A_BUS_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_5_req"/></StgValue>
</operation>

<operation id="235" st_id="30" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:56  %A_BUS_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_6_req"/></StgValue>
</operation>

<operation id="236" st_id="30" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:66  %A_BUS_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_7_req"/></StgValue>
</operation>

<operation id="237" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:75  %A_BUS_addr_9 = getelementptr i128* %A_BUS, i32 %a2_sum2

]]></Node>
<StgValue><ssdm name="A_BUS_addr_9"/></StgValue>
</operation>

<operation id="238" st_id="30" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:76  %A_BUS_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_8_req"/></StgValue>
</operation>

<operation id="239" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:83  %buff_load_8 = load i32* %buff_addr_9, align 4

]]></Node>
<StgValue><ssdm name="buff_load_8"/></StgValue>
</operation>

<operation id="240" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:84  %a2_sum10 = add i32 %tmp_50, %buff_load_8

]]></Node>
<StgValue><ssdm name="a2_sum10"/></StgValue>
</operation>

<operation id="241" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:90  %i_2_8 = add i8 %i1, 9

]]></Node>
<StgValue><ssdm name="i_2_8"/></StgValue>
</operation>

<operation id="242" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:91  %i_2_8_cast = zext i8 %i_2_8 to i32

]]></Node>
<StgValue><ssdm name="i_2_8_cast"/></StgValue>
</operation>

<operation id="243" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:92  %buff_addr_10 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_8_cast

]]></Node>
<StgValue><ssdm name="buff_addr_10"/></StgValue>
</operation>

<operation id="244" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:93  %buff_load_9 = load i32* %buff_addr_10, align 4

]]></Node>
<StgValue><ssdm name="buff_load_9"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="245" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:17  %A_BUS_addr_3_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_3)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_3_read"/></StgValue>
</operation>

<operation id="246" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:18  %tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_3_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="247" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:26  %A_BUS_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_3_req"/></StgValue>
</operation>

<operation id="248" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:36  %A_BUS_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_4_req"/></StgValue>
</operation>

<operation id="249" st_id="31" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:46  %A_BUS_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_5_req"/></StgValue>
</operation>

<operation id="250" st_id="31" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:56  %A_BUS_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_6_req"/></StgValue>
</operation>

<operation id="251" st_id="31" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:66  %A_BUS_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_7_req"/></StgValue>
</operation>

<operation id="252" st_id="31" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:76  %A_BUS_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_8_req"/></StgValue>
</operation>

<operation id="253" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:85  %A_BUS_addr_10 = getelementptr i128* %A_BUS, i32 %a2_sum10

]]></Node>
<StgValue><ssdm name="A_BUS_addr_10"/></StgValue>
</operation>

<operation id="254" st_id="31" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:86  %A_BUS_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_9_req"/></StgValue>
</operation>

<operation id="255" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:93  %buff_load_9 = load i32* %buff_addr_10, align 4

]]></Node>
<StgValue><ssdm name="buff_load_9"/></StgValue>
</operation>

<operation id="256" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:94  %a2_sum11 = add i32 %tmp_50, %buff_load_9

]]></Node>
<StgValue><ssdm name="a2_sum11"/></StgValue>
</operation>

<operation id="257" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:100  %i_2_9 = add i8 %i1, 10

]]></Node>
<StgValue><ssdm name="i_2_9"/></StgValue>
</operation>

<operation id="258" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:101  %i_2_9_cast = zext i8 %i_2_9 to i32

]]></Node>
<StgValue><ssdm name="i_2_9_cast"/></StgValue>
</operation>

<operation id="259" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:102  %buff_addr_11 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_9_cast

]]></Node>
<StgValue><ssdm name="buff_addr_11"/></StgValue>
</operation>

<operation id="260" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:103  %buff_load_10 = load i32* %buff_addr_11, align 4

]]></Node>
<StgValue><ssdm name="buff_load_10"/></StgValue>
</operation>

<operation id="261" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:110  %i_2_s = add i8 %i1, 11

]]></Node>
<StgValue><ssdm name="i_2_s"/></StgValue>
</operation>

<operation id="262" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:111  %i_2_cast_11 = zext i8 %i_2_s to i32

]]></Node>
<StgValue><ssdm name="i_2_cast_11"/></StgValue>
</operation>

<operation id="263" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:112  %buff_addr_12 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_cast_11

]]></Node>
<StgValue><ssdm name="buff_addr_12"/></StgValue>
</operation>

<operation id="264" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:113  %buff_load_11 = load i32* %buff_addr_12, align 4

]]></Node>
<StgValue><ssdm name="buff_load_11"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="265" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:27  %A_BUS_addr_4_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_4)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_4_read"/></StgValue>
</operation>

<operation id="266" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:28  %tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_4_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="267" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:36  %A_BUS_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_4_req"/></StgValue>
</operation>

<operation id="268" st_id="32" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:46  %A_BUS_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_5_req"/></StgValue>
</operation>

<operation id="269" st_id="32" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:56  %A_BUS_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_6_req"/></StgValue>
</operation>

<operation id="270" st_id="32" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:66  %A_BUS_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_7_req"/></StgValue>
</operation>

<operation id="271" st_id="32" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:76  %A_BUS_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_8_req"/></StgValue>
</operation>

<operation id="272" st_id="32" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:86  %A_BUS_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_9_req"/></StgValue>
</operation>

<operation id="273" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:95  %A_BUS_addr_11 = getelementptr i128* %A_BUS, i32 %a2_sum11

]]></Node>
<StgValue><ssdm name="A_BUS_addr_11"/></StgValue>
</operation>

<operation id="274" st_id="32" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:96  %A_BUS_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_10_req"/></StgValue>
</operation>

<operation id="275" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:103  %buff_load_10 = load i32* %buff_addr_11, align 4

]]></Node>
<StgValue><ssdm name="buff_load_10"/></StgValue>
</operation>

<operation id="276" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:104  %a2_sum12 = add i32 %tmp_50, %buff_load_10

]]></Node>
<StgValue><ssdm name="a2_sum12"/></StgValue>
</operation>

<operation id="277" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:113  %buff_load_11 = load i32* %buff_addr_12, align 4

]]></Node>
<StgValue><ssdm name="buff_load_11"/></StgValue>
</operation>

<operation id="278" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:120  %i_2_10 = add i8 %i1, 12

]]></Node>
<StgValue><ssdm name="i_2_10"/></StgValue>
</operation>

<operation id="279" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:121  %i_2_10_cast = zext i8 %i_2_10 to i32

]]></Node>
<StgValue><ssdm name="i_2_10_cast"/></StgValue>
</operation>

<operation id="280" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:122  %buff_addr_13 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_10_cast

]]></Node>
<StgValue><ssdm name="buff_addr_13"/></StgValue>
</operation>

<operation id="281" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:123  %buff_load_12 = load i32* %buff_addr_13, align 4

]]></Node>
<StgValue><ssdm name="buff_load_12"/></StgValue>
</operation>

<operation id="282" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:130  %i_2_11 = add i8 %i1, 13

]]></Node>
<StgValue><ssdm name="i_2_11"/></StgValue>
</operation>

<operation id="283" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:131  %i_2_11_cast = zext i8 %i_2_11 to i32

]]></Node>
<StgValue><ssdm name="i_2_11_cast"/></StgValue>
</operation>

<operation id="284" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:132  %buff_addr_14 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_11_cast

]]></Node>
<StgValue><ssdm name="buff_addr_14"/></StgValue>
</operation>

<operation id="285" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:133  %buff_load_13 = load i32* %buff_addr_14, align 4

]]></Node>
<StgValue><ssdm name="buff_load_13"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="286" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:37  %A_BUS_addr_5_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_5)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_5_read"/></StgValue>
</operation>

<operation id="287" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:38  %tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_5_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="288" st_id="33" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:46  %A_BUS_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_5_req"/></StgValue>
</operation>

<operation id="289" st_id="33" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:56  %A_BUS_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_6_req"/></StgValue>
</operation>

<operation id="290" st_id="33" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:66  %A_BUS_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_7_req"/></StgValue>
</operation>

<operation id="291" st_id="33" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:76  %A_BUS_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_8_req"/></StgValue>
</operation>

<operation id="292" st_id="33" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:86  %A_BUS_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_9_req"/></StgValue>
</operation>

<operation id="293" st_id="33" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:96  %A_BUS_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_10_req"/></StgValue>
</operation>

<operation id="294" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:105  %A_BUS_addr_12 = getelementptr i128* %A_BUS, i32 %a2_sum12

]]></Node>
<StgValue><ssdm name="A_BUS_addr_12"/></StgValue>
</operation>

<operation id="295" st_id="33" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:106  %A_BUS_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_11_req"/></StgValue>
</operation>

<operation id="296" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:114  %a2_sum13 = add i32 %tmp_50, %buff_load_11

]]></Node>
<StgValue><ssdm name="a2_sum13"/></StgValue>
</operation>

<operation id="297" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:123  %buff_load_12 = load i32* %buff_addr_13, align 4

]]></Node>
<StgValue><ssdm name="buff_load_12"/></StgValue>
</operation>

<operation id="298" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:133  %buff_load_13 = load i32* %buff_addr_14, align 4

]]></Node>
<StgValue><ssdm name="buff_load_13"/></StgValue>
</operation>

<operation id="299" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:140  %i_2_12 = add i8 %i1, 14

]]></Node>
<StgValue><ssdm name="i_2_12"/></StgValue>
</operation>

<operation id="300" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:141  %i_2_12_cast = zext i8 %i_2_12 to i32

]]></Node>
<StgValue><ssdm name="i_2_12_cast"/></StgValue>
</operation>

<operation id="301" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:142  %buff_addr_15 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_12_cast

]]></Node>
<StgValue><ssdm name="buff_addr_15"/></StgValue>
</operation>

<operation id="302" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:143  %buff_load_14 = load i32* %buff_addr_15, align 4

]]></Node>
<StgValue><ssdm name="buff_load_14"/></StgValue>
</operation>

<operation id="303" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:150  %i_2_13 = add i8 %i1, 15

]]></Node>
<StgValue><ssdm name="i_2_13"/></StgValue>
</operation>

<operation id="304" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:151  %i_2_13_cast = zext i8 %i_2_13 to i32

]]></Node>
<StgValue><ssdm name="i_2_13_cast"/></StgValue>
</operation>

<operation id="305" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:152  %buff_addr_16 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_13_cast

]]></Node>
<StgValue><ssdm name="buff_addr_16"/></StgValue>
</operation>

<operation id="306" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:153  %buff_load_15 = load i32* %buff_addr_16, align 4

]]></Node>
<StgValue><ssdm name="buff_load_15"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="307" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:47  %A_BUS_addr_6_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_6)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_6_read"/></StgValue>
</operation>

<operation id="308" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:48  %tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_6_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="309" st_id="34" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:56  %A_BUS_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_6_req"/></StgValue>
</operation>

<operation id="310" st_id="34" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:66  %A_BUS_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_7_req"/></StgValue>
</operation>

<operation id="311" st_id="34" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:76  %A_BUS_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_8_req"/></StgValue>
</operation>

<operation id="312" st_id="34" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:86  %A_BUS_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_9_req"/></StgValue>
</operation>

<operation id="313" st_id="34" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:96  %A_BUS_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_10_req"/></StgValue>
</operation>

<operation id="314" st_id="34" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:106  %A_BUS_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_11_req"/></StgValue>
</operation>

<operation id="315" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:115  %A_BUS_addr_13 = getelementptr i128* %A_BUS, i32 %a2_sum13

]]></Node>
<StgValue><ssdm name="A_BUS_addr_13"/></StgValue>
</operation>

<operation id="316" st_id="34" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:116  %A_BUS_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_12_req"/></StgValue>
</operation>

<operation id="317" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:124  %a2_sum14 = add i32 %tmp_50, %buff_load_12

]]></Node>
<StgValue><ssdm name="a2_sum14"/></StgValue>
</operation>

<operation id="318" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:143  %buff_load_14 = load i32* %buff_addr_15, align 4

]]></Node>
<StgValue><ssdm name="buff_load_14"/></StgValue>
</operation>

<operation id="319" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:153  %buff_load_15 = load i32* %buff_addr_16, align 4

]]></Node>
<StgValue><ssdm name="buff_load_15"/></StgValue>
</operation>

<operation id="320" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:160  %i_2_14 = add i8 %i1, 16

]]></Node>
<StgValue><ssdm name="i_2_14"/></StgValue>
</operation>

<operation id="321" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:161  %i_2_14_cast = zext i8 %i_2_14 to i32

]]></Node>
<StgValue><ssdm name="i_2_14_cast"/></StgValue>
</operation>

<operation id="322" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:162  %buff_addr_17 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_14_cast

]]></Node>
<StgValue><ssdm name="buff_addr_17"/></StgValue>
</operation>

<operation id="323" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:163  %buff_load_16 = load i32* %buff_addr_17, align 4

]]></Node>
<StgValue><ssdm name="buff_load_16"/></StgValue>
</operation>

<operation id="324" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:170  %i_2_15 = add i8 %i1, 17

]]></Node>
<StgValue><ssdm name="i_2_15"/></StgValue>
</operation>

<operation id="325" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:171  %i_2_15_cast = zext i8 %i_2_15 to i32

]]></Node>
<StgValue><ssdm name="i_2_15_cast"/></StgValue>
</operation>

<operation id="326" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:172  %buff_addr_18 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_15_cast

]]></Node>
<StgValue><ssdm name="buff_addr_18"/></StgValue>
</operation>

<operation id="327" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:173  %buff_load_17 = load i32* %buff_addr_18, align 4

]]></Node>
<StgValue><ssdm name="buff_load_17"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="328" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:57  %A_BUS_addr_7_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_7)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_7_read"/></StgValue>
</operation>

<operation id="329" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:58  %tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_7_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="330" st_id="35" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:66  %A_BUS_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_7_req"/></StgValue>
</operation>

<operation id="331" st_id="35" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:76  %A_BUS_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_8_req"/></StgValue>
</operation>

<operation id="332" st_id="35" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:86  %A_BUS_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_9_req"/></StgValue>
</operation>

<operation id="333" st_id="35" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:96  %A_BUS_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_10_req"/></StgValue>
</operation>

<operation id="334" st_id="35" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:106  %A_BUS_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_11_req"/></StgValue>
</operation>

<operation id="335" st_id="35" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:116  %A_BUS_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_12_req"/></StgValue>
</operation>

<operation id="336" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:125  %A_BUS_addr_14 = getelementptr i128* %A_BUS, i32 %a2_sum14

]]></Node>
<StgValue><ssdm name="A_BUS_addr_14"/></StgValue>
</operation>

<operation id="337" st_id="35" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:126  %A_BUS_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_13_req"/></StgValue>
</operation>

<operation id="338" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:134  %a2_sum15 = add i32 %tmp_50, %buff_load_13

]]></Node>
<StgValue><ssdm name="a2_sum15"/></StgValue>
</operation>

<operation id="339" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:163  %buff_load_16 = load i32* %buff_addr_17, align 4

]]></Node>
<StgValue><ssdm name="buff_load_16"/></StgValue>
</operation>

<operation id="340" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:173  %buff_load_17 = load i32* %buff_addr_18, align 4

]]></Node>
<StgValue><ssdm name="buff_load_17"/></StgValue>
</operation>

<operation id="341" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:180  %i_2_16 = add i8 %i1, 18

]]></Node>
<StgValue><ssdm name="i_2_16"/></StgValue>
</operation>

<operation id="342" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:181  %i_2_16_cast = zext i8 %i_2_16 to i32

]]></Node>
<StgValue><ssdm name="i_2_16_cast"/></StgValue>
</operation>

<operation id="343" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:182  %buff_addr_19 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_16_cast

]]></Node>
<StgValue><ssdm name="buff_addr_19"/></StgValue>
</operation>

<operation id="344" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:183  %buff_load_18 = load i32* %buff_addr_19, align 4

]]></Node>
<StgValue><ssdm name="buff_load_18"/></StgValue>
</operation>

<operation id="345" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:190  %i_2_17 = add i8 %i1, 19

]]></Node>
<StgValue><ssdm name="i_2_17"/></StgValue>
</operation>

<operation id="346" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:191  %i_2_17_cast = zext i8 %i_2_17 to i32

]]></Node>
<StgValue><ssdm name="i_2_17_cast"/></StgValue>
</operation>

<operation id="347" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:192  %buff_addr_20 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_17_cast

]]></Node>
<StgValue><ssdm name="buff_addr_20"/></StgValue>
</operation>

<operation id="348" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:193  %buff_load_19 = load i32* %buff_addr_20, align 4

]]></Node>
<StgValue><ssdm name="buff_load_19"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="349" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:67  %A_BUS_addr_8_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_8)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_8_read"/></StgValue>
</operation>

<operation id="350" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:68  %tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_8_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="351" st_id="36" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:76  %A_BUS_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_8_req"/></StgValue>
</operation>

<operation id="352" st_id="36" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:86  %A_BUS_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_9_req"/></StgValue>
</operation>

<operation id="353" st_id="36" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:96  %A_BUS_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_10_req"/></StgValue>
</operation>

<operation id="354" st_id="36" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:106  %A_BUS_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_11_req"/></StgValue>
</operation>

<operation id="355" st_id="36" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:116  %A_BUS_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_12_req"/></StgValue>
</operation>

<operation id="356" st_id="36" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:126  %A_BUS_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_13_req"/></StgValue>
</operation>

<operation id="357" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:135  %A_BUS_addr_15 = getelementptr i128* %A_BUS, i32 %a2_sum15

]]></Node>
<StgValue><ssdm name="A_BUS_addr_15"/></StgValue>
</operation>

<operation id="358" st_id="36" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:136  %A_BUS_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_14_req"/></StgValue>
</operation>

<operation id="359" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:144  %a2_sum16 = add i32 %tmp_50, %buff_load_14

]]></Node>
<StgValue><ssdm name="a2_sum16"/></StgValue>
</operation>

<operation id="360" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:183  %buff_load_18 = load i32* %buff_addr_19, align 4

]]></Node>
<StgValue><ssdm name="buff_load_18"/></StgValue>
</operation>

<operation id="361" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:193  %buff_load_19 = load i32* %buff_addr_20, align 4

]]></Node>
<StgValue><ssdm name="buff_load_19"/></StgValue>
</operation>

<operation id="362" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:200  %i_2_18 = add i8 %i1, 20

]]></Node>
<StgValue><ssdm name="i_2_18"/></StgValue>
</operation>

<operation id="363" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:201  %i_2_18_cast = zext i8 %i_2_18 to i32

]]></Node>
<StgValue><ssdm name="i_2_18_cast"/></StgValue>
</operation>

<operation id="364" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:202  %buff_addr_21 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_18_cast

]]></Node>
<StgValue><ssdm name="buff_addr_21"/></StgValue>
</operation>

<operation id="365" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:203  %buff_load_20 = load i32* %buff_addr_21, align 4

]]></Node>
<StgValue><ssdm name="buff_load_20"/></StgValue>
</operation>

<operation id="366" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:210  %i_2_19 = add i8 %i1, 21

]]></Node>
<StgValue><ssdm name="i_2_19"/></StgValue>
</operation>

<operation id="367" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:211  %i_2_19_cast = zext i8 %i_2_19 to i32

]]></Node>
<StgValue><ssdm name="i_2_19_cast"/></StgValue>
</operation>

<operation id="368" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:212  %buff_addr_22 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_19_cast

]]></Node>
<StgValue><ssdm name="buff_addr_22"/></StgValue>
</operation>

<operation id="369" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:213  %buff_load_21 = load i32* %buff_addr_22, align 4

]]></Node>
<StgValue><ssdm name="buff_load_21"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="370" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:77  %A_BUS_addr_9_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_9)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_9_read"/></StgValue>
</operation>

<operation id="371" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:78  %tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_9_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="372" st_id="37" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:86  %A_BUS_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_9_req"/></StgValue>
</operation>

<operation id="373" st_id="37" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:96  %A_BUS_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_10_req"/></StgValue>
</operation>

<operation id="374" st_id="37" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:106  %A_BUS_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_11_req"/></StgValue>
</operation>

<operation id="375" st_id="37" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:116  %A_BUS_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_12_req"/></StgValue>
</operation>

<operation id="376" st_id="37" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:126  %A_BUS_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_13_req"/></StgValue>
</operation>

<operation id="377" st_id="37" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:136  %A_BUS_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_14_req"/></StgValue>
</operation>

<operation id="378" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:145  %A_BUS_addr_16 = getelementptr i128* %A_BUS, i32 %a2_sum16

]]></Node>
<StgValue><ssdm name="A_BUS_addr_16"/></StgValue>
</operation>

<operation id="379" st_id="37" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:146  %A_BUS_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_15_req"/></StgValue>
</operation>

<operation id="380" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:154  %a2_sum17 = add i32 %tmp_50, %buff_load_15

]]></Node>
<StgValue><ssdm name="a2_sum17"/></StgValue>
</operation>

<operation id="381" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:203  %buff_load_20 = load i32* %buff_addr_21, align 4

]]></Node>
<StgValue><ssdm name="buff_load_20"/></StgValue>
</operation>

<operation id="382" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:213  %buff_load_21 = load i32* %buff_addr_22, align 4

]]></Node>
<StgValue><ssdm name="buff_load_21"/></StgValue>
</operation>

<operation id="383" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:220  %i_2_20 = add i8 %i1, 22

]]></Node>
<StgValue><ssdm name="i_2_20"/></StgValue>
</operation>

<operation id="384" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:221  %i_2_20_cast = zext i8 %i_2_20 to i32

]]></Node>
<StgValue><ssdm name="i_2_20_cast"/></StgValue>
</operation>

<operation id="385" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:222  %buff_addr_23 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_20_cast

]]></Node>
<StgValue><ssdm name="buff_addr_23"/></StgValue>
</operation>

<operation id="386" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:223  %buff_load_22 = load i32* %buff_addr_23, align 4

]]></Node>
<StgValue><ssdm name="buff_load_22"/></StgValue>
</operation>

<operation id="387" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:230  %i_2_21 = add i8 %i1, 23

]]></Node>
<StgValue><ssdm name="i_2_21"/></StgValue>
</operation>

<operation id="388" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:231  %i_2_21_cast = zext i8 %i_2_21 to i32

]]></Node>
<StgValue><ssdm name="i_2_21_cast"/></StgValue>
</operation>

<operation id="389" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:232  %buff_addr_24 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_21_cast

]]></Node>
<StgValue><ssdm name="buff_addr_24"/></StgValue>
</operation>

<operation id="390" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:233  %buff_load_23 = load i32* %buff_addr_24, align 4

]]></Node>
<StgValue><ssdm name="buff_load_23"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="391" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:87  %A_BUS_addr_10_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_10)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_10_read"/></StgValue>
</operation>

<operation id="392" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:88  %tmp_s = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_10_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="393" st_id="38" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:96  %A_BUS_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_10_req"/></StgValue>
</operation>

<operation id="394" st_id="38" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:106  %A_BUS_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_11_req"/></StgValue>
</operation>

<operation id="395" st_id="38" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:116  %A_BUS_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_12_req"/></StgValue>
</operation>

<operation id="396" st_id="38" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:126  %A_BUS_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_13_req"/></StgValue>
</operation>

<operation id="397" st_id="38" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:136  %A_BUS_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_14_req"/></StgValue>
</operation>

<operation id="398" st_id="38" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:146  %A_BUS_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_15_req"/></StgValue>
</operation>

<operation id="399" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:155  %A_BUS_addr_17 = getelementptr i128* %A_BUS, i32 %a2_sum17

]]></Node>
<StgValue><ssdm name="A_BUS_addr_17"/></StgValue>
</operation>

<operation id="400" st_id="38" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:156  %A_BUS_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_16_req"/></StgValue>
</operation>

<operation id="401" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:164  %a2_sum18 = add i32 %tmp_50, %buff_load_16

]]></Node>
<StgValue><ssdm name="a2_sum18"/></StgValue>
</operation>

<operation id="402" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:223  %buff_load_22 = load i32* %buff_addr_23, align 4

]]></Node>
<StgValue><ssdm name="buff_load_22"/></StgValue>
</operation>

<operation id="403" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:233  %buff_load_23 = load i32* %buff_addr_24, align 4

]]></Node>
<StgValue><ssdm name="buff_load_23"/></StgValue>
</operation>

<operation id="404" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:240  %i_2_22 = add i8 %i1, 24

]]></Node>
<StgValue><ssdm name="i_2_22"/></StgValue>
</operation>

<operation id="405" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:241  %i_2_22_cast = zext i8 %i_2_22 to i32

]]></Node>
<StgValue><ssdm name="i_2_22_cast"/></StgValue>
</operation>

<operation id="406" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:242  %buff_addr_25 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_22_cast

]]></Node>
<StgValue><ssdm name="buff_addr_25"/></StgValue>
</operation>

<operation id="407" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:243  %buff_load_24 = load i32* %buff_addr_25, align 4

]]></Node>
<StgValue><ssdm name="buff_load_24"/></StgValue>
</operation>

<operation id="408" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:250  %i_2_23 = add i8 %i1, 25

]]></Node>
<StgValue><ssdm name="i_2_23"/></StgValue>
</operation>

<operation id="409" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:251  %i_2_23_cast = zext i8 %i_2_23 to i32

]]></Node>
<StgValue><ssdm name="i_2_23_cast"/></StgValue>
</operation>

<operation id="410" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:252  %buff_addr_26 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_23_cast

]]></Node>
<StgValue><ssdm name="buff_addr_26"/></StgValue>
</operation>

<operation id="411" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:253  %buff_load_25 = load i32* %buff_addr_26, align 4

]]></Node>
<StgValue><ssdm name="buff_load_25"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="412" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:97  %A_BUS_addr_11_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_11)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_11_read"/></StgValue>
</operation>

<operation id="413" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:98  %tmp_1 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_11_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="414" st_id="39" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:106  %A_BUS_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_11_req"/></StgValue>
</operation>

<operation id="415" st_id="39" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:116  %A_BUS_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_12_req"/></StgValue>
</operation>

<operation id="416" st_id="39" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:126  %A_BUS_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_13_req"/></StgValue>
</operation>

<operation id="417" st_id="39" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:136  %A_BUS_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_14_req"/></StgValue>
</operation>

<operation id="418" st_id="39" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:146  %A_BUS_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_15_req"/></StgValue>
</operation>

<operation id="419" st_id="39" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:156  %A_BUS_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_16_req"/></StgValue>
</operation>

<operation id="420" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:165  %A_BUS_addr_18 = getelementptr i128* %A_BUS, i32 %a2_sum18

]]></Node>
<StgValue><ssdm name="A_BUS_addr_18"/></StgValue>
</operation>

<operation id="421" st_id="39" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:166  %A_BUS_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_17_req"/></StgValue>
</operation>

<operation id="422" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:174  %a2_sum19 = add i32 %tmp_50, %buff_load_17

]]></Node>
<StgValue><ssdm name="a2_sum19"/></StgValue>
</operation>

<operation id="423" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:243  %buff_load_24 = load i32* %buff_addr_25, align 4

]]></Node>
<StgValue><ssdm name="buff_load_24"/></StgValue>
</operation>

<operation id="424" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:253  %buff_load_25 = load i32* %buff_addr_26, align 4

]]></Node>
<StgValue><ssdm name="buff_load_25"/></StgValue>
</operation>

<operation id="425" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:260  %i_2_24 = add i8 %i1, 26

]]></Node>
<StgValue><ssdm name="i_2_24"/></StgValue>
</operation>

<operation id="426" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:261  %i_2_24_cast = zext i8 %i_2_24 to i32

]]></Node>
<StgValue><ssdm name="i_2_24_cast"/></StgValue>
</operation>

<operation id="427" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:262  %buff_addr_27 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_24_cast

]]></Node>
<StgValue><ssdm name="buff_addr_27"/></StgValue>
</operation>

<operation id="428" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:263  %buff_load_26 = load i32* %buff_addr_27, align 4

]]></Node>
<StgValue><ssdm name="buff_load_26"/></StgValue>
</operation>

<operation id="429" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:270  %i_2_25 = add i8 %i1, 27

]]></Node>
<StgValue><ssdm name="i_2_25"/></StgValue>
</operation>

<operation id="430" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:271  %i_2_25_cast = zext i8 %i_2_25 to i32

]]></Node>
<StgValue><ssdm name="i_2_25_cast"/></StgValue>
</operation>

<operation id="431" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:272  %buff_addr_28 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_25_cast

]]></Node>
<StgValue><ssdm name="buff_addr_28"/></StgValue>
</operation>

<operation id="432" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:273  %buff_load_27 = load i32* %buff_addr_28, align 4

]]></Node>
<StgValue><ssdm name="buff_load_27"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="433" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:107  %A_BUS_addr_12_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_12)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_12_read"/></StgValue>
</operation>

<operation id="434" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:108  %tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_12_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="435" st_id="40" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:116  %A_BUS_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_12_req"/></StgValue>
</operation>

<operation id="436" st_id="40" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:126  %A_BUS_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_13_req"/></StgValue>
</operation>

<operation id="437" st_id="40" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:136  %A_BUS_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_14_req"/></StgValue>
</operation>

<operation id="438" st_id="40" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:146  %A_BUS_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_15_req"/></StgValue>
</operation>

<operation id="439" st_id="40" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:156  %A_BUS_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_16_req"/></StgValue>
</operation>

<operation id="440" st_id="40" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:166  %A_BUS_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_17_req"/></StgValue>
</operation>

<operation id="441" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:175  %A_BUS_addr_19 = getelementptr i128* %A_BUS, i32 %a2_sum19

]]></Node>
<StgValue><ssdm name="A_BUS_addr_19"/></StgValue>
</operation>

<operation id="442" st_id="40" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:176  %A_BUS_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_18_req"/></StgValue>
</operation>

<operation id="443" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:184  %a2_sum20 = add i32 %tmp_50, %buff_load_18

]]></Node>
<StgValue><ssdm name="a2_sum20"/></StgValue>
</operation>

<operation id="444" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:263  %buff_load_26 = load i32* %buff_addr_27, align 4

]]></Node>
<StgValue><ssdm name="buff_load_26"/></StgValue>
</operation>

<operation id="445" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:273  %buff_load_27 = load i32* %buff_addr_28, align 4

]]></Node>
<StgValue><ssdm name="buff_load_27"/></StgValue>
</operation>

<operation id="446" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:280  %i_2_26 = add i8 %i1, 28

]]></Node>
<StgValue><ssdm name="i_2_26"/></StgValue>
</operation>

<operation id="447" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:281  %i_2_26_cast = zext i8 %i_2_26 to i32

]]></Node>
<StgValue><ssdm name="i_2_26_cast"/></StgValue>
</operation>

<operation id="448" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:282  %buff_addr_29 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_26_cast

]]></Node>
<StgValue><ssdm name="buff_addr_29"/></StgValue>
</operation>

<operation id="449" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:283  %buff_load_28 = load i32* %buff_addr_29, align 4

]]></Node>
<StgValue><ssdm name="buff_load_28"/></StgValue>
</operation>

<operation id="450" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:290  %i_2_27 = add i8 %i1, 29

]]></Node>
<StgValue><ssdm name="i_2_27"/></StgValue>
</operation>

<operation id="451" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:291  %i_2_27_cast = zext i8 %i_2_27 to i32

]]></Node>
<StgValue><ssdm name="i_2_27_cast"/></StgValue>
</operation>

<operation id="452" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:292  %buff_addr_30 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_27_cast

]]></Node>
<StgValue><ssdm name="buff_addr_30"/></StgValue>
</operation>

<operation id="453" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:293  %buff_load_29 = load i32* %buff_addr_30, align 4

]]></Node>
<StgValue><ssdm name="buff_load_29"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="454" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:117  %A_BUS_addr_13_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_13)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_13_read"/></StgValue>
</operation>

<operation id="455" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:118  %tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_13_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="456" st_id="41" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:126  %A_BUS_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_13_req"/></StgValue>
</operation>

<operation id="457" st_id="41" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:136  %A_BUS_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_14_req"/></StgValue>
</operation>

<operation id="458" st_id="41" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:146  %A_BUS_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_15_req"/></StgValue>
</operation>

<operation id="459" st_id="41" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:156  %A_BUS_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_16_req"/></StgValue>
</operation>

<operation id="460" st_id="41" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:166  %A_BUS_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_17_req"/></StgValue>
</operation>

<operation id="461" st_id="41" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:176  %A_BUS_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_18_req"/></StgValue>
</operation>

<operation id="462" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:185  %A_BUS_addr_20 = getelementptr i128* %A_BUS, i32 %a2_sum20

]]></Node>
<StgValue><ssdm name="A_BUS_addr_20"/></StgValue>
</operation>

<operation id="463" st_id="41" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:186  %A_BUS_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_19_req"/></StgValue>
</operation>

<operation id="464" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:194  %a2_sum21 = add i32 %tmp_50, %buff_load_19

]]></Node>
<StgValue><ssdm name="a2_sum21"/></StgValue>
</operation>

<operation id="465" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:283  %buff_load_28 = load i32* %buff_addr_29, align 4

]]></Node>
<StgValue><ssdm name="buff_load_28"/></StgValue>
</operation>

<operation id="466" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:293  %buff_load_29 = load i32* %buff_addr_30, align 4

]]></Node>
<StgValue><ssdm name="buff_load_29"/></StgValue>
</operation>

<operation id="467" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:300  %i_2_28 = add i8 %i1, 30

]]></Node>
<StgValue><ssdm name="i_2_28"/></StgValue>
</operation>

<operation id="468" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:301  %i_2_28_cast = zext i8 %i_2_28 to i32

]]></Node>
<StgValue><ssdm name="i_2_28_cast"/></StgValue>
</operation>

<operation id="469" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:302  %buff_addr_31 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_28_cast

]]></Node>
<StgValue><ssdm name="buff_addr_31"/></StgValue>
</operation>

<operation id="470" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:303  %buff_load_30 = load i32* %buff_addr_31, align 4

]]></Node>
<StgValue><ssdm name="buff_load_30"/></StgValue>
</operation>

<operation id="471" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:310  %i_2_29 = add i8 %i1, 31

]]></Node>
<StgValue><ssdm name="i_2_29"/></StgValue>
</operation>

<operation id="472" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:311  %i_2_29_cast = zext i8 %i_2_29 to i32

]]></Node>
<StgValue><ssdm name="i_2_29_cast"/></StgValue>
</operation>

<operation id="473" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:312  %buff_addr_32 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_29_cast

]]></Node>
<StgValue><ssdm name="buff_addr_32"/></StgValue>
</operation>

<operation id="474" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:313  %buff_load_31 = load i32* %buff_addr_32, align 4

]]></Node>
<StgValue><ssdm name="buff_load_31"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="475" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:127  %A_BUS_addr_14_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_14)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_14_read"/></StgValue>
</operation>

<operation id="476" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:128  %tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_14_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="477" st_id="42" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:136  %A_BUS_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_14_req"/></StgValue>
</operation>

<operation id="478" st_id="42" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:146  %A_BUS_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_15_req"/></StgValue>
</operation>

<operation id="479" st_id="42" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:156  %A_BUS_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_16_req"/></StgValue>
</operation>

<operation id="480" st_id="42" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:166  %A_BUS_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_17_req"/></StgValue>
</operation>

<operation id="481" st_id="42" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:176  %A_BUS_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_18_req"/></StgValue>
</operation>

<operation id="482" st_id="42" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:186  %A_BUS_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_19_req"/></StgValue>
</operation>

<operation id="483" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:195  %A_BUS_addr_21 = getelementptr i128* %A_BUS, i32 %a2_sum21

]]></Node>
<StgValue><ssdm name="A_BUS_addr_21"/></StgValue>
</operation>

<operation id="484" st_id="42" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:196  %A_BUS_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_20_req"/></StgValue>
</operation>

<operation id="485" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:204  %a2_sum22 = add i32 %tmp_50, %buff_load_20

]]></Node>
<StgValue><ssdm name="a2_sum22"/></StgValue>
</operation>

<operation id="486" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:303  %buff_load_30 = load i32* %buff_addr_31, align 4

]]></Node>
<StgValue><ssdm name="buff_load_30"/></StgValue>
</operation>

<operation id="487" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:313  %buff_load_31 = load i32* %buff_addr_32, align 4

]]></Node>
<StgValue><ssdm name="buff_load_31"/></StgValue>
</operation>

<operation id="488" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:320  %i_2_30 = add i8 %i1, 32

]]></Node>
<StgValue><ssdm name="i_2_30"/></StgValue>
</operation>

<operation id="489" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:321  %i_2_30_cast = zext i8 %i_2_30 to i32

]]></Node>
<StgValue><ssdm name="i_2_30_cast"/></StgValue>
</operation>

<operation id="490" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:322  %buff_addr_33 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_30_cast

]]></Node>
<StgValue><ssdm name="buff_addr_33"/></StgValue>
</operation>

<operation id="491" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:323  %buff_load_32 = load i32* %buff_addr_33, align 4

]]></Node>
<StgValue><ssdm name="buff_load_32"/></StgValue>
</operation>

<operation id="492" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:330  %i_2_31 = add i8 %i1, 33

]]></Node>
<StgValue><ssdm name="i_2_31"/></StgValue>
</operation>

<operation id="493" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:331  %i_2_31_cast = zext i8 %i_2_31 to i32

]]></Node>
<StgValue><ssdm name="i_2_31_cast"/></StgValue>
</operation>

<operation id="494" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:332  %buff_addr_34 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_31_cast

]]></Node>
<StgValue><ssdm name="buff_addr_34"/></StgValue>
</operation>

<operation id="495" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:333  %buff_load_33 = load i32* %buff_addr_34, align 4

]]></Node>
<StgValue><ssdm name="buff_load_33"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="496" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:137  %A_BUS_addr_15_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_15)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_15_read"/></StgValue>
</operation>

<operation id="497" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:138  %tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_15_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="498" st_id="43" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:146  %A_BUS_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_15_req"/></StgValue>
</operation>

<operation id="499" st_id="43" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:156  %A_BUS_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_16_req"/></StgValue>
</operation>

<operation id="500" st_id="43" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:166  %A_BUS_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_17_req"/></StgValue>
</operation>

<operation id="501" st_id="43" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:176  %A_BUS_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_18_req"/></StgValue>
</operation>

<operation id="502" st_id="43" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:186  %A_BUS_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_19_req"/></StgValue>
</operation>

<operation id="503" st_id="43" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:196  %A_BUS_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_20_req"/></StgValue>
</operation>

<operation id="504" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:205  %A_BUS_addr_22 = getelementptr i128* %A_BUS, i32 %a2_sum22

]]></Node>
<StgValue><ssdm name="A_BUS_addr_22"/></StgValue>
</operation>

<operation id="505" st_id="43" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:206  %A_BUS_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_21_req"/></StgValue>
</operation>

<operation id="506" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:214  %a2_sum23 = add i32 %tmp_50, %buff_load_21

]]></Node>
<StgValue><ssdm name="a2_sum23"/></StgValue>
</operation>

<operation id="507" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:323  %buff_load_32 = load i32* %buff_addr_33, align 4

]]></Node>
<StgValue><ssdm name="buff_load_32"/></StgValue>
</operation>

<operation id="508" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:333  %buff_load_33 = load i32* %buff_addr_34, align 4

]]></Node>
<StgValue><ssdm name="buff_load_33"/></StgValue>
</operation>

<operation id="509" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:340  %i_2_32 = add i8 %i1, 34

]]></Node>
<StgValue><ssdm name="i_2_32"/></StgValue>
</operation>

<operation id="510" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:341  %i_2_32_cast = zext i8 %i_2_32 to i32

]]></Node>
<StgValue><ssdm name="i_2_32_cast"/></StgValue>
</operation>

<operation id="511" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:342  %buff_addr_35 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_32_cast

]]></Node>
<StgValue><ssdm name="buff_addr_35"/></StgValue>
</operation>

<operation id="512" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:343  %buff_load_34 = load i32* %buff_addr_35, align 4

]]></Node>
<StgValue><ssdm name="buff_load_34"/></StgValue>
</operation>

<operation id="513" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:350  %i_2_33 = add i8 %i1, 35

]]></Node>
<StgValue><ssdm name="i_2_33"/></StgValue>
</operation>

<operation id="514" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:351  %i_2_33_cast = zext i8 %i_2_33 to i32

]]></Node>
<StgValue><ssdm name="i_2_33_cast"/></StgValue>
</operation>

<operation id="515" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:352  %buff_addr_36 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_33_cast

]]></Node>
<StgValue><ssdm name="buff_addr_36"/></StgValue>
</operation>

<operation id="516" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:353  %buff_load_35 = load i32* %buff_addr_36, align 4

]]></Node>
<StgValue><ssdm name="buff_load_35"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="517" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:147  %A_BUS_addr_16_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_16)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_16_read"/></StgValue>
</operation>

<operation id="518" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:148  %tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_16_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="519" st_id="44" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:156  %A_BUS_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_16_req"/></StgValue>
</operation>

<operation id="520" st_id="44" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:166  %A_BUS_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_17_req"/></StgValue>
</operation>

<operation id="521" st_id="44" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:176  %A_BUS_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_18_req"/></StgValue>
</operation>

<operation id="522" st_id="44" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:186  %A_BUS_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_19_req"/></StgValue>
</operation>

<operation id="523" st_id="44" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:196  %A_BUS_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_20_req"/></StgValue>
</operation>

<operation id="524" st_id="44" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:206  %A_BUS_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_21_req"/></StgValue>
</operation>

<operation id="525" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:215  %A_BUS_addr_23 = getelementptr i128* %A_BUS, i32 %a2_sum23

]]></Node>
<StgValue><ssdm name="A_BUS_addr_23"/></StgValue>
</operation>

<operation id="526" st_id="44" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:216  %A_BUS_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_22_req"/></StgValue>
</operation>

<operation id="527" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:224  %a2_sum24 = add i32 %tmp_50, %buff_load_22

]]></Node>
<StgValue><ssdm name="a2_sum24"/></StgValue>
</operation>

<operation id="528" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:343  %buff_load_34 = load i32* %buff_addr_35, align 4

]]></Node>
<StgValue><ssdm name="buff_load_34"/></StgValue>
</operation>

<operation id="529" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:353  %buff_load_35 = load i32* %buff_addr_36, align 4

]]></Node>
<StgValue><ssdm name="buff_load_35"/></StgValue>
</operation>

<operation id="530" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:360  %i_2_34 = add i8 %i1, 36

]]></Node>
<StgValue><ssdm name="i_2_34"/></StgValue>
</operation>

<operation id="531" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:361  %i_2_34_cast = zext i8 %i_2_34 to i32

]]></Node>
<StgValue><ssdm name="i_2_34_cast"/></StgValue>
</operation>

<operation id="532" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:362  %buff_addr_37 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_34_cast

]]></Node>
<StgValue><ssdm name="buff_addr_37"/></StgValue>
</operation>

<operation id="533" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:363  %buff_load_36 = load i32* %buff_addr_37, align 4

]]></Node>
<StgValue><ssdm name="buff_load_36"/></StgValue>
</operation>

<operation id="534" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:370  %i_2_35 = add i8 %i1, 37

]]></Node>
<StgValue><ssdm name="i_2_35"/></StgValue>
</operation>

<operation id="535" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:371  %i_2_35_cast = zext i8 %i_2_35 to i32

]]></Node>
<StgValue><ssdm name="i_2_35_cast"/></StgValue>
</operation>

<operation id="536" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:372  %buff_addr_38 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_35_cast

]]></Node>
<StgValue><ssdm name="buff_addr_38"/></StgValue>
</operation>

<operation id="537" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:373  %buff_load_37 = load i32* %buff_addr_38, align 4

]]></Node>
<StgValue><ssdm name="buff_load_37"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="538" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:157  %A_BUS_addr_17_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_17)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_17_read"/></StgValue>
</operation>

<operation id="539" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:158  %tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_17_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="540" st_id="45" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:166  %A_BUS_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_17_req"/></StgValue>
</operation>

<operation id="541" st_id="45" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:176  %A_BUS_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_18_req"/></StgValue>
</operation>

<operation id="542" st_id="45" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:186  %A_BUS_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_19_req"/></StgValue>
</operation>

<operation id="543" st_id="45" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:196  %A_BUS_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_20_req"/></StgValue>
</operation>

<operation id="544" st_id="45" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:206  %A_BUS_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_21_req"/></StgValue>
</operation>

<operation id="545" st_id="45" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:216  %A_BUS_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_22_req"/></StgValue>
</operation>

<operation id="546" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:225  %A_BUS_addr_24 = getelementptr i128* %A_BUS, i32 %a2_sum24

]]></Node>
<StgValue><ssdm name="A_BUS_addr_24"/></StgValue>
</operation>

<operation id="547" st_id="45" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:226  %A_BUS_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_23_req"/></StgValue>
</operation>

<operation id="548" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:234  %a2_sum25 = add i32 %tmp_50, %buff_load_23

]]></Node>
<StgValue><ssdm name="a2_sum25"/></StgValue>
</operation>

<operation id="549" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:363  %buff_load_36 = load i32* %buff_addr_37, align 4

]]></Node>
<StgValue><ssdm name="buff_load_36"/></StgValue>
</operation>

<operation id="550" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:373  %buff_load_37 = load i32* %buff_addr_38, align 4

]]></Node>
<StgValue><ssdm name="buff_load_37"/></StgValue>
</operation>

<operation id="551" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:380  %i_2_36 = add i8 %i1, 38

]]></Node>
<StgValue><ssdm name="i_2_36"/></StgValue>
</operation>

<operation id="552" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:381  %i_2_36_cast = zext i8 %i_2_36 to i32

]]></Node>
<StgValue><ssdm name="i_2_36_cast"/></StgValue>
</operation>

<operation id="553" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:382  %buff_addr_39 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_36_cast

]]></Node>
<StgValue><ssdm name="buff_addr_39"/></StgValue>
</operation>

<operation id="554" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:383  %buff_load_38 = load i32* %buff_addr_39, align 4

]]></Node>
<StgValue><ssdm name="buff_load_38"/></StgValue>
</operation>

<operation id="555" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:390  %i_2_37 = add i8 %i1, 39

]]></Node>
<StgValue><ssdm name="i_2_37"/></StgValue>
</operation>

<operation id="556" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:391  %i_2_37_cast = zext i8 %i_2_37 to i32

]]></Node>
<StgValue><ssdm name="i_2_37_cast"/></StgValue>
</operation>

<operation id="557" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:392  %buff_addr_40 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_37_cast

]]></Node>
<StgValue><ssdm name="buff_addr_40"/></StgValue>
</operation>

<operation id="558" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:393  %buff_load_39 = load i32* %buff_addr_40, align 4

]]></Node>
<StgValue><ssdm name="buff_load_39"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="559" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:167  %A_BUS_addr_18_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_18)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_18_read"/></StgValue>
</operation>

<operation id="560" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:168  %tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_18_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="561" st_id="46" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:176  %A_BUS_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_18_req"/></StgValue>
</operation>

<operation id="562" st_id="46" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:186  %A_BUS_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_19_req"/></StgValue>
</operation>

<operation id="563" st_id="46" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:196  %A_BUS_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_20_req"/></StgValue>
</operation>

<operation id="564" st_id="46" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:206  %A_BUS_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_21_req"/></StgValue>
</operation>

<operation id="565" st_id="46" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:216  %A_BUS_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_22_req"/></StgValue>
</operation>

<operation id="566" st_id="46" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:226  %A_BUS_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_23_req"/></StgValue>
</operation>

<operation id="567" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:235  %A_BUS_addr_25 = getelementptr i128* %A_BUS, i32 %a2_sum25

]]></Node>
<StgValue><ssdm name="A_BUS_addr_25"/></StgValue>
</operation>

<operation id="568" st_id="46" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:236  %A_BUS_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_24_req"/></StgValue>
</operation>

<operation id="569" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:244  %a2_sum26 = add i32 %tmp_50, %buff_load_24

]]></Node>
<StgValue><ssdm name="a2_sum26"/></StgValue>
</operation>

<operation id="570" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:383  %buff_load_38 = load i32* %buff_addr_39, align 4

]]></Node>
<StgValue><ssdm name="buff_load_38"/></StgValue>
</operation>

<operation id="571" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:393  %buff_load_39 = load i32* %buff_addr_40, align 4

]]></Node>
<StgValue><ssdm name="buff_load_39"/></StgValue>
</operation>

<operation id="572" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:400  %i_2_38 = add i8 %i1, 40

]]></Node>
<StgValue><ssdm name="i_2_38"/></StgValue>
</operation>

<operation id="573" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:401  %i_2_38_cast = zext i8 %i_2_38 to i32

]]></Node>
<StgValue><ssdm name="i_2_38_cast"/></StgValue>
</operation>

<operation id="574" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:402  %buff_addr_41 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_38_cast

]]></Node>
<StgValue><ssdm name="buff_addr_41"/></StgValue>
</operation>

<operation id="575" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:403  %buff_load_40 = load i32* %buff_addr_41, align 4

]]></Node>
<StgValue><ssdm name="buff_load_40"/></StgValue>
</operation>

<operation id="576" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:410  %i_2_39 = add i8 %i1, 41

]]></Node>
<StgValue><ssdm name="i_2_39"/></StgValue>
</operation>

<operation id="577" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:411  %i_2_39_cast = zext i8 %i_2_39 to i32

]]></Node>
<StgValue><ssdm name="i_2_39_cast"/></StgValue>
</operation>

<operation id="578" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:412  %buff_addr_42 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_39_cast

]]></Node>
<StgValue><ssdm name="buff_addr_42"/></StgValue>
</operation>

<operation id="579" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:413  %buff_load_41 = load i32* %buff_addr_42, align 4

]]></Node>
<StgValue><ssdm name="buff_load_41"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="580" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:177  %A_BUS_addr_19_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_19)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_19_read"/></StgValue>
</operation>

<operation id="581" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:178  %tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_19_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="582" st_id="47" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:186  %A_BUS_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_19_req"/></StgValue>
</operation>

<operation id="583" st_id="47" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:196  %A_BUS_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_20_req"/></StgValue>
</operation>

<operation id="584" st_id="47" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:206  %A_BUS_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_21_req"/></StgValue>
</operation>

<operation id="585" st_id="47" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:216  %A_BUS_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_22_req"/></StgValue>
</operation>

<operation id="586" st_id="47" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:226  %A_BUS_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_23_req"/></StgValue>
</operation>

<operation id="587" st_id="47" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:236  %A_BUS_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_24_req"/></StgValue>
</operation>

<operation id="588" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:245  %A_BUS_addr_26 = getelementptr i128* %A_BUS, i32 %a2_sum26

]]></Node>
<StgValue><ssdm name="A_BUS_addr_26"/></StgValue>
</operation>

<operation id="589" st_id="47" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:246  %A_BUS_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_25_req"/></StgValue>
</operation>

<operation id="590" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:254  %a2_sum27 = add i32 %tmp_50, %buff_load_25

]]></Node>
<StgValue><ssdm name="a2_sum27"/></StgValue>
</operation>

<operation id="591" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:403  %buff_load_40 = load i32* %buff_addr_41, align 4

]]></Node>
<StgValue><ssdm name="buff_load_40"/></StgValue>
</operation>

<operation id="592" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:413  %buff_load_41 = load i32* %buff_addr_42, align 4

]]></Node>
<StgValue><ssdm name="buff_load_41"/></StgValue>
</operation>

<operation id="593" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:420  %i_2_40 = add i8 %i1, 42

]]></Node>
<StgValue><ssdm name="i_2_40"/></StgValue>
</operation>

<operation id="594" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:421  %i_2_40_cast = zext i8 %i_2_40 to i32

]]></Node>
<StgValue><ssdm name="i_2_40_cast"/></StgValue>
</operation>

<operation id="595" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:422  %buff_addr_43 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_40_cast

]]></Node>
<StgValue><ssdm name="buff_addr_43"/></StgValue>
</operation>

<operation id="596" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:423  %buff_load_42 = load i32* %buff_addr_43, align 4

]]></Node>
<StgValue><ssdm name="buff_load_42"/></StgValue>
</operation>

<operation id="597" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:430  %i_2_41 = add i8 %i1, 43

]]></Node>
<StgValue><ssdm name="i_2_41"/></StgValue>
</operation>

<operation id="598" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:431  %i_2_41_cast = zext i8 %i_2_41 to i32

]]></Node>
<StgValue><ssdm name="i_2_41_cast"/></StgValue>
</operation>

<operation id="599" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:432  %buff_addr_44 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_41_cast

]]></Node>
<StgValue><ssdm name="buff_addr_44"/></StgValue>
</operation>

<operation id="600" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:433  %buff_load_43 = load i32* %buff_addr_44, align 4

]]></Node>
<StgValue><ssdm name="buff_load_43"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="601" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:187  %A_BUS_addr_20_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_20)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_20_read"/></StgValue>
</operation>

<operation id="602" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:188  %tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_20_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="603" st_id="48" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:196  %A_BUS_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_20_req"/></StgValue>
</operation>

<operation id="604" st_id="48" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:206  %A_BUS_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_21_req"/></StgValue>
</operation>

<operation id="605" st_id="48" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:216  %A_BUS_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_22_req"/></StgValue>
</operation>

<operation id="606" st_id="48" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:226  %A_BUS_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_23_req"/></StgValue>
</operation>

<operation id="607" st_id="48" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:236  %A_BUS_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_24_req"/></StgValue>
</operation>

<operation id="608" st_id="48" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:246  %A_BUS_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_25_req"/></StgValue>
</operation>

<operation id="609" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:255  %A_BUS_addr_27 = getelementptr i128* %A_BUS, i32 %a2_sum27

]]></Node>
<StgValue><ssdm name="A_BUS_addr_27"/></StgValue>
</operation>

<operation id="610" st_id="48" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:256  %A_BUS_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_26_req"/></StgValue>
</operation>

<operation id="611" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:264  %a2_sum28 = add i32 %tmp_50, %buff_load_26

]]></Node>
<StgValue><ssdm name="a2_sum28"/></StgValue>
</operation>

<operation id="612" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:423  %buff_load_42 = load i32* %buff_addr_43, align 4

]]></Node>
<StgValue><ssdm name="buff_load_42"/></StgValue>
</operation>

<operation id="613" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:433  %buff_load_43 = load i32* %buff_addr_44, align 4

]]></Node>
<StgValue><ssdm name="buff_load_43"/></StgValue>
</operation>

<operation id="614" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:440  %i_2_42 = add i8 %i1, 44

]]></Node>
<StgValue><ssdm name="i_2_42"/></StgValue>
</operation>

<operation id="615" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:441  %i_2_42_cast = zext i8 %i_2_42 to i32

]]></Node>
<StgValue><ssdm name="i_2_42_cast"/></StgValue>
</operation>

<operation id="616" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:442  %buff_addr_45 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_42_cast

]]></Node>
<StgValue><ssdm name="buff_addr_45"/></StgValue>
</operation>

<operation id="617" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:443  %buff_load_44 = load i32* %buff_addr_45, align 4

]]></Node>
<StgValue><ssdm name="buff_load_44"/></StgValue>
</operation>

<operation id="618" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:450  %i_2_43 = add i8 %i1, 45

]]></Node>
<StgValue><ssdm name="i_2_43"/></StgValue>
</operation>

<operation id="619" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:451  %i_2_43_cast = zext i8 %i_2_43 to i32

]]></Node>
<StgValue><ssdm name="i_2_43_cast"/></StgValue>
</operation>

<operation id="620" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:452  %buff_addr_46 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_43_cast

]]></Node>
<StgValue><ssdm name="buff_addr_46"/></StgValue>
</operation>

<operation id="621" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:453  %buff_load_45 = load i32* %buff_addr_46, align 4

]]></Node>
<StgValue><ssdm name="buff_load_45"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="622" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:197  %A_BUS_addr_21_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_21)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_21_read"/></StgValue>
</operation>

<operation id="623" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:198  %tmp_19 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_21_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="624" st_id="49" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:206  %A_BUS_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_21_req"/></StgValue>
</operation>

<operation id="625" st_id="49" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:216  %A_BUS_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_22_req"/></StgValue>
</operation>

<operation id="626" st_id="49" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:226  %A_BUS_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_23_req"/></StgValue>
</operation>

<operation id="627" st_id="49" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:236  %A_BUS_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_24_req"/></StgValue>
</operation>

<operation id="628" st_id="49" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:246  %A_BUS_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_25_req"/></StgValue>
</operation>

<operation id="629" st_id="49" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:256  %A_BUS_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_26_req"/></StgValue>
</operation>

<operation id="630" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:265  %A_BUS_addr_28 = getelementptr i128* %A_BUS, i32 %a2_sum28

]]></Node>
<StgValue><ssdm name="A_BUS_addr_28"/></StgValue>
</operation>

<operation id="631" st_id="49" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:266  %A_BUS_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_27_req"/></StgValue>
</operation>

<operation id="632" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:274  %a2_sum29 = add i32 %tmp_50, %buff_load_27

]]></Node>
<StgValue><ssdm name="a2_sum29"/></StgValue>
</operation>

<operation id="633" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:443  %buff_load_44 = load i32* %buff_addr_45, align 4

]]></Node>
<StgValue><ssdm name="buff_load_44"/></StgValue>
</operation>

<operation id="634" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:453  %buff_load_45 = load i32* %buff_addr_46, align 4

]]></Node>
<StgValue><ssdm name="buff_load_45"/></StgValue>
</operation>

<operation id="635" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:460  %i_2_44 = add i8 %i1, 46

]]></Node>
<StgValue><ssdm name="i_2_44"/></StgValue>
</operation>

<operation id="636" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:461  %i_2_44_cast = zext i8 %i_2_44 to i32

]]></Node>
<StgValue><ssdm name="i_2_44_cast"/></StgValue>
</operation>

<operation id="637" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:462  %buff_addr_47 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_44_cast

]]></Node>
<StgValue><ssdm name="buff_addr_47"/></StgValue>
</operation>

<operation id="638" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:463  %buff_load_46 = load i32* %buff_addr_47, align 4

]]></Node>
<StgValue><ssdm name="buff_load_46"/></StgValue>
</operation>

<operation id="639" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:470  %i_2_45 = add i8 %i1, 47

]]></Node>
<StgValue><ssdm name="i_2_45"/></StgValue>
</operation>

<operation id="640" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:471  %i_2_45_cast = zext i8 %i_2_45 to i32

]]></Node>
<StgValue><ssdm name="i_2_45_cast"/></StgValue>
</operation>

<operation id="641" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:472  %buff_addr_48 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_45_cast

]]></Node>
<StgValue><ssdm name="buff_addr_48"/></StgValue>
</operation>

<operation id="642" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:473  %buff_load_47 = load i32* %buff_addr_48, align 4

]]></Node>
<StgValue><ssdm name="buff_load_47"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="643" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:9  store i32 %tmp_2, i32* %buff_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:207  %A_BUS_addr_22_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_22)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_22_read"/></StgValue>
</operation>

<operation id="645" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:208  %tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_22_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="646" st_id="50" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:216  %A_BUS_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_22_req"/></StgValue>
</operation>

<operation id="647" st_id="50" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:226  %A_BUS_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_23_req"/></StgValue>
</operation>

<operation id="648" st_id="50" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:236  %A_BUS_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_24_req"/></StgValue>
</operation>

<operation id="649" st_id="50" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:246  %A_BUS_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_25_req"/></StgValue>
</operation>

<operation id="650" st_id="50" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:256  %A_BUS_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_26_req"/></StgValue>
</operation>

<operation id="651" st_id="50" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:266  %A_BUS_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_27_req"/></StgValue>
</operation>

<operation id="652" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:275  %A_BUS_addr_29 = getelementptr i128* %A_BUS, i32 %a2_sum29

]]></Node>
<StgValue><ssdm name="A_BUS_addr_29"/></StgValue>
</operation>

<operation id="653" st_id="50" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:276  %A_BUS_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_28_req"/></StgValue>
</operation>

<operation id="654" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:284  %a2_sum30 = add i32 %tmp_50, %buff_load_28

]]></Node>
<StgValue><ssdm name="a2_sum30"/></StgValue>
</operation>

<operation id="655" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:463  %buff_load_46 = load i32* %buff_addr_47, align 4

]]></Node>
<StgValue><ssdm name="buff_load_46"/></StgValue>
</operation>

<operation id="656" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:473  %buff_load_47 = load i32* %buff_addr_48, align 4

]]></Node>
<StgValue><ssdm name="buff_load_47"/></StgValue>
</operation>

<operation id="657" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:480  %i_2_46 = add i8 %i1, 48

]]></Node>
<StgValue><ssdm name="i_2_46"/></StgValue>
</operation>

<operation id="658" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:481  %i_2_46_cast = zext i8 %i_2_46 to i32

]]></Node>
<StgValue><ssdm name="i_2_46_cast"/></StgValue>
</operation>

<operation id="659" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:482  %buff_addr_49 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_46_cast

]]></Node>
<StgValue><ssdm name="buff_addr_49"/></StgValue>
</operation>

<operation id="660" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:483  %buff_load_48 = load i32* %buff_addr_49, align 4

]]></Node>
<StgValue><ssdm name="buff_load_48"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="661" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:19  store i32 %tmp_3, i32* %buff_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:29  store i32 %tmp_4, i32* %buff_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:217  %A_BUS_addr_23_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_23)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_23_read"/></StgValue>
</operation>

<operation id="664" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:218  %tmp_21 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_23_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="665" st_id="51" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:226  %A_BUS_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_23_req"/></StgValue>
</operation>

<operation id="666" st_id="51" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:236  %A_BUS_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_24_req"/></StgValue>
</operation>

<operation id="667" st_id="51" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:246  %A_BUS_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_25_req"/></StgValue>
</operation>

<operation id="668" st_id="51" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:256  %A_BUS_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_26_req"/></StgValue>
</operation>

<operation id="669" st_id="51" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:266  %A_BUS_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_27_req"/></StgValue>
</operation>

<operation id="670" st_id="51" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:276  %A_BUS_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_28_req"/></StgValue>
</operation>

<operation id="671" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:285  %A_BUS_addr_30 = getelementptr i128* %A_BUS, i32 %a2_sum30

]]></Node>
<StgValue><ssdm name="A_BUS_addr_30"/></StgValue>
</operation>

<operation id="672" st_id="51" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:286  %A_BUS_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_29_req"/></StgValue>
</operation>

<operation id="673" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:294  %a2_sum31 = add i32 %tmp_50, %buff_load_29

]]></Node>
<StgValue><ssdm name="a2_sum31"/></StgValue>
</operation>

<operation id="674" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:483  %buff_load_48 = load i32* %buff_addr_49, align 4

]]></Node>
<StgValue><ssdm name="buff_load_48"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="675" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:39  store i32 %tmp_5, i32* %buff_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:49  store i32 %tmp_6, i32* %buff_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:227  %A_BUS_addr_24_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_24)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_24_read"/></StgValue>
</operation>

<operation id="678" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:228  %tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_24_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="679" st_id="52" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:236  %A_BUS_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_24_req"/></StgValue>
</operation>

<operation id="680" st_id="52" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:246  %A_BUS_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_25_req"/></StgValue>
</operation>

<operation id="681" st_id="52" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:256  %A_BUS_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_26_req"/></StgValue>
</operation>

<operation id="682" st_id="52" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:266  %A_BUS_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_27_req"/></StgValue>
</operation>

<operation id="683" st_id="52" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:276  %A_BUS_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_28_req"/></StgValue>
</operation>

<operation id="684" st_id="52" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:286  %A_BUS_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_29_req"/></StgValue>
</operation>

<operation id="685" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:295  %A_BUS_addr_31 = getelementptr i128* %A_BUS, i32 %a2_sum31

]]></Node>
<StgValue><ssdm name="A_BUS_addr_31"/></StgValue>
</operation>

<operation id="686" st_id="52" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:296  %A_BUS_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_30_req"/></StgValue>
</operation>

<operation id="687" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:304  %a2_sum32 = add i32 %tmp_50, %buff_load_30

]]></Node>
<StgValue><ssdm name="a2_sum32"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="688" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:59  store i32 %tmp_7, i32* %buff_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:69  store i32 %tmp_8, i32* %buff_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:237  %A_BUS_addr_25_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_25)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_25_read"/></StgValue>
</operation>

<operation id="691" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:238  %tmp_23 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_25_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="692" st_id="53" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:246  %A_BUS_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_25_req"/></StgValue>
</operation>

<operation id="693" st_id="53" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:256  %A_BUS_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_26_req"/></StgValue>
</operation>

<operation id="694" st_id="53" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:266  %A_BUS_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_27_req"/></StgValue>
</operation>

<operation id="695" st_id="53" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:276  %A_BUS_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_28_req"/></StgValue>
</operation>

<operation id="696" st_id="53" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:286  %A_BUS_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_29_req"/></StgValue>
</operation>

<operation id="697" st_id="53" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:296  %A_BUS_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_30_req"/></StgValue>
</operation>

<operation id="698" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:305  %A_BUS_addr_32 = getelementptr i128* %A_BUS, i32 %a2_sum32

]]></Node>
<StgValue><ssdm name="A_BUS_addr_32"/></StgValue>
</operation>

<operation id="699" st_id="53" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:306  %A_BUS_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_31_req"/></StgValue>
</operation>

<operation id="700" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:314  %a2_sum33 = add i32 %tmp_50, %buff_load_31

]]></Node>
<StgValue><ssdm name="a2_sum33"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="701" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:79  store i32 %tmp_9, i32* %buff_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:89  store i32 %tmp_s, i32* %buff_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:247  %A_BUS_addr_26_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_26)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_26_read"/></StgValue>
</operation>

<operation id="704" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:248  %tmp_24 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_26_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="705" st_id="54" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:256  %A_BUS_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_26_req"/></StgValue>
</operation>

<operation id="706" st_id="54" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:266  %A_BUS_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_27_req"/></StgValue>
</operation>

<operation id="707" st_id="54" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:276  %A_BUS_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_28_req"/></StgValue>
</operation>

<operation id="708" st_id="54" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:286  %A_BUS_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_29_req"/></StgValue>
</operation>

<operation id="709" st_id="54" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:296  %A_BUS_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_30_req"/></StgValue>
</operation>

<operation id="710" st_id="54" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:306  %A_BUS_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_31_req"/></StgValue>
</operation>

<operation id="711" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:315  %A_BUS_addr_33 = getelementptr i128* %A_BUS, i32 %a2_sum33

]]></Node>
<StgValue><ssdm name="A_BUS_addr_33"/></StgValue>
</operation>

<operation id="712" st_id="54" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:316  %A_BUS_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_32_req"/></StgValue>
</operation>

<operation id="713" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:324  %a2_sum34 = add i32 %tmp_50, %buff_load_32

]]></Node>
<StgValue><ssdm name="a2_sum34"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="714" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:99  store i32 %tmp_1, i32* %buff_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:109  store i32 %tmp_10, i32* %buff_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:257  %A_BUS_addr_27_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_27)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_27_read"/></StgValue>
</operation>

<operation id="717" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:258  %tmp_25 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_27_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="718" st_id="55" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:266  %A_BUS_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_27_req"/></StgValue>
</operation>

<operation id="719" st_id="55" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:276  %A_BUS_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_28_req"/></StgValue>
</operation>

<operation id="720" st_id="55" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:286  %A_BUS_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_29_req"/></StgValue>
</operation>

<operation id="721" st_id="55" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:296  %A_BUS_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_30_req"/></StgValue>
</operation>

<operation id="722" st_id="55" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:306  %A_BUS_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_31_req"/></StgValue>
</operation>

<operation id="723" st_id="55" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:316  %A_BUS_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_32_req"/></StgValue>
</operation>

<operation id="724" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:325  %A_BUS_addr_34 = getelementptr i128* %A_BUS, i32 %a2_sum34

]]></Node>
<StgValue><ssdm name="A_BUS_addr_34"/></StgValue>
</operation>

<operation id="725" st_id="55" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:326  %A_BUS_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_33_req"/></StgValue>
</operation>

<operation id="726" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:334  %a2_sum35 = add i32 %tmp_50, %buff_load_33

]]></Node>
<StgValue><ssdm name="a2_sum35"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="727" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:119  store i32 %tmp_11, i32* %buff_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:129  store i32 %tmp_12, i32* %buff_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:267  %A_BUS_addr_28_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_28)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_28_read"/></StgValue>
</operation>

<operation id="730" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:268  %tmp_26 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_28_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="731" st_id="56" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:276  %A_BUS_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_28_req"/></StgValue>
</operation>

<operation id="732" st_id="56" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:286  %A_BUS_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_29_req"/></StgValue>
</operation>

<operation id="733" st_id="56" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:296  %A_BUS_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_30_req"/></StgValue>
</operation>

<operation id="734" st_id="56" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:306  %A_BUS_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_31_req"/></StgValue>
</operation>

<operation id="735" st_id="56" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:316  %A_BUS_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_32_req"/></StgValue>
</operation>

<operation id="736" st_id="56" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:326  %A_BUS_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_33_req"/></StgValue>
</operation>

<operation id="737" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:335  %A_BUS_addr_35 = getelementptr i128* %A_BUS, i32 %a2_sum35

]]></Node>
<StgValue><ssdm name="A_BUS_addr_35"/></StgValue>
</operation>

<operation id="738" st_id="56" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:336  %A_BUS_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_34_req"/></StgValue>
</operation>

<operation id="739" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:344  %a2_sum36 = add i32 %tmp_50, %buff_load_34

]]></Node>
<StgValue><ssdm name="a2_sum36"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="740" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:139  store i32 %tmp_13, i32* %buff_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:149  store i32 %tmp_14, i32* %buff_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:277  %A_BUS_addr_29_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_29)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_29_read"/></StgValue>
</operation>

<operation id="743" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:278  %tmp_27 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_29_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="744" st_id="57" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:286  %A_BUS_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_29_req"/></StgValue>
</operation>

<operation id="745" st_id="57" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:296  %A_BUS_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_30_req"/></StgValue>
</operation>

<operation id="746" st_id="57" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:306  %A_BUS_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_31_req"/></StgValue>
</operation>

<operation id="747" st_id="57" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:316  %A_BUS_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_32_req"/></StgValue>
</operation>

<operation id="748" st_id="57" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:326  %A_BUS_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_33_req"/></StgValue>
</operation>

<operation id="749" st_id="57" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:336  %A_BUS_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_34_req"/></StgValue>
</operation>

<operation id="750" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:345  %A_BUS_addr_36 = getelementptr i128* %A_BUS, i32 %a2_sum36

]]></Node>
<StgValue><ssdm name="A_BUS_addr_36"/></StgValue>
</operation>

<operation id="751" st_id="57" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:346  %A_BUS_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_35_req"/></StgValue>
</operation>

<operation id="752" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:354  %a2_sum37 = add i32 %tmp_50, %buff_load_35

]]></Node>
<StgValue><ssdm name="a2_sum37"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="753" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:159  store i32 %tmp_15, i32* %buff_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:169  store i32 %tmp_16, i32* %buff_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:287  %A_BUS_addr_30_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_30)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_30_read"/></StgValue>
</operation>

<operation id="756" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:288  %tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_30_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="757" st_id="58" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:296  %A_BUS_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_30_req"/></StgValue>
</operation>

<operation id="758" st_id="58" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:306  %A_BUS_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_31_req"/></StgValue>
</operation>

<operation id="759" st_id="58" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:316  %A_BUS_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_32_req"/></StgValue>
</operation>

<operation id="760" st_id="58" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:326  %A_BUS_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_33_req"/></StgValue>
</operation>

<operation id="761" st_id="58" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:336  %A_BUS_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_34_req"/></StgValue>
</operation>

<operation id="762" st_id="58" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:346  %A_BUS_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_35_req"/></StgValue>
</operation>

<operation id="763" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:355  %A_BUS_addr_37 = getelementptr i128* %A_BUS, i32 %a2_sum37

]]></Node>
<StgValue><ssdm name="A_BUS_addr_37"/></StgValue>
</operation>

<operation id="764" st_id="58" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:356  %A_BUS_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_36_req"/></StgValue>
</operation>

<operation id="765" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:364  %a2_sum38 = add i32 %tmp_50, %buff_load_36

]]></Node>
<StgValue><ssdm name="a2_sum38"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="766" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:179  store i32 %tmp_17, i32* %buff_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="767" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:189  store i32 %tmp_18, i32* %buff_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:297  %A_BUS_addr_31_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_31)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_31_read"/></StgValue>
</operation>

<operation id="769" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:298  %tmp_29 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_31_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="770" st_id="59" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:306  %A_BUS_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_31_req"/></StgValue>
</operation>

<operation id="771" st_id="59" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:316  %A_BUS_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_32_req"/></StgValue>
</operation>

<operation id="772" st_id="59" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:326  %A_BUS_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_33_req"/></StgValue>
</operation>

<operation id="773" st_id="59" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:336  %A_BUS_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_34_req"/></StgValue>
</operation>

<operation id="774" st_id="59" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:346  %A_BUS_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_35_req"/></StgValue>
</operation>

<operation id="775" st_id="59" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:356  %A_BUS_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_36_req"/></StgValue>
</operation>

<operation id="776" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:365  %A_BUS_addr_38 = getelementptr i128* %A_BUS, i32 %a2_sum38

]]></Node>
<StgValue><ssdm name="A_BUS_addr_38"/></StgValue>
</operation>

<operation id="777" st_id="59" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:366  %A_BUS_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_37_req"/></StgValue>
</operation>

<operation id="778" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:374  %a2_sum39 = add i32 %tmp_50, %buff_load_37

]]></Node>
<StgValue><ssdm name="a2_sum39"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="779" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:199  store i32 %tmp_19, i32* %buff_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:209  store i32 %tmp_20, i32* %buff_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="781" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:307  %A_BUS_addr_32_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_32)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_32_read"/></StgValue>
</operation>

<operation id="782" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:308  %tmp_30 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_32_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="783" st_id="60" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:316  %A_BUS_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_32_req"/></StgValue>
</operation>

<operation id="784" st_id="60" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:326  %A_BUS_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_33_req"/></StgValue>
</operation>

<operation id="785" st_id="60" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:336  %A_BUS_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_34_req"/></StgValue>
</operation>

<operation id="786" st_id="60" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:346  %A_BUS_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_35_req"/></StgValue>
</operation>

<operation id="787" st_id="60" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:356  %A_BUS_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_36_req"/></StgValue>
</operation>

<operation id="788" st_id="60" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:366  %A_BUS_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_37_req"/></StgValue>
</operation>

<operation id="789" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:375  %A_BUS_addr_39 = getelementptr i128* %A_BUS, i32 %a2_sum39

]]></Node>
<StgValue><ssdm name="A_BUS_addr_39"/></StgValue>
</operation>

<operation id="790" st_id="60" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:376  %A_BUS_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_38_req"/></StgValue>
</operation>

<operation id="791" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:384  %a2_sum40 = add i32 %tmp_50, %buff_load_38

]]></Node>
<StgValue><ssdm name="a2_sum40"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="792" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:219  store i32 %tmp_21, i32* %buff_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:229  store i32 %tmp_22, i32* %buff_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:317  %A_BUS_addr_33_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_33)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_33_read"/></StgValue>
</operation>

<operation id="795" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:318  %tmp_31 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_33_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="796" st_id="61" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:326  %A_BUS_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_33_req"/></StgValue>
</operation>

<operation id="797" st_id="61" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:336  %A_BUS_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_34_req"/></StgValue>
</operation>

<operation id="798" st_id="61" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:346  %A_BUS_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_35_req"/></StgValue>
</operation>

<operation id="799" st_id="61" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:356  %A_BUS_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_36_req"/></StgValue>
</operation>

<operation id="800" st_id="61" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:366  %A_BUS_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_37_req"/></StgValue>
</operation>

<operation id="801" st_id="61" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:376  %A_BUS_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_38_req"/></StgValue>
</operation>

<operation id="802" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:385  %A_BUS_addr_40 = getelementptr i128* %A_BUS, i32 %a2_sum40

]]></Node>
<StgValue><ssdm name="A_BUS_addr_40"/></StgValue>
</operation>

<operation id="803" st_id="61" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:386  %A_BUS_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_39_req"/></StgValue>
</operation>

<operation id="804" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:394  %a2_sum41 = add i32 %tmp_50, %buff_load_39

]]></Node>
<StgValue><ssdm name="a2_sum41"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="805" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:239  store i32 %tmp_23, i32* %buff_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:249  store i32 %tmp_24, i32* %buff_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:327  %A_BUS_addr_34_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_34)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_34_read"/></StgValue>
</operation>

<operation id="808" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:328  %tmp_32 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_34_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="809" st_id="62" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:336  %A_BUS_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_34_req"/></StgValue>
</operation>

<operation id="810" st_id="62" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:346  %A_BUS_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_35_req"/></StgValue>
</operation>

<operation id="811" st_id="62" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:356  %A_BUS_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_36_req"/></StgValue>
</operation>

<operation id="812" st_id="62" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:366  %A_BUS_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_37_req"/></StgValue>
</operation>

<operation id="813" st_id="62" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:376  %A_BUS_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_38_req"/></StgValue>
</operation>

<operation id="814" st_id="62" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:386  %A_BUS_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_39_req"/></StgValue>
</operation>

<operation id="815" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:395  %A_BUS_addr_41 = getelementptr i128* %A_BUS, i32 %a2_sum41

]]></Node>
<StgValue><ssdm name="A_BUS_addr_41"/></StgValue>
</operation>

<operation id="816" st_id="62" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:396  %A_BUS_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_40_req"/></StgValue>
</operation>

<operation id="817" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:404  %a2_sum42 = add i32 %tmp_50, %buff_load_40

]]></Node>
<StgValue><ssdm name="a2_sum42"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="818" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:259  store i32 %tmp_25, i32* %buff_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="819" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:269  store i32 %tmp_26, i32* %buff_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="820" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:337  %A_BUS_addr_35_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_35)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_35_read"/></StgValue>
</operation>

<operation id="821" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:338  %tmp_33 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_35_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="822" st_id="63" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:346  %A_BUS_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_35_req"/></StgValue>
</operation>

<operation id="823" st_id="63" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:356  %A_BUS_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_36_req"/></StgValue>
</operation>

<operation id="824" st_id="63" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:366  %A_BUS_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_37_req"/></StgValue>
</operation>

<operation id="825" st_id="63" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:376  %A_BUS_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_38_req"/></StgValue>
</operation>

<operation id="826" st_id="63" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:386  %A_BUS_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_39_req"/></StgValue>
</operation>

<operation id="827" st_id="63" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:396  %A_BUS_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_40_req"/></StgValue>
</operation>

<operation id="828" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:405  %A_BUS_addr_42 = getelementptr i128* %A_BUS, i32 %a2_sum42

]]></Node>
<StgValue><ssdm name="A_BUS_addr_42"/></StgValue>
</operation>

<operation id="829" st_id="63" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:406  %A_BUS_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_41_req"/></StgValue>
</operation>

<operation id="830" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:414  %a2_sum43 = add i32 %tmp_50, %buff_load_41

]]></Node>
<StgValue><ssdm name="a2_sum43"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="831" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:279  store i32 %tmp_27, i32* %buff_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:289  store i32 %tmp_28, i32* %buff_addr_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:347  %A_BUS_addr_36_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_36)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_36_read"/></StgValue>
</operation>

<operation id="834" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:348  %tmp_34 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_36_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="835" st_id="64" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:356  %A_BUS_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_36_req"/></StgValue>
</operation>

<operation id="836" st_id="64" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:366  %A_BUS_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_37_req"/></StgValue>
</operation>

<operation id="837" st_id="64" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:376  %A_BUS_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_38_req"/></StgValue>
</operation>

<operation id="838" st_id="64" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:386  %A_BUS_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_39_req"/></StgValue>
</operation>

<operation id="839" st_id="64" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:396  %A_BUS_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_40_req"/></StgValue>
</operation>

<operation id="840" st_id="64" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:406  %A_BUS_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_41_req"/></StgValue>
</operation>

<operation id="841" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:415  %A_BUS_addr_43 = getelementptr i128* %A_BUS, i32 %a2_sum43

]]></Node>
<StgValue><ssdm name="A_BUS_addr_43"/></StgValue>
</operation>

<operation id="842" st_id="64" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:416  %A_BUS_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_42_req"/></StgValue>
</operation>

<operation id="843" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:424  %a2_sum44 = add i32 %tmp_50, %buff_load_42

]]></Node>
<StgValue><ssdm name="a2_sum44"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="844" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:299  store i32 %tmp_29, i32* %buff_addr_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:309  store i32 %tmp_30, i32* %buff_addr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:357  %A_BUS_addr_37_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_37)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_37_read"/></StgValue>
</operation>

<operation id="847" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:358  %tmp_35 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_37_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="848" st_id="65" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:366  %A_BUS_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_37_req"/></StgValue>
</operation>

<operation id="849" st_id="65" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:376  %A_BUS_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_38_req"/></StgValue>
</operation>

<operation id="850" st_id="65" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:386  %A_BUS_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_39_req"/></StgValue>
</operation>

<operation id="851" st_id="65" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:396  %A_BUS_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_40_req"/></StgValue>
</operation>

<operation id="852" st_id="65" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:406  %A_BUS_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_41_req"/></StgValue>
</operation>

<operation id="853" st_id="65" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:416  %A_BUS_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_42_req"/></StgValue>
</operation>

<operation id="854" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:425  %A_BUS_addr_44 = getelementptr i128* %A_BUS, i32 %a2_sum44

]]></Node>
<StgValue><ssdm name="A_BUS_addr_44"/></StgValue>
</operation>

<operation id="855" st_id="65" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:426  %A_BUS_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_43_req"/></StgValue>
</operation>

<operation id="856" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:434  %a2_sum45 = add i32 %tmp_50, %buff_load_43

]]></Node>
<StgValue><ssdm name="a2_sum45"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="857" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:319  store i32 %tmp_31, i32* %buff_addr_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:329  store i32 %tmp_32, i32* %buff_addr_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:367  %A_BUS_addr_38_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_38)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_38_read"/></StgValue>
</operation>

<operation id="860" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:368  %tmp_36 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_38_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="861" st_id="66" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:376  %A_BUS_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_38_req"/></StgValue>
</operation>

<operation id="862" st_id="66" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:386  %A_BUS_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_39_req"/></StgValue>
</operation>

<operation id="863" st_id="66" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:396  %A_BUS_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_40_req"/></StgValue>
</operation>

<operation id="864" st_id="66" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:406  %A_BUS_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_41_req"/></StgValue>
</operation>

<operation id="865" st_id="66" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:416  %A_BUS_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_42_req"/></StgValue>
</operation>

<operation id="866" st_id="66" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:426  %A_BUS_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_43_req"/></StgValue>
</operation>

<operation id="867" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:435  %A_BUS_addr_45 = getelementptr i128* %A_BUS, i32 %a2_sum45

]]></Node>
<StgValue><ssdm name="A_BUS_addr_45"/></StgValue>
</operation>

<operation id="868" st_id="66" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:436  %A_BUS_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_44_req"/></StgValue>
</operation>

<operation id="869" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:444  %a2_sum46 = add i32 %tmp_50, %buff_load_44

]]></Node>
<StgValue><ssdm name="a2_sum46"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="870" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:339  store i32 %tmp_33, i32* %buff_addr_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="871" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:349  store i32 %tmp_34, i32* %buff_addr_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="872" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:377  %A_BUS_addr_39_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_39)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_39_read"/></StgValue>
</operation>

<operation id="873" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:378  %tmp_37 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_39_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="874" st_id="67" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:386  %A_BUS_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_39_req"/></StgValue>
</operation>

<operation id="875" st_id="67" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:396  %A_BUS_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_40_req"/></StgValue>
</operation>

<operation id="876" st_id="67" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:406  %A_BUS_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_41_req"/></StgValue>
</operation>

<operation id="877" st_id="67" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:416  %A_BUS_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_42_req"/></StgValue>
</operation>

<operation id="878" st_id="67" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:426  %A_BUS_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_43_req"/></StgValue>
</operation>

<operation id="879" st_id="67" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:436  %A_BUS_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_44_req"/></StgValue>
</operation>

<operation id="880" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:445  %A_BUS_addr_46 = getelementptr i128* %A_BUS, i32 %a2_sum46

]]></Node>
<StgValue><ssdm name="A_BUS_addr_46"/></StgValue>
</operation>

<operation id="881" st_id="67" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:446  %A_BUS_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_45_req"/></StgValue>
</operation>

<operation id="882" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:454  %a2_sum47 = add i32 %tmp_50, %buff_load_45

]]></Node>
<StgValue><ssdm name="a2_sum47"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="883" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:359  store i32 %tmp_35, i32* %buff_addr_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:369  store i32 %tmp_36, i32* %buff_addr_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="885" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:387  %A_BUS_addr_40_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_40)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_40_read"/></StgValue>
</operation>

<operation id="886" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:388  %tmp_38 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_40_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="887" st_id="68" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:396  %A_BUS_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_40_req"/></StgValue>
</operation>

<operation id="888" st_id="68" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:406  %A_BUS_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_41_req"/></StgValue>
</operation>

<operation id="889" st_id="68" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:416  %A_BUS_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_42_req"/></StgValue>
</operation>

<operation id="890" st_id="68" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:426  %A_BUS_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_43_req"/></StgValue>
</operation>

<operation id="891" st_id="68" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:436  %A_BUS_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_44_req"/></StgValue>
</operation>

<operation id="892" st_id="68" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:446  %A_BUS_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_45_req"/></StgValue>
</operation>

<operation id="893" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:455  %A_BUS_addr_47 = getelementptr i128* %A_BUS, i32 %a2_sum47

]]></Node>
<StgValue><ssdm name="A_BUS_addr_47"/></StgValue>
</operation>

<operation id="894" st_id="68" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:456  %A_BUS_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_46_req"/></StgValue>
</operation>

<operation id="895" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:464  %a2_sum48 = add i32 %tmp_50, %buff_load_46

]]></Node>
<StgValue><ssdm name="a2_sum48"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="896" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:379  store i32 %tmp_37, i32* %buff_addr_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="897" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:389  store i32 %tmp_38, i32* %buff_addr_39, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="898" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:397  %A_BUS_addr_41_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_41)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_41_read"/></StgValue>
</operation>

<operation id="899" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:398  %tmp_39 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_41_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="900" st_id="69" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:406  %A_BUS_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_41_req"/></StgValue>
</operation>

<operation id="901" st_id="69" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:416  %A_BUS_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_42_req"/></StgValue>
</operation>

<operation id="902" st_id="69" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:426  %A_BUS_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_43_req"/></StgValue>
</operation>

<operation id="903" st_id="69" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:436  %A_BUS_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_44_req"/></StgValue>
</operation>

<operation id="904" st_id="69" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:446  %A_BUS_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_45_req"/></StgValue>
</operation>

<operation id="905" st_id="69" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:456  %A_BUS_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_46_req"/></StgValue>
</operation>

<operation id="906" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:465  %A_BUS_addr_48 = getelementptr i128* %A_BUS, i32 %a2_sum48

]]></Node>
<StgValue><ssdm name="A_BUS_addr_48"/></StgValue>
</operation>

<operation id="907" st_id="69" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:466  %A_BUS_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_47_req"/></StgValue>
</operation>

<operation id="908" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:474  %a2_sum49 = add i32 %tmp_50, %buff_load_47

]]></Node>
<StgValue><ssdm name="a2_sum49"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="909" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:399  store i32 %tmp_39, i32* %buff_addr_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="910" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:407  %A_BUS_addr_42_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_42)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_42_read"/></StgValue>
</operation>

<operation id="911" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:408  %tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_42_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="912" st_id="70" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:416  %A_BUS_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_42_req"/></StgValue>
</operation>

<operation id="913" st_id="70" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:426  %A_BUS_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_43_req"/></StgValue>
</operation>

<operation id="914" st_id="70" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:436  %A_BUS_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_44_req"/></StgValue>
</operation>

<operation id="915" st_id="70" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:446  %A_BUS_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_45_req"/></StgValue>
</operation>

<operation id="916" st_id="70" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:456  %A_BUS_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_46_req"/></StgValue>
</operation>

<operation id="917" st_id="70" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:466  %A_BUS_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_47_req"/></StgValue>
</operation>

<operation id="918" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:475  %A_BUS_addr_49 = getelementptr i128* %A_BUS, i32 %a2_sum49

]]></Node>
<StgValue><ssdm name="A_BUS_addr_49"/></StgValue>
</operation>

<operation id="919" st_id="70" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:476  %A_BUS_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_48_req"/></StgValue>
</operation>

<operation id="920" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:484  %a2_sum50 = add i32 %tmp_50, %buff_load_48

]]></Node>
<StgValue><ssdm name="a2_sum50"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="921" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:409  store i32 %tmp_40, i32* %buff_addr_41, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="922" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:417  %A_BUS_addr_43_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_43)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_43_read"/></StgValue>
</operation>

<operation id="923" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:418  %tmp_41 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_43_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="924" st_id="71" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:426  %A_BUS_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_43_req"/></StgValue>
</operation>

<operation id="925" st_id="71" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:436  %A_BUS_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_44_req"/></StgValue>
</operation>

<operation id="926" st_id="71" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:446  %A_BUS_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_45_req"/></StgValue>
</operation>

<operation id="927" st_id="71" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:456  %A_BUS_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_46_req"/></StgValue>
</operation>

<operation id="928" st_id="71" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:466  %A_BUS_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_47_req"/></StgValue>
</operation>

<operation id="929" st_id="71" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:476  %A_BUS_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_48_req"/></StgValue>
</operation>

<operation id="930" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.0:485  %A_BUS_addr_50 = getelementptr i128* %A_BUS, i32 %a2_sum50

]]></Node>
<StgValue><ssdm name="A_BUS_addr_50"/></StgValue>
</operation>

<operation id="931" st_id="71" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:486  %A_BUS_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_49_req"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="932" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:419  store i32 %tmp_41, i32* %buff_addr_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="933" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:427  %A_BUS_addr_44_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_44)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_44_read"/></StgValue>
</operation>

<operation id="934" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:428  %tmp_42 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_44_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="935" st_id="72" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:436  %A_BUS_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_44_req"/></StgValue>
</operation>

<operation id="936" st_id="72" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:446  %A_BUS_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_45_req"/></StgValue>
</operation>

<operation id="937" st_id="72" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:456  %A_BUS_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_46_req"/></StgValue>
</operation>

<operation id="938" st_id="72" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:466  %A_BUS_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_47_req"/></StgValue>
</operation>

<operation id="939" st_id="72" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:476  %A_BUS_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_48_req"/></StgValue>
</operation>

<operation id="940" st_id="72" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:486  %A_BUS_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_49_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="941" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:429  store i32 %tmp_42, i32* %buff_addr_43, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="942" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:437  %A_BUS_addr_45_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_45)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_45_read"/></StgValue>
</operation>

<operation id="943" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:438  %tmp_43 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_45_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="944" st_id="73" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:446  %A_BUS_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_45_req"/></StgValue>
</operation>

<operation id="945" st_id="73" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:456  %A_BUS_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_46_req"/></StgValue>
</operation>

<operation id="946" st_id="73" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:466  %A_BUS_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_47_req"/></StgValue>
</operation>

<operation id="947" st_id="73" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:476  %A_BUS_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_48_req"/></StgValue>
</operation>

<operation id="948" st_id="73" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:486  %A_BUS_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_49_req"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="949" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:439  store i32 %tmp_43, i32* %buff_addr_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="950" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:447  %A_BUS_addr_46_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_46)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_46_read"/></StgValue>
</operation>

<operation id="951" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:448  %tmp_44 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_46_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="952" st_id="74" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:456  %A_BUS_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_46_req"/></StgValue>
</operation>

<operation id="953" st_id="74" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:466  %A_BUS_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_47_req"/></StgValue>
</operation>

<operation id="954" st_id="74" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:476  %A_BUS_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_48_req"/></StgValue>
</operation>

<operation id="955" st_id="74" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:486  %A_BUS_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_49_req"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="956" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:449  store i32 %tmp_44, i32* %buff_addr_45, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="957" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:457  %A_BUS_addr_47_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_47)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_47_read"/></StgValue>
</operation>

<operation id="958" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:458  %tmp_45 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_47_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="959" st_id="75" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:466  %A_BUS_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_47_req"/></StgValue>
</operation>

<operation id="960" st_id="75" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:476  %A_BUS_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_48_req"/></StgValue>
</operation>

<operation id="961" st_id="75" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:486  %A_BUS_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_49_req"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="962" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:459  store i32 %tmp_45, i32* %buff_addr_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:467  %A_BUS_addr_48_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_48)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_48_read"/></StgValue>
</operation>

<operation id="964" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:468  %tmp_46 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_48_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="965" st_id="76" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:476  %A_BUS_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_48_req"/></StgValue>
</operation>

<operation id="966" st_id="76" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:486  %A_BUS_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_49_req"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="967" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:469  store i32 %tmp_46, i32* %buff_addr_47, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="968" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:477  %A_BUS_addr_49_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_49)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_49_read"/></StgValue>
</operation>

<operation id="969" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:478  %tmp_47 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_49_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="970" st_id="77" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.preheader.0:486  %A_BUS_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_49_req"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="971" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:479  store i32 %tmp_47, i32* %buff_addr_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="972" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader.0:487  %A_BUS_addr_50_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_50)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_50_read"/></StgValue>
</operation>

<operation id="973" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:488  %tmp_48 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_50_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="974" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:489  store i32 %tmp_48, i32* %buff_addr_49, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="975" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:490  %i_2_47 = add i8 %i1, 49

]]></Node>
<StgValue><ssdm name="i_2_47"/></StgValue>
</operation>

<operation id="976" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:491  %i_2_47_cast1 = zext i8 %i_2_47 to i32

]]></Node>
<StgValue><ssdm name="i_2_47_cast1"/></StgValue>
</operation>

<operation id="977" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:492  %exitcond_s = icmp eq i8 %i_2_47, -56

]]></Node>
<StgValue><ssdm name="exitcond_s"/></StgValue>
</operation>

<operation id="978" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:493  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="979" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:494  br i1 %exitcond_s, label %.loopexit.loopexit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="980" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %buff_addr_50 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_2_47_cast1

]]></Node>
<StgValue><ssdm name="buff_addr_50"/></StgValue>
</operation>

<operation id="981" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="8">
<![CDATA[
:1  %buff_load_49 = load i32* %buff_addr_50, align 4

]]></Node>
<StgValue><ssdm name="buff_load_49"/></StgValue>
</operation>

<operation id="982" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %i_2_48 = add i8 %i1, 50

]]></Node>
<StgValue><ssdm name="i_2_48"/></StgValue>
</operation>

<operation id="983" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="984" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="8">
<![CDATA[
:1  %buff_load_49 = load i32* %buff_addr_50, align 4

]]></Node>
<StgValue><ssdm name="buff_load_49"/></StgValue>
</operation>

<operation id="985" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %a2_sum51 = add i32 %tmp_50, %buff_load_49

]]></Node>
<StgValue><ssdm name="a2_sum51"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="986" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
:3  %A_BUS_addr_51 = getelementptr i128* %A_BUS, i32 %a2_sum51

]]></Node>
<StgValue><ssdm name="A_BUS_addr_51"/></StgValue>
</operation>

<operation id="987" st_id="81" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:4  %A_BUS_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_50_req"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="988" st_id="82" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:4  %A_BUS_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_50_req"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="989" st_id="83" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:4  %A_BUS_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_50_req"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="990" st_id="84" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:4  %A_BUS_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_50_req"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="991" st_id="85" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:4  %A_BUS_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_50_req"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="992" st_id="86" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:4  %A_BUS_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_50_req"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="993" st_id="87" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:4  %A_BUS_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_50_req"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="994" st_id="88" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:5  %A_BUS_addr_51_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_51)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_51_read"/></StgValue>
</operation>

<operation id="995" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_49 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_51_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="996" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:7  store i32 %tmp_49, i32* %buff_addr_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="997" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
