# This file is generated by the script SetUpCtestFiles.py
# If possible, modify the script to fix any issues with the CMakeLists.txt files
# Or you can remove this header line to prevent this file from being overwritten

file(COPY  lead_juncap200_gear.cir lead_juncap200_gear.cir.sh lead_psp_nmos_gear.cir lead_psp_nmos_gear.cir.sh lead_psp_pmos_gear.cir lead_psp_pmos_gear.cir.sh lead_vbic_4t_gear.cir lead_vbic_4t_gear.cir.sh lead_vbic_gear.cir lead_vbic_gear.cir.sh lead_mextram_gear.cir lead_mextram_gear.cir.sh lead_bsim6_gear.cir lead_bsim6_gear.cir.sh lead_bsimcmg_gear.cir lead_bsimcmg_gear.cir.sh tags DESTINATION ${CMAKE_CURRENT_BINARY_DIR})
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/lead_juncap200_gear.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/lead_psp_nmos_gear.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/lead_psp_pmos_gear.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/lead_vbic_4t_gear.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/lead_vbic_gear.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/lead_mextram_gear.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/lead_bsim6_gear.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/lead_bsimcmg_gear.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
if( (NOT Xyce_PARALLEL_MPI) AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_bsim6_gear.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lead_bsim6_gear.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} lead_bsim6_gear.cir ${OutputDataDir}/Verilog_LEAD_CURRENTS/lead_bsim6_gear.cir.prn )
  set_property(TEST ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_bsim6_gear.cir.sh PROPERTY LABELS "serial;parallel;nightly;adms;leadcurrents")
endif()
if( Xyce_PARALLEL_MPI  AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_bsim6_gear.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lead_bsim6_gear.cir.sh "mpiexec -bind-to none -np 2 $<TARGET_FILE:Xyce>" ${XYCE_VERIFY} ${XYCE_VERIFY} lead_bsim6_gear.cir ${OutputDataDir}/Verilog_LEAD_CURRENTS/lead_bsim6_gear.cir.prn )
  set_property(TEST ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_bsim6_gear.cir.sh PROPERTY LABELS "serial;parallel;nightly;adms;leadcurrents")
endif()
if( (NOT Xyce_PARALLEL_MPI) AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_bsimcmg_gear.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lead_bsimcmg_gear.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} lead_bsimcmg_gear.cir ${OutputDataDir}/Verilog_LEAD_CURRENTS/lead_bsimcmg_gear.cir.prn )
  set_property(TEST ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_bsimcmg_gear.cir.sh PROPERTY LABELS "serial;parallel;nightly;adms;leadcurrents")
endif()
if( Xyce_PARALLEL_MPI  AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_bsimcmg_gear.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lead_bsimcmg_gear.cir.sh "mpiexec -bind-to none -np 2 $<TARGET_FILE:Xyce>" ${XYCE_VERIFY} ${XYCE_VERIFY} lead_bsimcmg_gear.cir ${OutputDataDir}/Verilog_LEAD_CURRENTS/lead_bsimcmg_gear.cir.prn )
  set_property(TEST ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_bsimcmg_gear.cir.sh PROPERTY LABELS "serial;parallel;nightly;adms;leadcurrents")
endif()
if( (NOT Xyce_PARALLEL_MPI) AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_juncap200_gear.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lead_juncap200_gear.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} lead_juncap200_gear.cir ${OutputDataDir}/Verilog_LEAD_CURRENTS/lead_juncap200_gear.cir.prn )
  set_property(TEST ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_juncap200_gear.cir.sh PROPERTY LABELS "serial;parallel;nightly;adms;leadcurrents")
endif()
if( Xyce_PARALLEL_MPI  AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_juncap200_gear.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lead_juncap200_gear.cir.sh "mpiexec -bind-to none -np 2 $<TARGET_FILE:Xyce>" ${XYCE_VERIFY} ${XYCE_VERIFY} lead_juncap200_gear.cir ${OutputDataDir}/Verilog_LEAD_CURRENTS/lead_juncap200_gear.cir.prn )
  set_property(TEST ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_juncap200_gear.cir.sh PROPERTY LABELS "serial;parallel;nightly;adms;leadcurrents")
endif()
if( (NOT Xyce_PARALLEL_MPI) AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_mextram_gear.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lead_mextram_gear.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} lead_mextram_gear.cir ${OutputDataDir}/Verilog_LEAD_CURRENTS/lead_mextram_gear.cir.prn )
  set_property(TEST ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_mextram_gear.cir.sh PROPERTY LABELS "serial;parallel;nightly;adms;leadcurrents")
endif()
if( Xyce_PARALLEL_MPI  AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_mextram_gear.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lead_mextram_gear.cir.sh "mpiexec -bind-to none -np 2 $<TARGET_FILE:Xyce>" ${XYCE_VERIFY} ${XYCE_VERIFY} lead_mextram_gear.cir ${OutputDataDir}/Verilog_LEAD_CURRENTS/lead_mextram_gear.cir.prn )
  set_property(TEST ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_mextram_gear.cir.sh PROPERTY LABELS "serial;parallel;nightly;adms;leadcurrents")
endif()
if( (NOT Xyce_PARALLEL_MPI) AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_psp_nmos_gear.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lead_psp_nmos_gear.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} lead_psp_nmos_gear.cir ${OutputDataDir}/Verilog_LEAD_CURRENTS/lead_psp_nmos_gear.cir.prn )
  set_property(TEST ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_psp_nmos_gear.cir.sh PROPERTY LABELS "serial;parallel;nightly;adms;leadcurrents")
endif()
if( Xyce_PARALLEL_MPI  AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_psp_nmos_gear.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lead_psp_nmos_gear.cir.sh "mpiexec -bind-to none -np 2 $<TARGET_FILE:Xyce>" ${XYCE_VERIFY} ${XYCE_VERIFY} lead_psp_nmos_gear.cir ${OutputDataDir}/Verilog_LEAD_CURRENTS/lead_psp_nmos_gear.cir.prn )
  set_property(TEST ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_psp_nmos_gear.cir.sh PROPERTY LABELS "serial;parallel;nightly;adms;leadcurrents")
endif()
if( (NOT Xyce_PARALLEL_MPI) AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_psp_pmos_gear.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lead_psp_pmos_gear.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} lead_psp_pmos_gear.cir ${OutputDataDir}/Verilog_LEAD_CURRENTS/lead_psp_pmos_gear.cir.prn )
  set_property(TEST ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_psp_pmos_gear.cir.sh PROPERTY LABELS "serial;parallel;nightly;adms;leadcurrents")
endif()
if( Xyce_PARALLEL_MPI  AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_psp_pmos_gear.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lead_psp_pmos_gear.cir.sh "mpiexec -bind-to none -np 2 $<TARGET_FILE:Xyce>" ${XYCE_VERIFY} ${XYCE_VERIFY} lead_psp_pmos_gear.cir ${OutputDataDir}/Verilog_LEAD_CURRENTS/lead_psp_pmos_gear.cir.prn )
  set_property(TEST ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_psp_pmos_gear.cir.sh PROPERTY LABELS "serial;parallel;nightly;adms;leadcurrents")
endif()
if( (NOT Xyce_PARALLEL_MPI) AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_vbic_4t_gear.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lead_vbic_4t_gear.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} lead_vbic_4t_gear.cir ${OutputDataDir}/Verilog_LEAD_CURRENTS/lead_vbic_4t_gear.cir.prn )
  set_property(TEST ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_vbic_4t_gear.cir.sh PROPERTY LABELS "serial;parallel;nightly;adms;leadcurrents")
endif()
if( Xyce_PARALLEL_MPI  AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_vbic_4t_gear.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lead_vbic_4t_gear.cir.sh "mpiexec -bind-to none -np 2 $<TARGET_FILE:Xyce>" ${XYCE_VERIFY} ${XYCE_VERIFY} lead_vbic_4t_gear.cir ${OutputDataDir}/Verilog_LEAD_CURRENTS/lead_vbic_4t_gear.cir.prn )
  set_property(TEST ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_vbic_4t_gear.cir.sh PROPERTY LABELS "serial;parallel;nightly;adms;leadcurrents")
endif()
if( (NOT Xyce_PARALLEL_MPI) AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_vbic_gear.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lead_vbic_gear.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} lead_vbic_gear.cir ${OutputDataDir}/Verilog_LEAD_CURRENTS/lead_vbic_gear.cir.prn )
  set_property(TEST ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_vbic_gear.cir.sh PROPERTY LABELS "serial;parallel;nightly;adms;leadcurrents")
endif()
if( Xyce_PARALLEL_MPI  AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_vbic_gear.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lead_vbic_gear.cir.sh "mpiexec -bind-to none -np 2 $<TARGET_FILE:Xyce>" ${XYCE_VERIFY} ${XYCE_VERIFY} lead_vbic_gear.cir ${OutputDataDir}/Verilog_LEAD_CURRENTS/lead_vbic_gear.cir.prn )
  set_property(TEST ${TestNamePrefix}Verilog_LEAD_CURRENTS/lead_vbic_gear.cir.sh PROPERTY LABELS "serial;parallel;nightly;adms;leadcurrents")
endif()
