
*** Running vivado
    with args -log seq_mat_mul_fsm_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source seq_mat_mul_fsm_1.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source seq_mat_mul_fsm_1.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 592.238 ; gain = 217.059
Command: read_checkpoint -auto_incremental -incremental E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/utils_1/imports/synth_1/Addition_Subtraction.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/utils_1/imports/synth_1/Addition_Subtraction.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top seq_mat_mul_fsm_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 15244
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1037.496 ; gain = 436.148
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'exp_a', assumed default net type 'wire' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/Addition_Subtraction.v:44]
INFO: [Synth 8-11241] undeclared symbol 'exp_b', assumed default net type 'wire' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/Addition_Subtraction.v:45]
INFO: [Synth 8-11241] undeclared symbol 'perform', assumed default net type 'wire' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/Addition_Subtraction.v:68]
INFO: [Synth 8-6157] synthesizing module 'seq_mat_mul_fsm_1' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'Addition_Subtraction' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/Addition_Subtraction.v:12]
INFO: [Synth 8-6157] synthesizing module 'Priority_Encoder' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/Priority_Encoder.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Priority_Encoder' (0#1) [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/Priority_Encoder.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Addition_Subtraction' (0#1) [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/Addition_Subtraction.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:124]
INFO: [Synth 8-6155] done synthesizing module 'seq_mat_mul_fsm_1' (0#1) [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:23]
WARNING: [Synth 8-6014] Unused sequential element veg_h_reg_reg was removed.  [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:97]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1149.652 ; gain = 548.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1149.652 ; gain = 548.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1149.652 ; gain = 548.305
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'seq_mat_mul_fsm_1'
WARNING: [Synth 8-327] inferring latch for variable 'index_next_reg' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:248]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                         00000001 |                            00000
                 iSTATE0 |                         00000010 |                            00001
                 iSTATE1 |                         00000100 |                            00010
                 iSTATE2 |                         00001000 |                            00011
                 iSTATE3 |                         00010000 |                            00100
                 iSTATE4 |                         00100000 |                            00101
                 iSTATE5 |                         01000000 |                            00110
                 iSTATE6 |                         10000000 |                            00111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'seq_mat_mul_fsm_1'
WARNING: [Synth 8-327] inferring latch for variable 'data_final_val_reg[1]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'data_final_val_reg[0]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'max_val_next_reg' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:247]
WARNING: [Synth 8-327] inferring latch for variable 'data_final_reg[1]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'data_final_reg[0]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'data_coeff_mem_reg[1]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'data_coeff_mem_reg[0]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'data_intermid_reg[0]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'data_intermid_reg[1]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'data_intermid_reg[2]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'data_intermid_reg[3]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'data_intermid_reg[4]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'data_intermid_reg[5]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[2]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[1]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[0]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'data_weigh_mem_reg[0]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'data_weigh_mem_reg[1]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'data_weigh_mem_reg[2]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'data_weigh_mem_reg[3]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'data_weigh_mem_reg[4]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'data_weigh_mem_reg[5]' [E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sources_1/new/seq_mat_mul_fsm_1.v:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1150.359 ; gain = 549.012
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 9     
	   2 Input   24 Bit       Adders := 3     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 6     
	   4 Input    8 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 5     
+---Muxes : 
	   2 Input   65 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 12    
	   3 Input   32 Bit        Muxes := 1     
	  26 Input   25 Bit        Muxes := 3     
	   2 Input   25 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 9     
	   2 Input   23 Bit        Muxes := 4     
	   2 Input   18 Bit        Muxes := 12    
	   8 Input   18 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 11    
	   8 Input    8 Bit        Muxes := 1     
	  26 Input    5 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 14    
	   8 Input    1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP O2, operation Mode is: A*B.
DSP Report: operator O2 is absorbed into DSP O2.
DSP Report: operator O2 is absorbed into DSP O2.
DSP Report: Generating DSP O2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator O2 is absorbed into DSP O2.
DSP Report: operator O2 is absorbed into DSP O2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:15 . Memory (MB): peak = 1544.766 ; gain = 943.418
---------------------------------------------------------------------------------
 Sort Area is  O2_0 : 0 0 : 3446 4760 : Used 1 time 0
 Sort Area is  O2_0 : 0 1 : 1314 4760 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1544.766 ; gain = 943.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:17 . Memory (MB): peak = 1544.766 ; gain = 943.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 1544.766 ; gain = 943.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 1544.766 ; gain = 943.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 1544.766 ; gain = 943.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 1544.766 ; gain = 943.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:23 . Memory (MB): peak = 1544.766 ; gain = 943.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:23 . Memory (MB): peak = 1544.766 ; gain = 943.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |    12|
|2     |CARRY4  |   118|
|3     |DSP48E1 |     2|
|4     |LUT1    |    57|
|5     |LUT2    |   182|
|6     |LUT3    |   239|
|7     |LUT4    |   159|
|8     |LUT5    |   477|
|9     |LUT6    |   836|
|10    |FDRE    |   161|
|11    |FDSE    |     1|
|12    |LD      |   722|
|13    |IBUF    |    34|
|14    |OBUF    |    18|
+------+--------+------+

Report Instance Areas: 
+------+---------+-----------------------+------+
|      |Instance |Module                 |Cells |
+------+---------+-----------------------+------+
|1     |top      |                       |  3018|
|2     |  as0    |Addition_Subtraction   |   855|
|3     |    pe   |Priority_Encoder_2     |   352|
|4     |  as1    |Addition_Subtraction_0 |   723|
|5     |    pe   |Priority_Encoder       |   272|
|6     |  as2    |Addition_Subtraction_1 |   107|
|7     |  m0     |multiplier             |   165|
+------+---------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:23 . Memory (MB): peak = 1544.766 ; gain = 943.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:23 . Memory (MB): peak = 1544.766 ; gain = 943.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:23 . Memory (MB): peak = 1544.766 ; gain = 943.418
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1544.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 842 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1544.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 722 instances were transformed.
  LD => LDCE: 722 instances

The system cannot find the path specified.
Synth Design complete | Checksum: 9b2a4584
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:30 . Memory (MB): peak = 1544.766 ; gain = 950.566
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1544.766 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.runs/synth_1/seq_mat_mul_fsm_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seq_mat_mul_fsm_1_utilization_synth.rpt -pb seq_mat_mul_fsm_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 19:50:54 2024...
