{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530569804693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530569804706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 03 01:16:44 2018 " "Processing started: Tue Jul 03 01:16:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530569804706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569804706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BA1533_TX -c BA1533_TX " "Command: quartus_map --read_settings_files=on --write_settings_files=off BA1533_TX -c BA1533_TX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569804707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530569805225 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "uart_mcu.qsys " "Elaborating Qsys system entity \"uart_mcu.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569819751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.01:17:08 Progress: Loading uart_mcu/uart_mcu.qsys " "2018.07.03.01:17:08 Progress: Loading uart_mcu/uart_mcu.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569828214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.01:17:09 Progress: Reading input file " "2018.07.03.01:17:09 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569829648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.01:17:09 Progress: Adding rs232_0 \[altera_up_avalon_rs232 15.1\] " "2018.07.03.01:17:09 Progress: Adding rs232_0 \[altera_up_avalon_rs232 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569829789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.01:17:11 Progress: Parameterizing module rs232_0 " "2018.07.03.01:17:11 Progress: Parameterizing module rs232_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569831784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.01:17:11 Progress: Building connections " "2018.07.03.01:17:11 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569831791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.01:17:11 Progress: Parameterizing connections " "2018.07.03.01:17:11 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569831791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.01:17:11 Progress: Validating " "2018.07.03.01:17:11 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569831838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.03.01:17:12 Progress: Done reading input file " "2018.07.03.01:17:12 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569832826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_mcu: Generating uart_mcu \"uart_mcu\" for QUARTUS_SYNTH " "Uart_mcu: Generating uart_mcu \"uart_mcu\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569843241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: Starting Generation of RS232 UART " "Rs232_0: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569845425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: \"uart_mcu\" instantiated altera_up_avalon_rs232 \"rs232_0\" " "Rs232_0: \"uart_mcu\" instantiated altera_up_avalon_rs232 \"rs232_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569845749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_mcu: Done \"uart_mcu\" with 2 modules, 6 files " "Uart_mcu: Done \"uart_mcu\" with 2 modules, 6 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569845776 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "uart_mcu.qsys " "Finished elaborating Qsys system entity \"uart_mcu.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569846624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_control " "Found entity 1: uart_control" {  } { { "rtl/uart_control.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/uart_control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569846653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569846653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "rtl/tx.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/tx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569846658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569846658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ba1533_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ba1533_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 BA1533_TX " "Found entity 1: BA1533_TX" {  } { { "rtl/BA1533_TX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569846662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569846662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pll/tx_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pll/tx_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_pll " "Found entity 1: tx_pll" {  } { { "rtl/pll/tx_pll.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/pll/tx_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569846668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569846668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_mcu/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_mcu/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "db/ip/uart_mcu/submodules/altera_up_rs232_counters.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569846671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569846671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569846673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569846673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_mcu/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_mcu/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "db/ip/uart_mcu/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569846675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569846675 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 1 0 "Analysis & Synthesis" 0 -1 1530569846677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569846678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569846678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mcu_rs232_0 " "Found entity 1: uart_mcu_rs232_0" {  } { { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569846680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569846680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_mcu/uart_mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_mcu/uart_mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mcu " "Found entity 1: uart_mcu" {  } { { "db/ip/uart_mcu/uart_mcu.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/uart_mcu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569846682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569846682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BA1533_TX " "Elaborating entity \"BA1533_TX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530569846730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_pll tx_pll:tx_pll_c " "Elaborating entity \"tx_pll\" for hierarchy \"tx_pll:tx_pll_c\"" {  } { { "rtl/BA1533_TX.v" "tx_pll_c" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569846767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll tx_pll:tx_pll_c\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"tx_pll:tx_pll_c\|altpll:altpll_component\"" {  } { { "rtl/pll/tx_pll.v" "altpll_component" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/pll/tx_pll.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569846837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_pll:tx_pll_c\|altpll:altpll_component " "Elaborated megafunction instantiation \"tx_pll:tx_pll_c\|altpll:altpll_component\"" {  } { { "rtl/pll/tx_pll.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/pll/tx_pll.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569846866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_pll:tx_pll_c\|altpll:altpll_component " "Instantiated megafunction \"tx_pll:tx_pll_c\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 9 " "Parameter \"clk1_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=tx_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=tx_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569846867 ""}  } { { "rtl/pll/tx_pll.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/pll/tx_pll.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530569846867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/tx_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/tx_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_pll_altpll " "Found entity 1: tx_pll_altpll" {  } { { "db/tx_pll_altpll.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/tx_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569846919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569846919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_pll_altpll tx_pll:tx_pll_c\|altpll:altpll_component\|tx_pll_altpll:auto_generated " "Elaborating entity \"tx_pll_altpll\" for hierarchy \"tx_pll:tx_pll_c\|altpll:altpll_component\|tx_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569846920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx tx:tx_c " "Elaborating entity \"tx\" for hierarchy \"tx:tx_c\"" {  } { { "rtl/BA1533_TX.v" "tx_c" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569846947 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "index tx.v(22) " "Verilog HDL or VHDL warning at tx.v(22): object \"index\" assigned a value but never read" {  } { { "rtl/tx.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/tx.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530569846948 "|BA1533_TX|tx:tx_c"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_data tx.v(24) " "Verilog HDL or VHDL warning at tx.v(24): object \"reg_data\" assigned a value but never read" {  } { { "rtl/tx.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/tx.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530569846948 "|BA1533_TX|tx:tx_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_control uart_control:uart_control_c " "Elaborating entity \"uart_control\" for hierarchy \"uart_control:uart_control_c\"" {  } { { "rtl/BA1533_TX.v" "uart_control_c" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569846978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mcu uart_mcu:uart_mcu_c " "Elaborating entity \"uart_mcu\" for hierarchy \"uart_mcu:uart_mcu_c\"" {  } { { "rtl/BA1533_TX.v" "uart_mcu_c" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569847020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mcu_rs232_0 uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0 " "Elaborating entity \"uart_mcu_rs232_0\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\"" {  } { { "db/ip/uart_mcu/uart_mcu.v" "rs232_0" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/uart_mcu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569847040 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity uart_mcu_rs232_0.v(103) " "Verilog HDL or VHDL warning at uart_mcu_rs232_0.v(103): object \"write_data_parity\" assigned a value but never read" {  } { { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1530569847041 "|BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "RS232_In_Deserializer" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569847065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569847086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/uart_mcu/submodules/altera_up_rs232_counters.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1530569847086 "|BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569847107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569847362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569847392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569847392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569847392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569847392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569847392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569847392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569847392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569847392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569847392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569847392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530569847392 ""}  } { { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530569847392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0e31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0e31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0e31 " "Found entity 1: scfifo_0e31" {  } { { "db/scfifo_0e31.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/scfifo_0e31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569847441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569847441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0e31 uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated " "Elaborating entity \"scfifo_0e31\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569847441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_j531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_j531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_j531 " "Found entity 1: a_dpfifo_j531" {  } { { "db/a_dpfifo_j531.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569847469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569847469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_j531 uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo " "Elaborating entity \"a_dpfifo_j531\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\"" {  } { { "db/scfifo_0e31.tdf" "dpfifo" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/scfifo_0e31.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569847470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_35b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_35b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_35b1 " "Found entity 1: altsyncram_35b1" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/altsyncram_35b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569847539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569847539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_35b1 uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram " "Elaborating entity \"altsyncram_35b1\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\"" {  } { { "db/a_dpfifo_j531.tdf" "FIFOram" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569847540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a78 " "Found entity 1: cmpr_a78" {  } { { "db/cmpr_a78.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cmpr_a78.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569847611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569847611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cmpr_a78:almost_full_comparer " "Elaborating entity \"cmpr_a78\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cmpr_a78:almost_full_comparer\"" {  } { { "db/a_dpfifo_j531.tdf" "almost_full_comparer" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569847612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cmpr_a78:three_comparison " "Elaborating entity \"cmpr_a78\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cmpr_a78:three_comparison\"" {  } { { "db/a_dpfifo_j531.tdf" "three_comparison" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569847634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lka " "Found entity 1: cntr_lka" {  } { { "db/cntr_lka.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_lka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569847698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569847698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lka uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_lka:rd_ptr_msb " "Elaborating entity \"cntr_lka\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_lka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_j531.tdf" "rd_ptr_msb" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569847699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2l6 " "Found entity 1: cntr_2l6" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_2l6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569847774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569847774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2l6 uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter " "Elaborating entity \"cntr_2l6\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter\"" {  } { { "db/a_dpfifo_j531.tdf" "usedw_counter" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569847774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mka " "Found entity 1: cntr_mka" {  } { { "db/cntr_mka.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_mka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569847840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569847840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mka uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr " "Elaborating entity \"cntr_mka\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\"" {  } { { "db/a_dpfifo_j531.tdf" "wr_ptr" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569847840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "RS232_Out_Serializer" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569847864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a914.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a914.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a914 " "Found entity 1: altsyncram_a914" {  } { { "db/altsyncram_a914.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/altsyncram_a914.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569849857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569849857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7c " "Found entity 1: mux_i7c" {  } { { "db/mux_i7c.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/mux_i7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569850082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569850082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569850200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569850200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_arh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_arh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_arh " "Found entity 1: cntr_arh" {  } { { "db/cntr_arh.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_arh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569850369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569850369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_irb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_irb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_irb " "Found entity 1: cmpr_irb" {  } { { "db/cmpr_irb.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cmpr_irb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569850451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569850451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8hi " "Found entity 1: cntr_8hi" {  } { { "db/cntr_8hi.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_8hi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569850550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569850550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4rh " "Found entity 1: cntr_4rh" {  } { { "db/cntr_4rh.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_4rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569850694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569850694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cmpr_grb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569850782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569850782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569850876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569850876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569850947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569850947 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569851349 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1530569851424 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.07.03.01:17:40 Progress: Loading sld1e9b8050/alt_sld_fab_wrapper_hw.tcl " "2018.07.03.01:17:40 Progress: Loading sld1e9b8050/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569860102 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569865839 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569866136 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569871768 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569871845 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569871935 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569872046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569872063 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569872079 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1530569872983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1e9b8050/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1e9b8050/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1e9b8050/alt_sld_fab.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569873183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569873183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569873231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569873231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569873233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569873233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569873257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569873257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569873320 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569873320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569873320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530569873349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569873349 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[0\] " "Synthesized away node \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/altsyncram_35b1.tdf" 38 2 0 } } { "db/a_dpfifo_j531.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf" 46 2 0 } } { "db/scfifo_0e31.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/scfifo_0e31.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 156 0 0 } } { "db/ip/uart_mcu/uart_mcu.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/uart_mcu.v" 34 0 0 } } { "rtl/BA1533_TX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530569875055 "|BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[1\] " "Synthesized away node \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/altsyncram_35b1.tdf" 68 2 0 } } { "db/a_dpfifo_j531.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf" 46 2 0 } } { "db/scfifo_0e31.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/scfifo_0e31.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 156 0 0 } } { "db/ip/uart_mcu/uart_mcu.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/uart_mcu.v" 34 0 0 } } { "rtl/BA1533_TX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530569875055 "|BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[2\] " "Synthesized away node \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/altsyncram_35b1.tdf" 98 2 0 } } { "db/a_dpfifo_j531.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf" 46 2 0 } } { "db/scfifo_0e31.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/scfifo_0e31.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 156 0 0 } } { "db/ip/uart_mcu/uart_mcu.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/uart_mcu.v" 34 0 0 } } { "rtl/BA1533_TX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530569875055 "|BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[3\] " "Synthesized away node \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/altsyncram_35b1.tdf" 128 2 0 } } { "db/a_dpfifo_j531.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf" 46 2 0 } } { "db/scfifo_0e31.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/scfifo_0e31.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 156 0 0 } } { "db/ip/uart_mcu/uart_mcu.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/uart_mcu.v" 34 0 0 } } { "rtl/BA1533_TX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530569875055 "|BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[4\] " "Synthesized away node \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/altsyncram_35b1.tdf" 158 2 0 } } { "db/a_dpfifo_j531.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf" 46 2 0 } } { "db/scfifo_0e31.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/scfifo_0e31.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 156 0 0 } } { "db/ip/uart_mcu/uart_mcu.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/uart_mcu.v" 34 0 0 } } { "rtl/BA1533_TX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530569875055 "|BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[5\] " "Synthesized away node \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/altsyncram_35b1.tdf" 188 2 0 } } { "db/a_dpfifo_j531.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf" 46 2 0 } } { "db/scfifo_0e31.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/scfifo_0e31.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 156 0 0 } } { "db/ip/uart_mcu/uart_mcu.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/uart_mcu.v" 34 0 0 } } { "rtl/BA1533_TX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530569875055 "|BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[6\] " "Synthesized away node \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/altsyncram_35b1.tdf" 218 2 0 } } { "db/a_dpfifo_j531.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf" 46 2 0 } } { "db/scfifo_0e31.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/scfifo_0e31.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 156 0 0 } } { "db/ip/uart_mcu/uart_mcu.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/uart_mcu.v" 34 0 0 } } { "rtl/BA1533_TX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530569875055 "|BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[7\] " "Synthesized away node \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/altsyncram_35b1.tdf" 248 2 0 } } { "db/a_dpfifo_j531.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf" 46 2 0 } } { "db/scfifo_0e31.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/scfifo_0e31.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 156 0 0 } } { "db/ip/uart_mcu/uart_mcu.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/uart_mcu.v" 34 0 0 } } { "rtl/BA1533_TX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530569875055 "|BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1530569875055 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 1 0 "Analysis & Synthesis" 0 -1 1530569875055 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led1 VCC " "Pin \"led1\" is stuck at VCC" {  } { { "rtl/BA1533_TX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530569875473 "|BA1533_TX|led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2 GND " "Pin \"led2\" is stuck at GND" {  } { { "rtl/BA1533_TX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530569875473 "|BA1533_TX|led2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1530569875473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569875576 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "77 " "77 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530569876184 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/output_files/BA1533_TX.map.smsg " "Generated suppressed messages file C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/output_files/BA1533_TX.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569876401 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 107 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 107 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1530569877258 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530569877314 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530569877314 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "rtl/BA1533_TX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530569877765 "|BA1533_TX|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1530569877765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1204 " "Implemented 1204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530569877767 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530569877767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1145 " "Implemented 1145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1530569877767 ""} { "Info" "ICUT_CUT_TM_RAMS" "45 " "Implemented 45 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1530569877767 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1530569877767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530569877767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5044 " "Peak virtual memory: 5044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530569877882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 03 01:17:57 2018 " "Processing ended: Tue Jul 03 01:17:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530569877882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530569877882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530569877882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530569877882 ""}
