#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Feb 17 17:38:34 2015
# Process ID: 2712
# Log file: H:/BI-SAP/BI-SAP15/cv01counter/planAhead_run_2/planAhead.log
# Journal file: H:/BI-SAP/BI-SAP15/cv01counter/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source H:/BI-SAP/BI-SAP15/cv01counter/pa.fromHdl.tcl
# create_project -name cv01counter -dir "H:/BI-SAP/BI-SAP15/cv01counter/planAhead_run_2" -part xc3s100ecp132-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "scit4.ucf" [current_fileset -constrset]
Adding file 'H:/BI-SAP/BI-SAP15/cv01counter/scit4.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {gates.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {scit4.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top scit4 $srcset
# add_files [list {scit4.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s100ecp132-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "H:/BI-SAP/BI-SAP15/cv01counter/scit4.vhf" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [H:/BI-SAP/BI-SAP15/cv01counter/scit4.ucf]
Finished Parsing UCF File [H:/BI-SAP/BI-SAP15/cv01counter/scit4.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: a86839f3
update_compile_order -fileset sim_1
startgroup
set_property package_pin P11 [get_ports A0]
endgroup
startgroup
set_property package_pin L3 [get_ports B0]
endgroup
startgroup
set_property package_pin K3 [get_ports A1]
endgroup
startgroup
set_property package_pin B4 [get_ports B1]
endgroup
startgroup
set_property package_pin G3 [get_ports A2]
endgroup
startgroup
set_property package_pin F3 [get_ports B2]
endgroup
startgroup
set_property package_pin E2 [get_ports A3]
endgroup
startgroup
set_property package_pin N3 [get_ports B3]
endgroup
startgroup
set_property package_pin G12 [get_ports CIN]
endgroup
startgroup
set_property package_pin N5 [get_ports COUT]
endgroup
startgroup
set_property package_pin M5 [get_ports S0]
endgroup
startgroup
set_property package_pin M11 [get_ports S1]
endgroup
startgroup
set_property package_pin P7 [get_ports S2]
endgroup
save_constraints
exit
