//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sat Aug 30 08:04:49 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_4;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(w_bus_write),
    .I1(ff_write_10),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h3AFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT2 n73_s1 (
    .F(n73_4),
    .I0(ff_busy),
    .I1(ff_bus_ready) 
);
defparam n73_s1.INIT=4'h4;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT4 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[4]),
    .I2(ff_slot_address[3]),
    .I3(n89_8) 
);
defparam n89_s2.INIT=16'h1000;
  LUT3 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[5]),
    .I1(ff_slot_address[6]),
    .I2(ff_slot_address[7]) 
);
defparam n89_s3.INIT=8'h10;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT4 n92_s4 (
    .F(n92_10),
    .I0(n73_4),
    .I1(w_bus_ioreq),
    .I2(n73_7),
    .I3(w_bus_valid) 
);
defparam n92_s4.INIT=16'h04F0;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_enable,
  n1177_7,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n127_3,
  ff_v_active_8,
  w_sprite_collision,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  w_screen_pos_y,
  ff_half_count,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1635_4,
  n1645_4,
  n1669_4,
  n959_37,
  n965_45,
  n1050_20,
  ff_busy,
  w_pulse2,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_blink_period,
  ff_status_register_pointer_0,
  ff_status_register_pointer_3,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_enable;
input n1177_7;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n127_3;
input ff_v_active_8;
input w_sprite_collision;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [7:0] w_screen_pos_y;
input [12:0] ff_half_count;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1635_4;
output n1645_4;
output n1669_4;
output n959_37;
output n965_45;
output n1050_20;
output ff_busy;
output w_pulse2;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_blink_period;
output ff_status_register_pointer_0;
output ff_status_register_pointer_3;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n966_28;
wire n966_29;
wire n1504_4;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3_0;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n219_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n1625_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n1653_3;
wire n1661_3;
wire n1675_3;
wire n1683_3;
wire n1698_3;
wire n1706_3;
wire n1726_3;
wire n879_3;
wire n881_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1008_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1510_4;
wire n1530_3;
wire n959_36;
wire n960_35;
wire n961_38;
wire n962_38;
wire n963_39;
wire n964_32;
wire n964_34;
wire n965_41;
wire n966_37;
wire n966_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_valid_6;
wire ff_vram_write_6;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1050_8;
wire n1053_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n966_41;
wire n1050_10;
wire n1053_10;
wire n1012_6;
wire n96_4;
wire n200_4;
wire n203_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n380_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n387_4;
wire n388_4;
wire n1625_4;
wire n391_4;
wire n391_5;
wire n392_4;
wire n393_4;
wire n1628_4;
wire n1642_4;
wire n1710_4;
wire n1734_4;
wire n879_4;
wire n919_4;
wire n920_4;
wire n1004_4;
wire n1004_5;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1008_4;
wire n1009_4;
wire n1010_4;
wire n1011_4;
wire n959_38;
wire n960_36;
wire n961_39;
wire n962_39;
wire n963_40;
wire n964_35;
wire n964_36;
wire n965_42;
wire n965_43;
wire n966_42;
wire ff_vram_valid_7;
wire ff_vram_valid_8;
wire ff_vram_address_16_7;
wire ff_vram_address_13_7;
wire n1050_12;
wire n1050_13;
wire n1053_11;
wire n1053_12;
wire n959_39;
wire n959_40;
wire n960_37;
wire n960_38;
wire n961_40;
wire n962_40;
wire n963_41;
wire n964_37;
wire n965_44;
wire n1050_14;
wire n1050_15;
wire n1050_16;
wire n1053_13;
wire n1053_14;
wire n1053_15;
wire n1053_16;
wire n1050_17;
wire n1050_18;
wire n1784_5;
wire n202_6;
wire n201_6;
wire n1669_6;
wire n1739_5;
wire n1710_6;
wire n1642_6;
wire n1635_6;
wire n1745_5;
wire n1718_5;
wire n1659_5;
wire n1645_6;
wire n1734_6;
wire n1686_5;
wire n1628_6;
wire n47_8;
wire n254_10;
wire n255_11;
wire n923_14;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n966_31;
wire n966_33;
wire n966_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [2:1] ff_status_register_pointer_1;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n966_s30 (
    .F(n966_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer_0) 
);
defparam n966_s30.INIT=8'hCA;
  LUT3 n966_s31 (
    .F(n966_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer_0) 
);
defparam n966_s31.INIT=8'hCA;
  LUT4 n1504_s1 (
    .F(n1504_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port1) 
);
defparam n1504_s1.INIT=16'h4000;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_4),
    .I1(ff_bus_wdata[7]),
    .I2(n1504_4) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1504_4) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1504_4) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1504_4) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1504_4) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3_0),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1504_4) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1504_4) 
);
defparam n128_s0.INIT=8'hAC;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(w_register_data[5]),
    .I1(n200_4),
    .I2(ff_register_pointer[5]),
    .I3(n96_4) 
);
defparam n200_s0.INIT=16'h3CAA;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[4]),
    .I3(n96_4) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT4 n202_s0 (
    .F(n202_3),
    .I0(w_register_data[3]),
    .I1(n202_6),
    .I2(ff_register_pointer[3]),
    .I3(n96_4) 
);
defparam n202_s0.INIT=16'h3CAA;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_4) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_4) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_4) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n219_s0 (
    .F(n219_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port0) 
);
defparam n219_s0.INIT=16'h4000;
  LUT4 n377_s0 (
    .F(n377_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n377_4),
    .I3(w_pulse2) 
);
defparam n377_s0.INIT=16'h3CAA;
  LUT4 n378_s0 (
    .F(n378_3),
    .I0(ff_bus_wdata[4]),
    .I1(n378_4),
    .I2(w_cpu_vram_address[12]),
    .I3(w_pulse2) 
);
defparam n378_s0.INIT=16'h3CAA;
  LUT4 n379_s0 (
    .F(n379_3),
    .I0(ff_bus_wdata[3]),
    .I1(n379_4),
    .I2(w_cpu_vram_address[11]),
    .I3(w_pulse2) 
);
defparam n379_s0.INIT=16'h3CAA;
  LUT4 n380_s0 (
    .F(n380_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n380_4),
    .I3(w_pulse2) 
);
defparam n380_s0.INIT=16'h3CAA;
  LUT4 n381_s0 (
    .F(n381_3),
    .I0(ff_bus_wdata[1]),
    .I1(n381_4),
    .I2(w_cpu_vram_address[9]),
    .I3(w_pulse2) 
);
defparam n381_s0.INIT=16'h3CAA;
  LUT4 n382_s0 (
    .F(n382_3),
    .I0(ff_bus_wdata[0]),
    .I1(n382_4),
    .I2(w_cpu_vram_address[8]),
    .I3(w_pulse2) 
);
defparam n382_s0.INIT=16'h3CAA;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT4 n384_s0 (
    .F(n384_3),
    .I0(w_register_data[6]),
    .I1(n384_4),
    .I2(w_cpu_vram_address[6]),
    .I3(w_pulse2) 
);
defparam n384_s0.INIT=16'h3CAA;
  LUT4 n385_s0 (
    .F(n385_3),
    .I0(w_register_data[5]),
    .I1(n385_4),
    .I2(w_cpu_vram_address[5]),
    .I3(w_pulse2) 
);
defparam n385_s0.INIT=16'h3CAA;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT4 n387_s0 (
    .F(n387_3),
    .I0(w_register_data[3]),
    .I1(n387_4),
    .I2(w_cpu_vram_address[3]),
    .I3(w_pulse2) 
);
defparam n387_s0.INIT=16'h3CAA;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[2]),
    .I1(n388_4),
    .I2(w_cpu_vram_address[2]),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n390_s0.INIT=8'h5C;
  LUT4 n1625_s0 (
    .F(n1625_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1625_s0.INIT=16'h0100;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(n391_4),
    .I1(w_cpu_vram_address[16]),
    .I2(n391_5),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'h3CAA;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(w_register_data[1]),
    .I1(ff_vram_type),
    .I2(n392_4),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'hF088;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(w_register_data[0]),
    .I1(ff_vram_type),
    .I2(n393_4),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'h0F88;
  LUT4 n1653_s0 (
    .F(n1653_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1653_s0.INIT=16'h1000;
  LUT4 n1661_s0 (
    .F(n1661_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1661_s0.INIT=16'h4000;
  LUT4 n1675_s0 (
    .F(n1675_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1675_s0.INIT=16'h8000;
  LUT4 n1683_s0 (
    .F(n1683_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1642_4) 
);
defparam n1683_s0.INIT=16'h0100;
  LUT4 n1698_s0 (
    .F(n1698_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1642_4) 
);
defparam n1698_s0.INIT=16'h4000;
  LUT4 n1706_s0 (
    .F(n1706_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1642_4) 
);
defparam n1706_s0.INIT=16'h8000;
  LUT4 n1726_s0 (
    .F(n1726_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1710_4) 
);
defparam n1726_s0.INIT=16'h8000;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(w_register_write),
    .I1(n881_3),
    .I2(w_palette_valid),
    .I3(n879_4) 
);
defparam n879_s0.INIT=16'hFF10;
  LUT4 n881_s0 (
    .F(n881_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port2) 
);
defparam n881_s0.INIT=16'h4000;
  LUT4 n919_s0 (
    .F(n919_3),
    .I0(w_register_data[3]),
    .I1(n919_4),
    .I2(w_palette_num[3]),
    .I3(w_register_write) 
);
defparam n919_s0.INIT=16'hAA3C;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(w_register_data[2]),
    .I1(n920_4),
    .I2(w_palette_num[2]),
    .I3(w_register_write) 
);
defparam n920_s0.INIT=16'hAA3C;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n921_s0.INIT=16'hAA3C;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n922_s0.INIT=8'hC5;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(n1004_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=16'hF044;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(n1005_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1005_s0.INIT=16'hF044;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(n1006_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1006_s0.INIT=16'hF044;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(n1007_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1007_s0.INIT=16'hF044;
  LUT4 n1008_s0 (
    .F(n1008_3),
    .I0(n1008_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1008_s0.INIT=16'hF044;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1009_s0.INIT=16'hF044;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(n1010_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1010_s0.INIT=16'hF044;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1011_s0.INIT=16'hF044;
  LUT3 n1510_s1 (
    .F(n1510_4),
    .I0(n96_4),
    .I1(ff_2nd_access),
    .I2(n1504_4) 
);
defparam n1510_s1.INIT=8'h3A;
  LUT3 n1530_s0 (
    .F(n1530_3),
    .I0(n96_4),
    .I1(n1628_4),
    .I2(n1710_4) 
);
defparam n1530_s0.INIT=8'h40;
  LUT4 n959_s22 (
    .F(n959_36),
    .I0(w_status_border_position[7]),
    .I1(n959_37),
    .I2(n959_38),
    .I3(ff_status_register_pointer_3) 
);
defparam n959_s22.INIT=16'hBBF0;
  LUT4 n960_s21 (
    .F(n960_35),
    .I0(w_status_border_position[6]),
    .I1(n959_37),
    .I2(n960_36),
    .I3(ff_status_register_pointer_3) 
);
defparam n960_s21.INIT=16'hBBF0;
  LUT4 n961_s22 (
    .F(n961_38),
    .I0(w_status_border_position[5]),
    .I1(n959_37),
    .I2(n961_39),
    .I3(ff_status_register_pointer_3) 
);
defparam n961_s22.INIT=16'hBB0F;
  LUT4 n962_s22 (
    .F(n962_38),
    .I0(w_status_border_position[4]),
    .I1(n959_37),
    .I2(n962_39),
    .I3(ff_status_register_pointer_3) 
);
defparam n962_s22.INIT=16'hBBF0;
  LUT4 n963_s23 (
    .F(n963_39),
    .I0(w_status_border_position[3]),
    .I1(n959_37),
    .I2(n963_40),
    .I3(ff_status_register_pointer_3) 
);
defparam n963_s23.INIT=16'hBBF0;
  LUT4 n964_s20 (
    .F(n964_32),
    .I0(ff_status_register_pointer_1[1]),
    .I1(ff_status_register_pointer_1[2]),
    .I2(ff_status_register_pointer_3),
    .I3(ff_status_register_pointer_0) 
);
defparam n964_s20.INIT=16'hC1CE;
  LUT3 n964_s21 (
    .F(n964_34),
    .I0(n964_35),
    .I1(n964_36),
    .I2(ff_status_register_pointer_3) 
);
defparam n964_s21.INIT=8'h35;
  LUT4 n965_s23 (
    .F(n965_41),
    .I0(w_status_border_position[1]),
    .I1(n959_37),
    .I2(n965_42),
    .I3(n965_43) 
);
defparam n965_s23.INIT=16'hB0BB;
  LUT3 n966_s33 (
    .F(n966_37),
    .I0(w_status_command_enable),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer_0) 
);
defparam n966_s33.INIT=8'hCA;
  LUT4 n966_s25 (
    .F(n966_39),
    .I0(ff_status_register_pointer_1[1]),
    .I1(n966_42),
    .I2(n966_35),
    .I3(ff_status_register_pointer_3) 
);
defparam n966_s25.INIT=16'hBBF0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n881_3) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1504_4),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_4),
    .I1(ff_2nd_access),
    .I2(n1504_4) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT4 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(n1628_4),
    .I1(n1710_4),
    .I2(ff_not_increment),
    .I3(n96_4) 
);
defparam ff_register_pointer_5_s3.INIT=16'h0F88;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_valid_7),
    .I1(ff_vram_valid_8),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s3.INIT=16'h000E;
  LUT3 ff_vram_write_s3 (
    .F(ff_vram_write_6),
    .I0(w_pulse2),
    .I1(w_cpu_vram_rdata_en),
    .I2(ff_vram_valid_7) 
);
defparam ff_vram_write_s3.INIT=8'h10;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(n1642_4),
    .I1(n1669_4),
    .I2(ff_vram_address_16_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'hF088;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n881_3),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT4 n1050_s3 (
    .F(n1050_8),
    .I0(n1050_20),
    .I1(n1050_12),
    .I2(n1050_13),
    .I3(n1050_10) 
);
defparam n1050_s3.INIT=16'h40FF;
  LUT4 n1053_s3 (
    .F(n1053_8),
    .I0(n1053_10),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[3]),
    .I3(n1053_11) 
);
defparam n1053_s3.INIT=16'hD755;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_3) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_3) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_3) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_3) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_3) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_3) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_3) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_3) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n966_s32 (
    .F(n966_41),
    .I0(ff_status_register_pointer_0),
    .I1(ff_line_interrupt) 
);
defparam n966_s32.INIT=4'h8;
  LUT3 n1050_s4 (
    .F(n1050_10),
    .I0(n1050_20),
    .I1(ff_frame_interrupt_enable),
    .I2(n1177_7) 
);
defparam n1050_s4.INIT=8'hE0;
  LUT3 n1053_s4 (
    .F(n1053_10),
    .I0(ff_line_interrupt_enable),
    .I1(n1053_12),
    .I2(n1050_20) 
);
defparam n1053_s4.INIT=8'h3A;
  LUT3 n1012_s1 (
    .F(n1012_6),
    .I0(ff_port0),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1012_s1.INIT=8'hF4;
  LUT4 n96_s1 (
    .F(n96_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port3) 
);
defparam n96_s1.INIT=16'h4000;
  LUT4 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(ff_register_pointer[3]),
    .I2(ff_register_pointer[2]),
    .I3(n203_4) 
);
defparam n200_s1.INIT=16'h8000;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n377_s1 (
    .F(n377_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_cpu_vram_address[12]),
    .I3(n380_4) 
);
defparam n377_s1.INIT=16'h8000;
  LUT3 n378_s1 (
    .F(n378_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n380_4) 
);
defparam n378_s1.INIT=8'h80;
  LUT2 n379_s1 (
    .F(n379_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n380_4) 
);
defparam n379_s1.INIT=4'h8;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[9]),
    .I3(n383_4) 
);
defparam n380_s1.INIT=16'h8000;
  LUT3 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n383_4) 
);
defparam n381_s1.INIT=8'h80;
  LUT2 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n383_4) 
);
defparam n382_s1.INIT=4'h8;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[6]),
    .I3(n386_4) 
);
defparam n383_s1.INIT=16'h8000;
  LUT3 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n386_4) 
);
defparam n384_s1.INIT=8'h80;
  LUT2 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n386_4) 
);
defparam n385_s1.INIT=4'h8;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT3 n387_s1 (
    .F(n387_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_cpu_vram_address[2]) 
);
defparam n387_s1.INIT=8'h80;
  LUT2 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n388_s1.INIT=4'h8;
  LUT4 n1625_s1 (
    .F(n1625_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1625_s1.INIT=16'h0100;
  LUT2 n391_s1 (
    .F(n391_4),
    .I0(w_register_data[2]),
    .I1(ff_vram_type) 
);
defparam n391_s1.INIT=4'h8;
  LUT4 n391_s2 (
    .F(n391_5),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_cpu_vram_address[15]),
    .I3(n377_4) 
);
defparam n391_s2.INIT=16'h8000;
  LUT4 n392_s1 (
    .F(n392_4),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n377_4),
    .I3(w_cpu_vram_address[15]) 
);
defparam n392_s1.INIT=16'h7F80;
  LUT3 n393_s1 (
    .F(n393_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n377_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n393_s1.INIT=8'h87;
  LUT3 n1628_s1 (
    .F(n1628_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1628_s1.INIT=8'h10;
  LUT3 n1635_s1 (
    .F(n1635_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1635_s1.INIT=8'h10;
  LUT4 n1642_s1 (
    .F(n1642_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1642_s1.INIT=16'h1000;
  LUT3 n1645_s1 (
    .F(n1645_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1645_s1.INIT=8'h40;
  LUT3 n1669_s1 (
    .F(n1669_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1669_s1.INIT=8'h40;
  LUT4 n1710_s1 (
    .F(n1710_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1710_s1.INIT=16'h1000;
  LUT4 n1734_s1 (
    .F(n1734_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1734_s1.INIT=16'h4000;
  LUT4 n879_s1 (
    .F(n879_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1710_4) 
);
defparam n879_s1.INIT=16'h0100;
  LUT3 n919_s1 (
    .F(n919_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]) 
);
defparam n919_s1.INIT=8'h80;
  LUT2 n920_s1 (
    .F(n920_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n920_s1.INIT=4'h8;
  LUT3 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1004_s1.INIT=8'h10;
  LUT3 n1004_s2 (
    .F(n1004_5),
    .I0(ff_busy),
    .I1(ff_bus_write),
    .I2(ff_bus_valid) 
);
defparam n1004_s2.INIT=8'h10;
  LUT3 n1005_s1 (
    .F(n1005_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1005_s1.INIT=8'h10;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1006_s1.INIT=8'h10;
  LUT3 n1007_s1 (
    .F(n1007_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1007_s1.INIT=8'h10;
  LUT3 n1008_s1 (
    .F(n1008_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1008_s1.INIT=8'h10;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1009_s1.INIT=8'h10;
  LUT3 n1010_s1 (
    .F(n1010_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1010_s1.INIT=8'h10;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1011_s1.INIT=8'h10;
  LUT3 n959_s23 (
    .F(n959_37),
    .I0(ff_status_register_pointer_0),
    .I1(ff_status_register_pointer_1[1]),
    .I2(ff_status_register_pointer_1[2]) 
);
defparam n959_s23.INIT=8'h01;
  LUT4 n959_s24 (
    .F(n959_38),
    .I0(n959_39),
    .I1(ff_status_register_pointer_0),
    .I2(n959_40),
    .I3(ff_status_register_pointer_1[2]) 
);
defparam n959_s24.INIT=16'h770F;
  LUT4 n960_s22 (
    .F(n960_36),
    .I0(n960_37),
    .I1(ff_status_register_pointer_0),
    .I2(n960_38),
    .I3(ff_status_register_pointer_1[2]) 
);
defparam n960_s22.INIT=16'h770F;
  LUT4 n961_s23 (
    .F(n961_39),
    .I0(w_sprite_collision_x[5]),
    .I1(n961_40),
    .I2(ff_status_register_pointer_0),
    .I3(ff_status_register_pointer_1[2]) 
);
defparam n961_s23.INIT=16'h30DF;
  LUT4 n962_s23 (
    .F(n962_39),
    .I0(w_sprite_collision_x[4]),
    .I1(ff_status_register_pointer_1[2]),
    .I2(n962_40),
    .I3(ff_status_register_pointer_0) 
);
defparam n962_s23.INIT=16'hE0CC;
  LUT4 n963_s24 (
    .F(n963_40),
    .I0(w_sprite_collision_x[3]),
    .I1(n963_41),
    .I2(ff_status_register_pointer_1[2]),
    .I3(ff_status_register_pointer_0) 
);
defparam n963_s24.INIT=16'hC8FC;
  LUT4 n964_s22 (
    .F(n964_35),
    .I0(ff_status_register_pointer_1[1]),
    .I1(w_sprite_collision_x[2]),
    .I2(n964_37),
    .I3(ff_status_register_pointer_1[2]) 
);
defparam n964_s22.INIT=16'h0F77;
  LUT3 n964_s23 (
    .F(n964_36),
    .I0(ff_status_register_pointer_0),
    .I1(ff_status_register_pointer_1[1]),
    .I2(w_status_border_position[2]) 
);
defparam n964_s23.INIT=8'h01;
  LUT3 n965_s24 (
    .F(n965_42),
    .I0(n965_44),
    .I1(ff_status_register_pointer_0),
    .I2(ff_status_register_pointer_1[1]) 
);
defparam n965_s24.INIT=8'h80;
  LUT4 n965_s25 (
    .F(n965_43),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer_0),
    .I2(n965_45),
    .I3(ff_status_register_pointer_3) 
);
defparam n965_s25.INIT=16'h004F;
  LUT4 n966_s27 (
    .F(n966_42),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[8]),
    .I2(ff_status_register_pointer_1[2]),
    .I3(ff_status_register_pointer_0) 
);
defparam n966_s27.INIT=16'h0305;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_busy),
    .I1(w_pulse1),
    .I2(ff_bus_valid),
    .I3(ff_port0) 
);
defparam ff_vram_valid_s4.INIT=16'h1000;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n127_3) 
);
defparam ff_vram_valid_s5.INIT=8'h10;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(ff_vram_type) 
);
defparam ff_vram_address_16_s4.INIT=8'hE0;
  LUT3 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(n1669_4),
    .I1(n1642_4),
    .I2(n1504_4) 
);
defparam ff_vram_address_13_s4.INIT=8'h70;
  LUT4 n1050_s6 (
    .F(n1050_12),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(n1050_14),
    .I3(n1050_15) 
);
defparam n1050_s6.INIT=16'h1000;
  LUT4 n1050_s7 (
    .F(n1050_13),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(n1050_16),
    .I3(ff_v_active_8) 
);
defparam n1050_s7.INIT=16'h1000;
  LUT4 n1053_s5 (
    .F(n1053_11),
    .I0(n1053_13),
    .I1(n1053_14),
    .I2(n1053_15),
    .I3(n1053_16) 
);
defparam n1053_s5.INIT=16'h8000;
  LUT4 n1053_s6 (
    .F(n1053_12),
    .I0(ff_status_register_pointer_1[1]),
    .I1(ff_status_register_pointer_1[2]),
    .I2(ff_status_register_pointer_3),
    .I3(ff_status_register_pointer_0) 
);
defparam n1053_s6.INIT=16'h0100;
  LUT3 n959_s25 (
    .F(n959_39),
    .I0(w_sprite_collision_y[7]),
    .I1(w_status_color[7]),
    .I2(ff_status_register_pointer_1[1]) 
);
defparam n959_s25.INIT=8'h35;
  LUT4 n959_s26 (
    .F(n959_40),
    .I0(ff_frame_interrupt),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer_1[1]),
    .I3(ff_status_register_pointer_0) 
);
defparam n959_s26.INIT=16'h3FF5;
  LUT3 n960_s23 (
    .F(n960_37),
    .I0(w_sprite_collision_y[6]),
    .I1(w_status_color[6]),
    .I2(ff_status_register_pointer_1[1]) 
);
defparam n960_s23.INIT=8'h35;
  LUT4 n960_s24 (
    .F(n960_38),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer_1[1]),
    .I3(ff_status_register_pointer_0) 
);
defparam n960_s24.INIT=16'h3FF5;
  LUT4 n961_s24 (
    .F(n961_40),
    .I0(w_sprite_collision_y[5]),
    .I1(w_status_color[5]),
    .I2(ff_status_register_pointer_1[2]),
    .I3(ff_status_register_pointer_1[1]) 
);
defparam n961_s24.INIT=16'hC0AF;
  LUT4 n962_s24 (
    .F(n962_40),
    .I0(w_status_color[4]),
    .I1(w_sprite_collision_y[4]),
    .I2(ff_status_register_pointer_1[2]),
    .I3(ff_status_register_pointer_1[1]) 
);
defparam n962_s24.INIT=16'hAFC0;
  LUT4 n963_s25 (
    .F(n963_41),
    .I0(w_status_color[3]),
    .I1(w_sprite_collision_y[3]),
    .I2(ff_status_register_pointer_1[2]),
    .I3(ff_status_register_pointer_1[1]) 
);
defparam n963_s25.INIT=16'hAFC0;
  LUT3 n964_s24 (
    .F(n964_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer_1[1]) 
);
defparam n964_s24.INIT=8'hCA;
  LUT3 n965_s26 (
    .F(n965_44),
    .I0(w_sprite_collision_x[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer_1[2]) 
);
defparam n965_s26.INIT=8'hCA;
  LUT2 n965_s27 (
    .F(n965_45),
    .I0(ff_status_register_pointer_1[1]),
    .I1(ff_status_register_pointer_1[2]) 
);
defparam n965_s27.INIT=4'h4;
  LUT3 n1050_s8 (
    .F(n1050_14),
    .I0(ff_half_count[11]),
    .I1(ff_half_count[12]),
    .I2(n1050_17) 
);
defparam n1050_s8.INIT=8'h10;
  LUT4 n1050_s9 (
    .F(n1050_15),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(n1050_18),
    .I3(w_screen_pos_y[6]) 
);
defparam n1050_s9.INIT=16'h1000;
  LUT4 n1050_s10 (
    .F(n1050_16),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1050_s10.INIT=16'h0100;
  LUT4 n1053_s7 (
    .F(n1053_13),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[5]),
    .I3(reg_interrupt_line[5]) 
);
defparam n1053_s7.INIT=16'h9009;
  LUT4 n1053_s8 (
    .F(n1053_14),
    .I0(w_screen_pos_y[4]),
    .I1(reg_interrupt_line[4]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam n1053_s8.INIT=16'h9009;
  LUT4 n1053_s9 (
    .F(n1053_15),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam n1053_s9.INIT=16'h9009;
  LUT4 n1053_s10 (
    .F(n1053_16),
    .I0(n1050_20),
    .I1(reg_interrupt_line[7]),
    .I2(w_screen_pos_y[7]),
    .I3(ff_v_active_8) 
);
defparam n1053_s10.INIT=16'h4100;
  LUT4 n1050_s11 (
    .F(n1050_17),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[4]),
    .I2(w_screen_pos_y[7]),
    .I3(w_screen_pos_y[2]) 
);
defparam n1050_s11.INIT=16'h4000;
  LUT4 n1050_s12 (
    .F(n1050_18),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[3]),
    .I3(ff_half_count[6]) 
);
defparam n1050_s12.INIT=16'h1000;
  LUT4 n1784_s1 (
    .F(n1784_5),
    .I0(ff_reset_n2_1),
    .I1(n881_3),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1784_s1.INIT=16'h0008;
  LUT3 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]) 
);
defparam n202_s2.INIT=8'h80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n1669_s2 (
    .F(n1669_6),
    .I0(n1625_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1669_s2.INIT=16'h2000;
  LUT4 n1739_s1 (
    .F(n1739_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1734_4) 
);
defparam n1739_s1.INIT=16'h1000;
  LUT4 n1710_s2 (
    .F(n1710_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1710_4) 
);
defparam n1710_s2.INIT=16'h1000;
  LUT4 n1642_s2 (
    .F(n1642_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1642_4) 
);
defparam n1642_s2.INIT=16'h1000;
  LUT4 n1635_s2 (
    .F(n1635_6),
    .I0(n1625_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1635_s2.INIT=16'h0200;
  LUT4 n1745_s1 (
    .F(n1745_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1734_4) 
);
defparam n1745_s1.INIT=16'h4000;
  LUT4 n1718_s1 (
    .F(n1718_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1710_4) 
);
defparam n1718_s1.INIT=16'h4000;
  LUT4 n1659_s1 (
    .F(n1659_5),
    .I0(n1642_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1659_s1.INIT=16'h2000;
  LUT4 n1645_s2 (
    .F(n1645_6),
    .I0(n1625_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1645_s2.INIT=16'h2000;
  LUT4 n1734_s2 (
    .F(n1734_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1734_4) 
);
defparam n1734_s2.INIT=16'h1000;
  LUT4 n1686_s1 (
    .F(n1686_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1642_4) 
);
defparam n1686_s1.INIT=16'h1000;
  LUT4 n1628_s2 (
    .F(n1628_6),
    .I0(n1625_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1628_s2.INIT=16'h0200;
  LUT4 n1050_s13 (
    .F(n1050_20),
    .I0(ff_port1),
    .I1(ff_busy),
    .I2(ff_bus_write),
    .I3(ff_bus_valid) 
);
defparam n1050_s13.INIT=16'h0200;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_7),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_8),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n923_s8 (
    .F(n923_14),
    .I0(n881_3),
    .I1(w_register_write),
    .I2(n879_4),
    .I3(ff_color_palette_g_phase) 
);
defparam n923_s8.INIT=16'h0D32;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3_0),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1530_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_3),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1642_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1642_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1642_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1659_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1659_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1683_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1683_3),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1683_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1686_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1686_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1686_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1686_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer_3),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1706_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer_1[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1706_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer_1[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1706_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer_0),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1706_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1734_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1734_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1745_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1745_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1745_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n881_3),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n959_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n960_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n961_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n962_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n963_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n965_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n966_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1012_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1005_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1006_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1007_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1008_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1009_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1010_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1011_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1504_4),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n919_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n920_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n921_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n922_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1050_10),
    .CLK(clk85m),
    .CE(n1050_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1053_10),
    .CLK(clk85m),
    .CE(n1053_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n964_32),
    .CLK(clk85m),
    .SET(n964_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s4 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s4.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n923_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n966_s29 (
    .O(n966_31),
    .I0(n966_28),
    .I1(n966_29),
    .S0(ff_status_register_pointer_1[1]) 
);
  MUX2_LUT5 n966_s28 (
    .O(n966_33),
    .I0(n966_41),
    .I1(n966_37),
    .S0(ff_status_register_pointer_1[1]) 
);
  MUX2_LUT6 n966_s23 (
    .O(n966_35),
    .I0(n966_33),
    .I1(n966_31),
    .S0(ff_status_register_pointer_1[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  reg_50hz_mode,
  ff_v_en_9,
  n103_7,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  ff_v_active_8,
  ff_field,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input reg_50hz_mode;
input ff_v_en_9;
input n103_7;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output ff_v_active_8;
output ff_field;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire ff_interleaving_page_8;
wire n392_6;
wire n391_6;
wire n390_6;
wire n430_7;
wire n429_7;
wire n428_7;
wire n427_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n103_7_1;
wire n100_7;
wire n96_7;
wire n94_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire n452_6;
wire w_h_count_end_12;
wire n138_4;
wire n380_4;
wire n264_4;
wire n264_5;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n390_7;
wire n430_8;
wire n430_9;
wire n429_8;
wire n428_8;
wire n427_8;
wire n427_9;
wire n162_8;
wire n159_8;
wire n156_8;
wire n102_8;
wire n101_8;
wire n99_8;
wire n98_8;
wire n97_8;
wire n93_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n138_5;
wire n380_5;
wire n380_6;
wire n380_7;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire ff_interleaving_page_11;
wire n428_9;
wire n380_8;
wire n380_9;
wire ff_v_active_9;
wire ff_v_active_11;
wire ff_blink_counter_3_14;
wire n95_10;
wire n97_10;
wire n160_10;
wire n162_10;
wire n54_10;
wire n58_10;
wire n59_9;
wire n93_10;
wire n95_12;
wire n98_10;
wire n99_10;
wire n101_10;
wire n102_10;
wire n104_9;
wire n105_9;
wire n222_7;
wire n393_9;
wire ff_blink_base_3_12;
wire n56_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT4 n138_s0 (
    .F(n138_3),
    .I0(w_h_count[0]),
    .I1(w_v_count[0]),
    .I2(n138_4),
    .I3(w_h_count_end_12) 
);
defparam n138_s0.INIT=16'h4000;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(n264_4),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[3]),
    .I3(n264_5) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(ff_v_active_11),
    .I1(n380_4),
    .I2(n264_3),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_8),
    .I0(n380_4),
    .I1(w_h_count_end),
    .I2(ff_interleaving_page_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s3.INIT=16'h80FF;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n392_s1 (
    .F(n392_6),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base[1]),
    .I3(reg_interleaving_mode) 
);
defparam n392_s1.INIT=16'h1400;
  LUT4 n391_s1 (
    .F(n391_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n391_s1.INIT=16'h7800;
  LUT2 n390_s1 (
    .F(n390_6),
    .I0(n390_7),
    .I1(reg_interleaving_mode) 
);
defparam n390_s1.INIT=4'h4;
  LUT4 n430_s2 (
    .F(n430_7),
    .I0(n430_8),
    .I1(n430_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n430_s2.INIT=16'h0700;
  LUT4 n429_s2 (
    .F(n429_7),
    .I0(n429_8),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter_3_10) 
);
defparam n429_s2.INIT=16'h4100;
  LUT2 n428_s2 (
    .F(n428_7),
    .I0(n428_8),
    .I1(ff_blink_counter_3_10) 
);
defparam n428_s2.INIT=4'h4;
  LUT4 n427_s2 (
    .F(n427_7),
    .I0(n427_8),
    .I1(ff_blink_counter[3]),
    .I2(n427_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n427_s2.INIT=16'h1C00;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n380_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n380_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n380_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n380_4),
    .I1(n160_10),
    .I2(w_v_count[4]) 
);
defparam n160_s2.INIT=8'h14;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(n380_4),
    .I1(w_v_count[5]),
    .I2(n159_8) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n380_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_8),
    .I2(n380_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n103_s2 (
    .F(n103_7_1),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(n78_3),
    .I3(ff_half_count[2]) 
);
defparam n103_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_8),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n94_s2 (
    .F(n94_7),
    .I0(ff_half_count[10]),
    .I1(n95_10),
    .I2(n78_3),
    .I3(ff_half_count[11]) 
);
defparam n94_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(w_h_count_end),
    .I1(n51_8),
    .I2(w_h_count[11]) 
);
defparam n51_s2.INIT=8'h14;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 n452_s1 (
    .F(n452_6),
    .I0(ff_interleaving_page),
    .I1(ff_blink_counter_3_10) 
);
defparam n452_s1.INIT=4'h7;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count_end_15),
    .I2(w_h_count[7]),
    .I3(w_h_count[9]) 
);
defparam w_h_count_end_s9.INIT=16'h4000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT3 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[1]),
    .I1(w_h_count[4]),
    .I2(n138_5) 
);
defparam n138_s1.INIT=8'h40;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(n380_5),
    .I1(n380_6),
    .I2(w_v_count[5]),
    .I3(n380_7) 
);
defparam n380_s1.INIT=16'hCA00;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[6]),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(n264_6),
    .I1(w_v_count[0]),
    .I2(w_screen_pos_y[0]),
    .I3(w_screen_pos_y[1]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT4 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(reg_blink_period[1]),
    .I1(ff_blink_counter_3_11),
    .I2(ff_blink_counter_3_12),
    .I3(reg_interleaving_mode) 
);
defparam ff_blink_counter_3_s5.INIT=16'hBF00;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(ff_interleaving_page_11),
    .I2(n430_8),
    .I3(ff_blink_counter_3_9) 
);
defparam ff_interleaving_page_s4.INIT=16'h7000;
  LUT4 n390_s2 (
    .F(n390_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n390_s2.INIT=16'h827F;
  LUT4 n430_s3 (
    .F(n430_8),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]),
    .I3(ff_blink_counter[3]) 
);
defparam n430_s3.INIT=16'h0001;
  LUT3 n430_s4 (
    .F(n430_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n430_s4.INIT=8'h35;
  LUT4 n429_s3 (
    .F(n429_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page),
    .I3(n430_8) 
);
defparam n429_s3.INIT=16'h3500;
  LUT4 n428_s3 (
    .F(n428_8),
    .I0(n428_9),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n428_s3.INIT=16'h03FE;
  LUT3 n427_s3 (
    .F(n427_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n427_s3.INIT=8'h53;
  LUT3 n427_s4 (
    .F(n427_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n427_s4.INIT=8'h01;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(n162_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT3 n102_s3 (
    .F(n102_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]) 
);
defparam n102_s3.INIT=8'h80;
  LUT4 n101_s3 (
    .F(n101_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]),
    .I3(ff_half_count[3]) 
);
defparam n101_s3.INIT=16'h8000;
  LUT3 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(n101_8) 
);
defparam n99_s3.INIT=8'h80;
  LUT4 n98_s3 (
    .F(n98_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[6]),
    .I3(n101_8) 
);
defparam n98_s3.INIT=16'h8000;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_8) 
);
defparam n97_s3.INIT=4'h8;
  LUT3 n93_s3 (
    .F(n93_8),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n95_10) 
);
defparam n93_s3.INIT=8'h80;
  LUT3 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(n58_10) 
);
defparam n56_s3.INIT=8'h80;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT4 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]),
    .I3(n54_8) 
);
defparam n51_s3.INIT=16'h8000;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[10]),
    .I1(w_h_count[11]) 
);
defparam w_h_count_end_s12.INIT=4'h4;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]),
    .I3(w_h_count[8]) 
);
defparam n138_s2.INIT=16'h0001;
  LUT3 n380_s2 (
    .F(n380_5),
    .I0(n380_8),
    .I1(reg_50hz_mode),
    .I2(ff_v_en_9) 
);
defparam n380_s2.INIT=8'h10;
  LUT4 n380_s3 (
    .F(n380_6),
    .I0(w_v_count[1]),
    .I1(n380_9),
    .I2(w_v_count[6]),
    .I3(n103_7) 
);
defparam n380_s3.INIT=16'h4000;
  LUT2 n380_s4 (
    .F(n380_7),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]) 
);
defparam n380_s4.INIT=4'h4;
  LUT2 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[4]),
    .I1(w_screen_pos_y[7]) 
);
defparam n264_s3.INIT=4'h8;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(ff_v_active_9),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=16'hDFFB;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT3 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[5]),
    .I1(reg_blink_period[0]),
    .I2(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s6.INIT=8'h01;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(n427_8),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s5.INIT=16'h3050;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_11),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(n430_9),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s6.INIT=16'h3050;
  LUT4 n428_s4 (
    .F(n428_9),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_blink_counter[3]),
    .I3(ff_interleaving_page) 
);
defparam n428_s4.INIT=16'h0305;
  LUT4 n380_s5 (
    .F(n380_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n380_s5.INIT=16'hEFF7;
  LUT4 n380_s6 (
    .F(n380_9),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[7]) 
);
defparam n380_s6.INIT=16'h00F8;
  LUT3 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[3]) 
);
defparam ff_v_active_s6.INIT=8'h2B;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_11),
    .I0(ff_v_active_7),
    .I1(n264_5),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s7.INIT=16'h0004;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(w_h_count_end),
    .I2(n380_4),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s8.INIT=16'h80FF;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n95_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n380_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n93_s4 (
    .F(n93_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n93_8),
    .I3(ff_half_count[12]) 
);
defparam n93_s4.INIT=16'h0770;
  LUT4 n95_s5 (
    .F(n95_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[10]),
    .I3(n95_10) 
);
defparam n95_s5.INIT=16'h0770;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n98_s4.INIT=16'h0770;
  LUT4 n99_s4 (
    .F(n99_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n99_8),
    .I3(ff_half_count[6]) 
);
defparam n99_s4.INIT=16'h0770;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_8) 
);
defparam n101_s4.INIT=16'h0770;
  LUT4 n102_s4 (
    .F(n102_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n102_8),
    .I3(ff_half_count[3]) 
);
defparam n102_s4.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_field) 
);
defparam n222_s3.INIT=8'h78;
  LUT4 n393_s3 (
    .F(n393_9),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_blink_base[0]),
    .I3(reg_interleaving_mode) 
);
defparam n393_s3.INIT=16'h7800;
  LUT3 ff_blink_base_3_s5 (
    .F(ff_blink_base_3_12),
    .I0(n380_4),
    .I1(w_h_count_end),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s5.INIT=8'h8F;
  LUT4 n56_s4 (
    .F(n56_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(n58_10) 
);
defparam n56_s4.INIT=16'h6AAA;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_7_1),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s1 (
    .Q(ff_blink_base[3]),
    .D(n390_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n391_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n392_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n427_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n428_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n429_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n430_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n452_6),
    .CLK(clk85m),
    .CE(ff_interleaving_page_8),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_field_s2 (
    .Q(ff_field),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n393_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  w_4colors_mode,
  n440_9,
  n438_7,
  n327_10,
  w_sprite_mode2_4,
  w_screen_v_active,
  reg_display_on,
  n88_10,
  n878_18,
  reg_left_mask,
  w_4colors_mode_5,
  n327_12,
  reg_scroll_planes,
  n1798_27,
  ff_field,
  ff_interleaving_page,
  reg_interleaving_mode,
  n1774_25,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  reg_pattern_name_table_base,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  w_pixel_pos_y_Z,
  reg_color_table_base,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  ff_state_1_7,
  n1345_5,
  ff_next_vram4_3_8,
  n1627_7,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input w_4colors_mode;
input n440_9;
input n438_7;
input n327_10;
input w_sprite_mode2_4;
input w_screen_v_active;
input reg_display_on;
input n88_10;
input n878_18;
input reg_left_mask;
input w_4colors_mode_5;
input n327_12;
input reg_scroll_planes;
input n1798_27;
input ff_field;
input ff_interleaving_page;
input reg_interleaving_mode;
input n1774_25;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [16:10] reg_pattern_name_table_base;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [7:0] w_pixel_pos_y_Z;
input [16:6] reg_color_table_base;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output ff_state_1_7;
output n1345_5;
output ff_next_vram4_3_8;
output n1627_7;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n748_6;
wire n748_7;
wire n749_6;
wire n749_7;
wire n750_6;
wire n750_7;
wire n751_6;
wire n751_7;
wire n752_6;
wire n752_7;
wire n753_6;
wire n753_7;
wire n754_6;
wire n754_7;
wire n755_6;
wire n755_7;
wire n768_4;
wire n769_4;
wire n770_4;
wire n771_4;
wire n1345_4;
wire n1346_4;
wire n1347_4;
wire n1348_4;
wire n1349_4;
wire n1353_4;
wire n1354_4;
wire n1355_4;
wire n1356_4;
wire n1357_4;
wire n1361_4;
wire n1362_4;
wire n1363_4;
wire n1364_4;
wire n1365_4;
wire n1366_4;
wire n1367_4;
wire n1368_4;
wire n1369_4;
wire n1370_4;
wire n1371_4;
wire n1372_4;
wire n1373_4;
wire n1377_4;
wire n1378_4;
wire n1379_4;
wire n1380_4;
wire n1381_4;
wire n1385_4;
wire n1386_4;
wire n1387_4;
wire n1388_4;
wire n1389_4;
wire n1393_4;
wire n1394_4;
wire n1395_4;
wire n1396_4;
wire n1397_4;
wire n1627_3;
wire n772_29;
wire n773_29;
wire n774_29;
wire n775_29;
wire n776_22;
wire n777_22;
wire n778_22;
wire n779_22;
wire n804_25;
wire n805_25;
wire n806_25;
wire n807_25;
wire n808_27;
wire n809_24;
wire n810_24;
wire n811_24;
wire n967_16;
wire n968_16;
wire n969_16;
wire n970_16;
wire n971_17;
wire n972_17;
wire n973_17;
wire n974_17;
wire n975_13;
wire n976_13;
wire n977_13;
wire n978_13;
wire n979_14;
wire n980_14;
wire n981_14;
wire n982_14;
wire n983_14;
wire n984_14;
wire n985_14;
wire n986_14;
wire n987_15;
wire n988_15;
wire n989_15;
wire n990_15;
wire n991_16;
wire n992_15;
wire n993_15;
wire n994_15;
wire n999_13;
wire n1000_13;
wire n1001_13;
wire n1002_13;
wire n1003_13;
wire n1004_13;
wire n1005_13;
wire n1006_13;
wire n1007_13;
wire n1008_13;
wire n1009_13;
wire n1010_13;
wire n1337_33;
wire n1338_33;
wire n1339_33;
wire n1340_33;
wire n1341_25;
wire n1342_25;
wire n1343_25;
wire n1344_25;
wire ff_next_vram0_7_6;
wire ff_next_vram3_7_7;
wire ff_next_vram4_3_6;
wire ff_pattern7_7_5;
wire ff_next_vram3_3_8;
wire ff_screen_h_in_active_9;
wire ff_next_vram6_3_7;
wire ff_next_vram1_7_8;
wire ff_next_vram2_7_8;
wire ff_next_vram6_7_8;
wire ff_next_vram1_3_9;
wire ff_next_vram2_3_9;
wire ff_next_vram4_7_8;
wire ff_next_vram5_7_9;
wire ff_next_vram5_3_9;
wire n181_7;
wire n180_7;
wire n179_7;
wire n178_7;
wire n177_7;
wire n1662_7;
wire n1661_7;
wire n1660_7;
wire n1659_7;
wire n706_6;
wire n705_6;
wire n704_6;
wire n703_6;
wire n702_6;
wire n701_6;
wire n700_6;
wire n699_6;
wire n698_6;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n691_6;
wire n690_6;
wire n511_6;
wire n137_7;
wire n136_7;
wire n256_9;
wire n995_16;
wire n998_17;
wire n996_16;
wire n997_16;
wire n998_16;
wire n1345_6;
wire n1345_7;
wire n1346_5;
wire n1347_5;
wire n1348_5;
wire n1349_5;
wire n1350_6;
wire n1351_5;
wire n1352_5;
wire n1353_5;
wire n1354_5;
wire n1355_5;
wire n1356_5;
wire n1357_5;
wire n1358_5;
wire n1359_5;
wire n1360_5;
wire n1361_5;
wire n1362_5;
wire n1363_5;
wire n1364_5;
wire n1365_6;
wire n1366_6;
wire n1367_6;
wire n1368_6;
wire n1369_5;
wire n1370_5;
wire n1371_5;
wire n1372_5;
wire n1373_5;
wire n1374_5;
wire n1375_5;
wire n1376_5;
wire n1377_5;
wire n1378_5;
wire n1379_5;
wire n1380_5;
wire n1381_5;
wire n1382_5;
wire n1383_5;
wire n1384_5;
wire n1385_5;
wire n1386_5;
wire n1387_5;
wire n1388_5;
wire n1389_5;
wire n1390_5;
wire n1391_5;
wire n1392_5;
wire n1393_5;
wire n1394_5;
wire n1395_5;
wire n1396_5;
wire n1397_5;
wire n1398_5;
wire n1399_5;
wire n1400_5;
wire w_pattern0_3_4;
wire n1627_5;
wire n772_30;
wire n772_32;
wire n773_30;
wire n774_30;
wire n775_30;
wire n776_23;
wire n776_24;
wire n776_25;
wire n777_23;
wire n777_24;
wire n777_25;
wire n778_23;
wire n778_24;
wire n778_25;
wire n779_24;
wire n779_25;
wire n967_17;
wire n968_17;
wire n969_17;
wire n970_17;
wire n971_18;
wire n972_18;
wire n973_18;
wire n974_18;
wire n975_14;
wire n975_15;
wire n975_16;
wire n976_14;
wire n976_15;
wire n976_16;
wire n977_14;
wire n977_15;
wire n977_16;
wire n978_14;
wire n978_15;
wire n978_16;
wire n979_15;
wire n979_16;
wire n980_15;
wire n980_16;
wire n981_15;
wire n981_16;
wire n982_15;
wire n982_16;
wire n983_15;
wire n984_15;
wire n985_15;
wire n986_15;
wire n987_16;
wire n988_16;
wire n989_16;
wire n990_16;
wire n991_17;
wire n992_16;
wire n993_16;
wire n994_16;
wire n1337_34;
wire n1338_34;
wire n1339_34;
wire n1340_34;
wire n1341_26;
wire n1342_26;
wire n1342_27;
wire n1343_26;
wire n1343_27;
wire n1344_26;
wire n1344_27;
wire ff_pos_x_5_9;
wire ff_next_vram3_7_8;
wire ff_next_vram4_3_7;
wire ff_next_vram3_3_9;
wire ff_screen_h_in_active_10;
wire ff_next_vram1_7_9;
wire ff_next_vram2_7_9;
wire ff_next_vram6_7_9;
wire ff_next_vram5_7_10;
wire n182_8;
wire n179_8;
wire n178_8;
wire n706_7;
wire n706_8;
wire n705_7;
wire n705_8;
wire n704_7;
wire n704_8;
wire n704_9;
wire n703_7;
wire n703_8;
wire n703_9;
wire n702_7;
wire n702_8;
wire n702_9;
wire n701_7;
wire n701_8;
wire n701_9;
wire n700_7;
wire n700_8;
wire n700_9;
wire n699_7;
wire n699_8;
wire n699_9;
wire n698_7;
wire n698_8;
wire n698_9;
wire n697_7;
wire n697_8;
wire n697_9;
wire n696_8;
wire n696_9;
wire n695_7;
wire n695_8;
wire n695_9;
wire n694_7;
wire n694_8;
wire n694_9;
wire n693_7;
wire n693_8;
wire n692_7;
wire n692_8;
wire n691_7;
wire n691_8;
wire n691_9;
wire n690_8;
wire n511_7;
wire n511_8;
wire n511_9;
wire n138_9;
wire n256_10;
wire n256_11;
wire n1345_8;
wire n1345_9;
wire n1346_6;
wire n1347_6;
wire n1348_6;
wire n1349_6;
wire n1349_7;
wire n1350_7;
wire n1350_8;
wire n1351_6;
wire n1351_7;
wire n1352_6;
wire n1352_7;
wire n1353_6;
wire n1354_6;
wire n1355_6;
wire n1356_6;
wire n1357_6;
wire n1357_7;
wire n1358_6;
wire n1358_7;
wire n1359_6;
wire n1359_7;
wire n1360_6;
wire n1360_7;
wire n1361_6;
wire n1362_6;
wire n1363_6;
wire n1364_6;
wire n1365_8;
wire n1369_6;
wire n1370_6;
wire n1371_6;
wire n1372_6;
wire n1373_6;
wire n1373_7;
wire n1374_6;
wire n1374_7;
wire n1375_6;
wire n1375_7;
wire n1376_6;
wire n1376_7;
wire n1377_6;
wire n1378_6;
wire n1379_6;
wire n1380_6;
wire n1381_6;
wire n1381_7;
wire n1382_6;
wire n1382_7;
wire n1383_6;
wire n1383_7;
wire n1384_6;
wire n1384_7;
wire n1385_6;
wire n1386_6;
wire n1387_6;
wire n1388_6;
wire n1389_6;
wire n1389_7;
wire n1390_6;
wire n1390_7;
wire n1391_6;
wire n1391_7;
wire n1392_6;
wire n1392_7;
wire n1393_6;
wire n1394_6;
wire n1395_6;
wire n1396_6;
wire n1397_6;
wire n1397_7;
wire n1398_6;
wire n1398_7;
wire n1399_6;
wire n1399_7;
wire n1400_6;
wire n1400_7;
wire w_pattern0_3_5;
wire n772_34;
wire n773_31;
wire n776_27;
wire n776_28;
wire n776_29;
wire n776_30;
wire n776_31;
wire n776_32;
wire n776_33;
wire n777_26;
wire n777_27;
wire n778_26;
wire n778_27;
wire n779_26;
wire n779_27;
wire n975_17;
wire n979_17;
wire n980_17;
wire n981_17;
wire n982_17;
wire n991_18;
wire n992_17;
wire n993_17;
wire n994_17;
wire n1337_36;
wire n1338_35;
wire n1339_35;
wire n1340_35;
wire n1341_27;
wire n1342_28;
wire n1342_29;
wire n1343_28;
wire n1344_28;
wire ff_pos_x_5_10;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_12;
wire n706_9;
wire n706_10;
wire n706_12;
wire n706_13;
wire n705_9;
wire n705_10;
wire n704_10;
wire n704_11;
wire n704_13;
wire n703_10;
wire n703_11;
wire n702_10;
wire n702_11;
wire n702_12;
wire n701_10;
wire n701_11;
wire n701_12;
wire n700_10;
wire n700_11;
wire n699_10;
wire n699_11;
wire n698_10;
wire n698_11;
wire n698_12;
wire n697_10;
wire n697_11;
wire n696_10;
wire n696_12;
wire n696_14;
wire n695_11;
wire n695_12;
wire n695_13;
wire n695_14;
wire n695_15;
wire n695_16;
wire n694_11;
wire n694_12;
wire n694_14;
wire n694_16;
wire n693_10;
wire n693_11;
wire n693_12;
wire n693_13;
wire n693_14;
wire n692_9;
wire n692_10;
wire n692_12;
wire n691_10;
wire n691_11;
wire n690_9;
wire n690_10;
wire n690_11;
wire n511_10;
wire n256_12;
wire n1345_10;
wire n1346_7;
wire n1347_7;
wire n1348_7;
wire n1349_8;
wire n1353_7;
wire n1354_7;
wire n1355_7;
wire n1356_7;
wire n1357_8;
wire n1357_9;
wire n1358_8;
wire n1359_8;
wire n1360_8;
wire n1369_7;
wire n1370_7;
wire n1371_7;
wire n1372_7;
wire n1373_8;
wire n1373_9;
wire n1374_8;
wire n1375_8;
wire n1376_8;
wire n1377_7;
wire n1378_7;
wire n1379_7;
wire n1380_7;
wire n1381_8;
wire n1381_9;
wire n1382_8;
wire n1383_8;
wire n1384_8;
wire n1385_7;
wire n1386_7;
wire n1387_7;
wire n1388_7;
wire n1389_8;
wire n1389_9;
wire n1390_8;
wire n1391_8;
wire n1392_8;
wire n1393_7;
wire n1394_7;
wire n1395_7;
wire n1396_7;
wire n1397_8;
wire n776_34;
wire n776_35;
wire n776_36;
wire n1341_29;
wire ff_screen_h_in_active_13;
wire n705_11;
wire n704_14;
wire n703_12;
wire n700_12;
wire n699_12;
wire n699_13;
wire n698_13;
wire n697_13;
wire n696_15;
wire n695_17;
wire n695_18;
wire n695_19;
wire n694_17;
wire n694_18;
wire n691_12;
wire n690_12;
wire n695_20;
wire n694_19;
wire n772_36;
wire n774_34;
wire n775_34;
wire n779_29;
wire n138_11;
wire n692_14;
wire n696_17;
wire n1341_31;
wire n690_14;
wire n804_28;
wire n696_19;
wire n706_15;
wire n693_16;
wire ff_screen_h_in_active_15;
wire n694_21;
wire n694_23;
wire n696_21;
wire n697_15;
wire n694_25;
wire n704_16;
wire n695_22;
wire n1365_11;
wire n1350_10;
wire n511_13;
wire n1337_38;
wire n1400_9;
wire n1399_9;
wire n1398_9;
wire n1392_10;
wire n1391_10;
wire n1390_10;
wire n1384_10;
wire n1383_10;
wire n1382_10;
wire n1376_10;
wire n1375_10;
wire n1374_10;
wire n1360_10;
wire n1359_10;
wire n1358_10;
wire n1352_9;
wire n1351_9;
wire n1350_12;
wire n1365_13;
wire n776_38;
wire n1368_8;
wire n1367_8;
wire n1366_8;
wire n1365_15;
wire n182_11;
wire ff_pos_x_5_14;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n312_6;
wire w_pattern_name_t1_8_3;
wire w_pattern_name_t1_9_3;
wire w_pattern_name_t1_10_3;
wire w_pattern_name_t1_11_3;
wire w_pattern_name_t1_12_3;
wire w_pattern_name_t1_13_3;
wire w_pattern_name_t2_8_3;
wire w_pattern_name_t2_9_3;
wire w_pattern_name_t2_10_3;
wire w_pattern_name_t2_11_3;
wire w_pattern_name_t2_12_3;
wire w_pattern_name_t2_13_3;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n748_9;
wire n749_9;
wire n750_9;
wire n751_9;
wire n752_9;
wire n753_9;
wire n754_9;
wire n755_9;
wire n995_14;
wire n996_14;
wire n997_14;
wire n998_14;
wire [3:0] w_pattern0;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [15:8] w_pattern_name_t1;
wire [15:8] w_pattern_name_t2;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n748_s6 (
    .F(n748_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n748_s6.INIT=8'hCA;
  LUT3 n748_s7 (
    .F(n748_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n748_s7.INIT=8'hCA;
  LUT3 n749_s6 (
    .F(n749_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n749_s6.INIT=8'hCA;
  LUT3 n749_s7 (
    .F(n749_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n749_s7.INIT=8'hCA;
  LUT3 n750_s6 (
    .F(n750_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n750_s6.INIT=8'hCA;
  LUT3 n750_s7 (
    .F(n750_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n750_s7.INIT=8'hCA;
  LUT3 n751_s6 (
    .F(n751_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n751_s6.INIT=8'hCA;
  LUT3 n751_s7 (
    .F(n751_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n751_s7.INIT=8'hCA;
  LUT3 n752_s6 (
    .F(n752_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n752_s6.INIT=8'hCA;
  LUT3 n752_s7 (
    .F(n752_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n752_s7.INIT=8'hCA;
  LUT3 n753_s6 (
    .F(n753_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n753_s6.INIT=8'hCA;
  LUT3 n753_s7 (
    .F(n753_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n753_s7.INIT=8'hCA;
  LUT3 n754_s6 (
    .F(n754_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n754_s6.INIT=8'hCA;
  LUT3 n754_s7 (
    .F(n754_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n754_s7.INIT=8'hCA;
  LUT3 n755_s6 (
    .F(n755_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n755_s6.INIT=8'hCA;
  LUT3 n755_s7 (
    .F(n755_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n755_s7.INIT=8'hCA;
  LUT4 w_vram_interleave_s (
    .F(w_vram_interleave),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam w_vram_interleave_s.INIT=16'h1000;
  LUT4 n98_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT3 n995_s15 (
    .F(n768_4),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n995_s15.INIT=8'hCA;
  LUT3 n996_s14 (
    .F(n769_4),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n996_s14.INIT=8'hCA;
  LUT3 n997_s14 (
    .F(n770_4),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n997_s14.INIT=8'hCA;
  LUT3 n998_s14 (
    .F(n771_4),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n998_s14.INIT=8'hCA;
  LUT4 n1345_s1 (
    .F(n1345_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1345_6),
    .I3(n1345_7) 
);
defparam n1345_s1.INIT=16'hF088;
  LUT4 n1346_s1 (
    .F(n1346_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1346_5),
    .I3(n1345_7) 
);
defparam n1346_s1.INIT=16'hF088;
  LUT4 n1347_s1 (
    .F(n1347_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1347_5),
    .I3(n1345_7) 
);
defparam n1347_s1.INIT=16'hF088;
  LUT4 n1348_s1 (
    .F(n1348_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1348_5),
    .I3(n1345_7) 
);
defparam n1348_s1.INIT=16'hF088;
  LUT4 n1349_s1 (
    .F(n1349_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1349_5),
    .I3(n1345_7) 
);
defparam n1349_s1.INIT=16'hF044;
  LUT4 n1353_s1 (
    .F(n1353_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1345_5),
    .I2(n1353_5),
    .I3(n1345_7) 
);
defparam n1353_s1.INIT=16'hF088;
  LUT4 n1354_s1 (
    .F(n1354_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1345_5),
    .I2(n1354_5),
    .I3(n1345_7) 
);
defparam n1354_s1.INIT=16'h0F88;
  LUT4 n1355_s1 (
    .F(n1355_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1345_5),
    .I2(n1355_5),
    .I3(n1345_7) 
);
defparam n1355_s1.INIT=16'h0F88;
  LUT4 n1356_s1 (
    .F(n1356_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1345_5),
    .I2(n1356_5),
    .I3(n1345_7) 
);
defparam n1356_s1.INIT=16'hF088;
  LUT4 n1357_s1 (
    .F(n1357_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1357_5),
    .I3(n1345_7) 
);
defparam n1357_s1.INIT=16'hF044;
  LUT4 n1361_s1 (
    .F(n1361_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1361_5),
    .I3(n1345_7) 
);
defparam n1361_s1.INIT=16'hF088;
  LUT4 n1362_s1 (
    .F(n1362_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1362_5),
    .I3(n1345_7) 
);
defparam n1362_s1.INIT=16'hF088;
  LUT4 n1363_s1 (
    .F(n1363_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1363_5),
    .I3(n1345_7) 
);
defparam n1363_s1.INIT=16'hF088;
  LUT4 n1364_s1 (
    .F(n1364_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1364_5),
    .I3(n1345_7) 
);
defparam n1364_s1.INIT=16'hF088;
  LUT4 n1365_s1 (
    .F(n1365_4),
    .I0(n1365_15),
    .I1(n1365_6),
    .I2(n1365_11),
    .I3(n1345_7) 
);
defparam n1365_s1.INIT=16'hEEF0;
  LUT4 n1366_s1 (
    .F(n1366_4),
    .I0(n1366_8),
    .I1(n1366_6),
    .I2(n1350_10),
    .I3(n1345_7) 
);
defparam n1366_s1.INIT=16'hEEF0;
  LUT4 n1367_s1 (
    .F(n1367_4),
    .I0(n1367_8),
    .I1(n1367_6),
    .I2(reg_backdrop_color[1]),
    .I3(n1345_7) 
);
defparam n1367_s1.INIT=16'hEEF0;
  LUT4 n1368_s1 (
    .F(n1368_4),
    .I0(n1368_8),
    .I1(n1368_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1345_7) 
);
defparam n1368_s1.INIT=16'hEEF0;
  LUT4 n1369_s1 (
    .F(n1369_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1369_5),
    .I3(n1345_7) 
);
defparam n1369_s1.INIT=16'hF088;
  LUT4 n1370_s1 (
    .F(n1370_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1370_5),
    .I3(n1345_7) 
);
defparam n1370_s1.INIT=16'hF088;
  LUT4 n1371_s1 (
    .F(n1371_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1371_5),
    .I3(n1345_7) 
);
defparam n1371_s1.INIT=16'hF088;
  LUT4 n1372_s1 (
    .F(n1372_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1372_5),
    .I3(n1345_7) 
);
defparam n1372_s1.INIT=16'hF088;
  LUT4 n1373_s1 (
    .F(n1373_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1373_5),
    .I3(n1345_7) 
);
defparam n1373_s1.INIT=16'hF044;
  LUT4 n1377_s1 (
    .F(n1377_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1345_5),
    .I2(n1377_5),
    .I3(n1345_7) 
);
defparam n1377_s1.INIT=16'h0F88;
  LUT4 n1378_s1 (
    .F(n1378_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1345_5),
    .I2(n1378_5),
    .I3(n1345_7) 
);
defparam n1378_s1.INIT=16'hF088;
  LUT4 n1379_s1 (
    .F(n1379_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1345_5),
    .I2(n1379_5),
    .I3(n1345_7) 
);
defparam n1379_s1.INIT=16'h0F88;
  LUT4 n1380_s1 (
    .F(n1380_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1345_5),
    .I2(n1380_5),
    .I3(n1345_7) 
);
defparam n1380_s1.INIT=16'hF088;
  LUT4 n1381_s1 (
    .F(n1381_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1381_5),
    .I3(n1345_7) 
);
defparam n1381_s1.INIT=16'hF044;
  LUT4 n1385_s1 (
    .F(n1385_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1345_5),
    .I2(n1385_5),
    .I3(n1345_7) 
);
defparam n1385_s1.INIT=16'h0F88;
  LUT4 n1386_s1 (
    .F(n1386_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1345_5),
    .I2(n1386_5),
    .I3(n1345_7) 
);
defparam n1386_s1.INIT=16'hF088;
  LUT4 n1387_s1 (
    .F(n1387_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1345_5),
    .I2(n1387_5),
    .I3(n1345_7) 
);
defparam n1387_s1.INIT=16'hF088;
  LUT4 n1388_s1 (
    .F(n1388_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1345_5),
    .I2(n1388_5),
    .I3(n1345_7) 
);
defparam n1388_s1.INIT=16'h0F88;
  LUT4 n1389_s1 (
    .F(n1389_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1389_5),
    .I3(n1345_7) 
);
defparam n1389_s1.INIT=16'hF044;
  LUT4 n1393_s1 (
    .F(n1393_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1345_5),
    .I2(n1393_5),
    .I3(n1345_7) 
);
defparam n1393_s1.INIT=16'hF088;
  LUT4 n1394_s1 (
    .F(n1394_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1345_5),
    .I2(n1394_5),
    .I3(n1345_7) 
);
defparam n1394_s1.INIT=16'h0F88;
  LUT4 n1395_s1 (
    .F(n1395_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1345_5),
    .I2(n1395_5),
    .I3(n1345_7) 
);
defparam n1395_s1.INIT=16'hF088;
  LUT4 n1396_s1 (
    .F(n1396_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1345_5),
    .I2(n1396_5),
    .I3(n1345_7) 
);
defparam n1396_s1.INIT=16'h0F88;
  LUT4 n1397_s1 (
    .F(n1397_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1397_5),
    .I3(n1345_7) 
);
defparam n1397_s1.INIT=16'hF044;
  LUT4 n1627_s0 (
    .F(n1627_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1627_7),
    .I2(n1627_5),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n1627_s0.INIT=16'h9000;
  LUT3 n772_s21 (
    .F(n772_29),
    .I0(n772_30),
    .I1(n772_36),
    .I2(n772_32) 
);
defparam n772_s21.INIT=8'h5C;
  LUT3 n773_s21 (
    .F(n773_29),
    .I0(w_vram_interleave),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n773_30) 
);
defparam n773_s21.INIT=8'hF8;
  LUT3 n774_s21 (
    .F(n774_29),
    .I0(n774_30),
    .I1(n774_34),
    .I2(n772_32) 
);
defparam n774_s21.INIT=8'h5C;
  LUT3 n775_s21 (
    .F(n775_29),
    .I0(n775_30),
    .I1(n775_34),
    .I2(n772_32) 
);
defparam n775_s21.INIT=8'h5C;
  LUT4 n776_s18 (
    .F(n776_22),
    .I0(n776_23),
    .I1(n776_24),
    .I2(n776_25),
    .I3(n776_38) 
);
defparam n776_s18.INIT=16'hEE0F;
  LUT4 n777_s18 (
    .F(n777_22),
    .I0(n777_23),
    .I1(n777_24),
    .I2(n777_25),
    .I3(n776_38) 
);
defparam n777_s18.INIT=16'hEE0F;
  LUT4 n778_s18 (
    .F(n778_22),
    .I0(n778_23),
    .I1(n778_24),
    .I2(n778_25),
    .I3(n776_38) 
);
defparam n778_s18.INIT=16'hEE0F;
  LUT4 n779_s18 (
    .F(n779_22),
    .I0(n779_29),
    .I1(n779_24),
    .I2(n779_25),
    .I3(n776_38) 
);
defparam n779_s18.INIT=16'h440F;
  LUT4 n804_s19 (
    .F(n804_25),
    .I0(ff_next_vram3[7]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(w_vram_interleave) 
);
defparam n804_s19.INIT=16'hF888;
  LUT4 n805_s19 (
    .F(n805_25),
    .I0(ff_next_vram3[6]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(w_vram_interleave) 
);
defparam n805_s19.INIT=16'hF888;
  LUT4 n806_s19 (
    .F(n806_25),
    .I0(ff_next_vram3[5]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(w_vram_interleave) 
);
defparam n806_s19.INIT=16'hF888;
  LUT4 n807_s19 (
    .F(n807_25),
    .I0(ff_next_vram3[4]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(w_vram_interleave) 
);
defparam n807_s19.INIT=16'hF888;
  LUT3 n808_s23 (
    .F(n808_27),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_vram_interleave) 
);
defparam n808_s23.INIT=8'hAC;
  LUT3 n809_s20 (
    .F(n809_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_vram_interleave) 
);
defparam n809_s20.INIT=8'hAC;
  LUT3 n810_s20 (
    .F(n810_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_vram_interleave) 
);
defparam n810_s20.INIT=8'hAC;
  LUT3 n811_s20 (
    .F(n811_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_vram_interleave) 
);
defparam n811_s20.INIT=8'hAC;
  LUT3 n967_s12 (
    .F(n967_16),
    .I0(n748_9),
    .I1(n967_17),
    .I2(ff_phase[2]) 
);
defparam n967_s12.INIT=8'hA3;
  LUT3 n968_s12 (
    .F(n968_16),
    .I0(n749_9),
    .I1(n968_17),
    .I2(ff_phase[2]) 
);
defparam n968_s12.INIT=8'hA3;
  LUT3 n969_s12 (
    .F(n969_16),
    .I0(n750_9),
    .I1(n969_17),
    .I2(ff_phase[2]) 
);
defparam n969_s12.INIT=8'hA3;
  LUT3 n970_s12 (
    .F(n970_16),
    .I0(n751_9),
    .I1(n970_17),
    .I2(ff_phase[2]) 
);
defparam n970_s12.INIT=8'hA3;
  LUT3 n971_s13 (
    .F(n971_17),
    .I0(n752_9),
    .I1(n971_18),
    .I2(ff_phase[2]) 
);
defparam n971_s13.INIT=8'hAC;
  LUT3 n972_s13 (
    .F(n972_17),
    .I0(n753_9),
    .I1(n972_18),
    .I2(ff_phase[2]) 
);
defparam n972_s13.INIT=8'hAC;
  LUT3 n973_s13 (
    .F(n973_17),
    .I0(n754_9),
    .I1(n973_18),
    .I2(ff_phase[2]) 
);
defparam n973_s13.INIT=8'hAC;
  LUT3 n974_s13 (
    .F(n974_17),
    .I0(n755_9),
    .I1(n974_18),
    .I2(ff_phase[2]) 
);
defparam n974_s13.INIT=8'hAC;
  LUT4 n975_s9 (
    .F(n975_13),
    .I0(n975_14),
    .I1(n975_15),
    .I2(n975_16),
    .I3(ff_phase[1]) 
);
defparam n975_s9.INIT=16'hBB0F;
  LUT4 n976_s9 (
    .F(n976_13),
    .I0(n976_14),
    .I1(n976_15),
    .I2(n976_16),
    .I3(ff_phase[1]) 
);
defparam n976_s9.INIT=16'hBB0F;
  LUT4 n977_s9 (
    .F(n977_13),
    .I0(n977_14),
    .I1(n977_15),
    .I2(n977_16),
    .I3(ff_phase[1]) 
);
defparam n977_s9.INIT=16'hBB0F;
  LUT4 n978_s9 (
    .F(n978_13),
    .I0(n978_14),
    .I1(n978_15),
    .I2(n978_16),
    .I3(ff_phase[1]) 
);
defparam n978_s9.INIT=16'hBB0F;
  LUT3 n979_s10 (
    .F(n979_14),
    .I0(n979_15),
    .I1(n979_16),
    .I2(ff_phase[1]) 
);
defparam n979_s10.INIT=8'h5C;
  LUT3 n980_s10 (
    .F(n980_14),
    .I0(n980_15),
    .I1(n980_16),
    .I2(ff_phase[1]) 
);
defparam n980_s10.INIT=8'h53;
  LUT3 n981_s10 (
    .F(n981_14),
    .I0(n981_15),
    .I1(n981_16),
    .I2(ff_phase[1]) 
);
defparam n981_s10.INIT=8'h53;
  LUT3 n982_s10 (
    .F(n982_14),
    .I0(n982_15),
    .I1(n982_16),
    .I2(ff_phase[1]) 
);
defparam n982_s10.INIT=8'h53;
  LUT3 n983_s10 (
    .F(n983_14),
    .I0(n748_9),
    .I1(n983_15),
    .I2(ff_phase[1]) 
);
defparam n983_s10.INIT=8'hA3;
  LUT3 n984_s10 (
    .F(n984_14),
    .I0(n749_9),
    .I1(n984_15),
    .I2(ff_phase[1]) 
);
defparam n984_s10.INIT=8'hA3;
  LUT3 n985_s10 (
    .F(n985_14),
    .I0(n750_9),
    .I1(n985_15),
    .I2(ff_phase[1]) 
);
defparam n985_s10.INIT=8'hA3;
  LUT3 n986_s10 (
    .F(n986_14),
    .I0(n751_9),
    .I1(n986_15),
    .I2(ff_phase[1]) 
);
defparam n986_s10.INIT=8'hA3;
  LUT3 n987_s11 (
    .F(n987_15),
    .I0(n752_9),
    .I1(n987_16),
    .I2(ff_phase[1]) 
);
defparam n987_s11.INIT=8'hA3;
  LUT3 n988_s11 (
    .F(n988_15),
    .I0(n753_9),
    .I1(n988_16),
    .I2(ff_phase[1]) 
);
defparam n988_s11.INIT=8'hA3;
  LUT3 n989_s11 (
    .F(n989_15),
    .I0(n754_9),
    .I1(n989_16),
    .I2(ff_phase[1]) 
);
defparam n989_s11.INIT=8'hA3;
  LUT3 n990_s11 (
    .F(n990_15),
    .I0(n755_9),
    .I1(n990_16),
    .I2(ff_phase[1]) 
);
defparam n990_s11.INIT=8'hA3;
  LUT3 n991_s12 (
    .F(n991_16),
    .I0(n991_17),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[0]) 
);
defparam n991_s12.INIT=8'hC5;
  LUT3 n992_s11 (
    .F(n992_15),
    .I0(n992_16),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[0]) 
);
defparam n992_s11.INIT=8'hC5;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(n993_16),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[0]) 
);
defparam n993_s11.INIT=8'hC5;
  LUT3 n994_s11 (
    .F(n994_15),
    .I0(n994_16),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[0]) 
);
defparam n994_s11.INIT=8'hC5;
  LUT4 n999_s9 (
    .F(n999_13),
    .I0(ff_next_vram6[7]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(ff_phase[0]) 
);
defparam n999_s9.INIT=16'hF088;
  LUT4 n1000_s9 (
    .F(n1000_13),
    .I0(ff_next_vram6[6]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(ff_phase[0]) 
);
defparam n1000_s9.INIT=16'hF088;
  LUT4 n1001_s9 (
    .F(n1001_13),
    .I0(ff_next_vram6[5]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(ff_phase[0]) 
);
defparam n1001_s9.INIT=16'hF088;
  LUT4 n1002_s9 (
    .F(n1002_13),
    .I0(ff_next_vram6[4]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(ff_phase[0]) 
);
defparam n1002_s9.INIT=16'hF088;
  LUT3 n1003_s9 (
    .F(n1003_13),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_phase[0]) 
);
defparam n1003_s9.INIT=8'hCA;
  LUT3 n1004_s9 (
    .F(n1004_13),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_phase[0]) 
);
defparam n1004_s9.INIT=8'hCA;
  LUT3 n1005_s9 (
    .F(n1005_13),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_phase[0]) 
);
defparam n1005_s9.INIT=8'hCA;
  LUT3 n1006_s9 (
    .F(n1006_13),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_phase[0]) 
);
defparam n1006_s9.INIT=8'hCA;
  LUT4 n1007_s9 (
    .F(n1007_13),
    .I0(ff_next_vram7[7]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[0]) 
);
defparam n1007_s9.INIT=16'hF088;
  LUT4 n1008_s9 (
    .F(n1008_13),
    .I0(ff_next_vram7[6]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[0]) 
);
defparam n1008_s9.INIT=16'hF088;
  LUT4 n1009_s9 (
    .F(n1009_13),
    .I0(ff_next_vram7[5]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[0]) 
);
defparam n1009_s9.INIT=16'hF088;
  LUT4 n1010_s9 (
    .F(n1010_13),
    .I0(ff_next_vram7[4]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[0]) 
);
defparam n1010_s9.INIT=16'hF088;
  LUT4 n1337_s23 (
    .F(n1337_33),
    .I0(n1345_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1337_34),
    .I3(n1337_38) 
);
defparam n1337_s23.INIT=16'h0F88;
  LUT4 n1338_s23 (
    .F(n1338_33),
    .I0(n1345_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1338_34),
    .I3(n1337_38) 
);
defparam n1338_s23.INIT=16'h0F88;
  LUT4 n1339_s23 (
    .F(n1339_33),
    .I0(n1345_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1339_34),
    .I3(n1337_38) 
);
defparam n1339_s23.INIT=16'h0F88;
  LUT4 n1340_s23 (
    .F(n1340_33),
    .I0(n1345_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1340_34),
    .I3(n1337_38) 
);
defparam n1340_s23.INIT=16'h0F88;
  LUT4 n1341_s21 (
    .F(n1341_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1341_26),
    .I3(n1337_38) 
);
defparam n1341_s21.INIT=16'h0F44;
  LUT4 n1342_s21 (
    .F(n1342_25),
    .I0(n1342_26),
    .I1(n1342_27),
    .I2(n1350_10),
    .I3(n1337_38) 
);
defparam n1342_s21.INIT=16'hEEF0;
  LUT4 n1343_s21 (
    .F(n1343_25),
    .I0(n1343_26),
    .I1(n1343_27),
    .I2(reg_backdrop_color[1]),
    .I3(n1337_38) 
);
defparam n1343_s21.INIT=16'hEEF0;
  LUT4 n1344_s21 (
    .F(n1344_25),
    .I0(n1344_26),
    .I1(n1344_27),
    .I2(reg_backdrop_color[0]),
    .I3(n1337_38) 
);
defparam n1344_s21.INIT=16'hEEF0;
  LUT4 ff_next_vram0_7_s2 (
    .F(ff_next_vram0_7_6),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n440_9) 
);
defparam ff_next_vram0_7_s2.INIT=16'h0100;
  LUT3 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_7),
    .I0(ff_next_vram3_7_8),
    .I1(n776_38),
    .I2(ff_next_vram0_7_6) 
);
defparam ff_next_vram3_7_s3.INIT=8'h40;
  LUT4 ff_next_vram4_3_s2 (
    .F(ff_next_vram4_3_6),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram4_3_7),
    .I3(n440_9) 
);
defparam ff_next_vram4_3_s2.INIT=16'h1000;
  LUT4 ff_pattern0_7_s2 (
    .F(ff_pattern7_7_5),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam ff_pattern0_7_s2.INIT=16'h4000;
  LUT2 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram0_7_6) 
);
defparam ff_next_vram3_3_s4.INIT=4'h8;
  LUT4 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_state_1_7),
    .I2(ff_screen_h_in_active_15),
    .I3(n256_9) 
);
defparam ff_screen_h_in_active_s4.INIT=16'hF8FF;
  LUT2 ff_next_vram7_3_s2 (
    .F(ff_next_vram6_3_7),
    .I0(n804_28),
    .I1(ff_next_vram6_7_8) 
);
defparam ff_next_vram7_3_s2.INIT=4'h4;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram1_7_9),
    .I3(n440_9) 
);
defparam ff_next_vram1_7_s3.INIT=16'h1000;
  LUT3 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_8),
    .I0(n440_9),
    .I1(ff_next_vram2_7_9),
    .I2(ff_next_vram3_7_7) 
);
defparam ff_next_vram2_7_s3.INIT=8'hF8;
  LUT4 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram6_7_9),
    .I3(n776_38) 
);
defparam ff_next_vram6_7_s3.INIT=16'h1000;
  LUT3 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(n804_28),
    .I1(ff_phase[1]),
    .I2(ff_next_vram1_7_8) 
);
defparam ff_next_vram1_3_s4.INIT=8'hD0;
  LUT3 ff_next_vram2_3_s4 (
    .F(ff_next_vram2_3_9),
    .I0(n804_28),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_8) 
);
defparam ff_next_vram2_3_s4.INIT=8'hD0;
  LUT3 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(ff_next_vram0_7_6),
    .I1(n772_32),
    .I2(ff_next_vram6_7_8) 
);
defparam ff_next_vram4_7_s4.INIT=8'hF8;
  LUT4 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_10),
    .I3(ff_next_vram6_7_8) 
);
defparam ff_next_vram5_7_s4.INIT=16'hFF10;
  LUT3 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_9),
    .I0(n804_28),
    .I1(ff_phase[2]),
    .I2(ff_next_vram5_7_9) 
);
defparam ff_next_vram5_3_s4.INIT=8'hD0;
  LUT3 n181_s2 (
    .F(n181_7),
    .I0(n182_8),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[0]) 
);
defparam n181_s2.INIT=8'h14;
  LUT4 n180_s2 (
    .F(n180_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n182_8),
    .I3(ff_pos_x[2]) 
);
defparam n180_s2.INIT=16'h0708;
  LUT3 n179_s2 (
    .F(n179_7),
    .I0(n182_8),
    .I1(n179_8),
    .I2(ff_pos_x[3]) 
);
defparam n179_s2.INIT=8'h14;
  LUT3 n178_s2 (
    .F(n178_7),
    .I0(n182_8),
    .I1(ff_pos_x[4]),
    .I2(n178_8) 
);
defparam n178_s2.INIT=8'h14;
  LUT4 n177_s2 (
    .F(n177_7),
    .I0(ff_pos_x[4]),
    .I1(n178_8),
    .I2(n182_8),
    .I3(ff_pos_x[5]) 
);
defparam n177_s2.INIT=16'h0708;
  LUT4 n1662_s2 (
    .F(n1662_7),
    .I0(reg_backdrop_color[4]),
    .I1(ff_pattern0[4]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1662_s2.INIT=16'hCA00;
  LUT4 n1661_s2 (
    .F(n1661_7),
    .I0(reg_backdrop_color[5]),
    .I1(ff_pattern0[5]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1661_s2.INIT=16'hCA00;
  LUT4 n1660_s2 (
    .F(n1660_7),
    .I0(reg_backdrop_color[6]),
    .I1(ff_pattern0[6]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1660_s2.INIT=16'hCA00;
  LUT4 n1659_s2 (
    .F(n1659_7),
    .I0(reg_backdrop_color[7]),
    .I1(ff_pattern0[7]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1659_s2.INIT=16'hCA00;
  LUT3 n706_s1 (
    .F(n706_6),
    .I0(n706_7),
    .I1(n706_8),
    .I2(n438_7) 
);
defparam n706_s1.INIT=8'hD0;
  LUT3 n705_s1 (
    .F(n705_6),
    .I0(n705_7),
    .I1(n705_8),
    .I2(n438_7) 
);
defparam n705_s1.INIT=8'hB0;
  LUT4 n704_s1 (
    .F(n704_6),
    .I0(n704_7),
    .I1(n704_8),
    .I2(n704_9),
    .I3(n438_7) 
);
defparam n704_s1.INIT=16'hEF00;
  LUT4 n703_s1 (
    .F(n703_6),
    .I0(n703_7),
    .I1(n703_8),
    .I2(n703_9),
    .I3(n438_7) 
);
defparam n703_s1.INIT=16'hEF00;
  LUT4 n702_s1 (
    .F(n702_6),
    .I0(n702_7),
    .I1(n702_8),
    .I2(n702_9),
    .I3(n438_7) 
);
defparam n702_s1.INIT=16'hEF00;
  LUT4 n701_s1 (
    .F(n701_6),
    .I0(n701_7),
    .I1(n701_8),
    .I2(n701_9),
    .I3(n438_7) 
);
defparam n701_s1.INIT=16'h4F00;
  LUT4 n700_s1 (
    .F(n700_6),
    .I0(n700_7),
    .I1(n700_8),
    .I2(n700_9),
    .I3(n438_7) 
);
defparam n700_s1.INIT=16'hEF00;
  LUT4 n699_s1 (
    .F(n699_6),
    .I0(n699_7),
    .I1(n699_8),
    .I2(n699_9),
    .I3(n438_7) 
);
defparam n699_s1.INIT=16'hEF00;
  LUT4 n698_s1 (
    .F(n698_6),
    .I0(n698_7),
    .I1(n698_8),
    .I2(n698_9),
    .I3(n438_7) 
);
defparam n698_s1.INIT=16'hEF00;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(n697_7),
    .I1(n697_8),
    .I2(n697_9),
    .I3(n438_7) 
);
defparam n697_s1.INIT=16'hEF00;
  LUT4 n696_s1 (
    .F(n696_6),
    .I0(n696_19),
    .I1(n696_8),
    .I2(n696_9),
    .I3(n438_7) 
);
defparam n696_s1.INIT=16'hEF00;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n695_7),
    .I1(n695_8),
    .I2(n695_9),
    .I3(n438_7) 
);
defparam n695_s1.INIT=16'hEF00;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(n694_7),
    .I1(n694_8),
    .I2(n694_9),
    .I3(n438_7) 
);
defparam n694_s1.INIT=16'hEF00;
  LUT4 n693_s1 (
    .F(n693_6),
    .I0(n693_7),
    .I1(n701_8),
    .I2(n693_8),
    .I3(n438_7) 
);
defparam n693_s1.INIT=16'h4F00;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(n692_7),
    .I1(n701_8),
    .I2(n692_8),
    .I3(n438_7) 
);
defparam n692_s1.INIT=16'h4F00;
  LUT4 n691_s1 (
    .F(n691_6),
    .I0(n691_7),
    .I1(n691_8),
    .I2(n691_9),
    .I3(n438_7) 
);
defparam n691_s1.INIT=16'hEF00;
  LUT4 n690_s1 (
    .F(n690_6),
    .I0(n690_14),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n690_8),
    .I3(n438_7) 
);
defparam n690_s1.INIT=16'h4F00;
  LUT4 n511_s1 (
    .F(n511_6),
    .I0(n511_7),
    .I1(n511_8),
    .I2(n772_32),
    .I3(n511_9) 
);
defparam n511_s1.INIT=16'hF100;
  LUT3 n137_s2 (
    .F(n137_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n138_9) 
);
defparam n137_s2.INIT=8'h60;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n138_9) 
);
defparam n136_s2.INIT=16'h7800;
  LUT4 n256_s4 (
    .F(n256_9),
    .I0(n256_10),
    .I1(w_screen_pos_x_Z[12]),
    .I2(n327_10),
    .I3(n256_11) 
);
defparam n256_s4.INIT=16'hDBFF;
  LUT3 n995_s14 (
    .F(n995_16),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[0]) 
);
defparam n995_s14.INIT=8'hCA;
  LUT2 n995_s13 (
    .F(n998_17),
    .I0(ff_phase[0]),
    .I1(n776_38) 
);
defparam n995_s13.INIT=4'h1;
  LUT3 n996_s13 (
    .F(n996_16),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[0]) 
);
defparam n996_s13.INIT=8'hCA;
  LUT3 n997_s13 (
    .F(n997_16),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[0]) 
);
defparam n997_s13.INIT=8'hCA;
  LUT3 n998_s13 (
    .F(n998_16),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[0]) 
);
defparam n998_s13.INIT=8'hCA;
  LUT4 n1345_s2 (
    .F(n1345_5),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam n1345_s2.INIT=16'h8000;
  LUT3 n1345_s3 (
    .F(n1345_6),
    .I0(ff_pattern1[7]),
    .I1(n1345_8),
    .I2(n1345_9) 
);
defparam n1345_s3.INIT=8'h3A;
  LUT2 n1345_s4 (
    .F(n1345_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1345_s4.INIT=4'h8;
  LUT3 n1346_s2 (
    .F(n1346_5),
    .I0(ff_pattern1[6]),
    .I1(n1346_6),
    .I2(n1345_9) 
);
defparam n1346_s2.INIT=8'h3A;
  LUT3 n1347_s2 (
    .F(n1347_5),
    .I0(ff_pattern1[5]),
    .I1(n1347_6),
    .I2(n1345_9) 
);
defparam n1347_s2.INIT=8'h3A;
  LUT3 n1348_s2 (
    .F(n1348_5),
    .I0(ff_pattern1[4]),
    .I1(n1348_6),
    .I2(n1345_9) 
);
defparam n1348_s2.INIT=8'h3A;
  LUT4 n1349_s2 (
    .F(n1349_5),
    .I0(n1349_6),
    .I1(n1349_7),
    .I2(ff_pattern1[3]),
    .I3(n1345_9) 
);
defparam n1349_s2.INIT=16'hEEF0;
  LUT4 n1350_s3 (
    .F(n1350_6),
    .I0(n1350_7),
    .I1(n1350_8),
    .I2(ff_pattern1[2]),
    .I3(n1345_9) 
);
defparam n1350_s3.INIT=16'hEEF0;
  LUT4 n1351_s2 (
    .F(n1351_5),
    .I0(n1351_6),
    .I1(n1351_7),
    .I2(ff_pattern1[1]),
    .I3(n1345_9) 
);
defparam n1351_s2.INIT=16'hEEF0;
  LUT4 n1352_s2 (
    .F(n1352_5),
    .I0(n1352_6),
    .I1(n1352_7),
    .I2(ff_pattern1[0]),
    .I3(n1345_9) 
);
defparam n1352_s2.INIT=16'hEEF0;
  LUT3 n1353_s2 (
    .F(n1353_5),
    .I0(n1353_6),
    .I1(ff_pattern2[7]),
    .I2(n1345_9) 
);
defparam n1353_s2.INIT=8'h5C;
  LUT3 n1354_s2 (
    .F(n1354_5),
    .I0(n1354_6),
    .I1(ff_pattern2[6]),
    .I2(n1345_9) 
);
defparam n1354_s2.INIT=8'hA3;
  LUT3 n1355_s2 (
    .F(n1355_5),
    .I0(n1355_6),
    .I1(ff_pattern2[5]),
    .I2(n1345_9) 
);
defparam n1355_s2.INIT=8'hA3;
  LUT3 n1356_s2 (
    .F(n1356_5),
    .I0(n1356_6),
    .I1(ff_pattern2[4]),
    .I2(n1345_9) 
);
defparam n1356_s2.INIT=8'h5C;
  LUT4 n1357_s2 (
    .F(n1357_5),
    .I0(n1357_6),
    .I1(n1357_7),
    .I2(ff_pattern2[3]),
    .I3(n1345_9) 
);
defparam n1357_s2.INIT=16'hEEF0;
  LUT4 n1358_s2 (
    .F(n1358_5),
    .I0(n1358_6),
    .I1(n1358_7),
    .I2(ff_pattern2[2]),
    .I3(n1345_9) 
);
defparam n1358_s2.INIT=16'hEEF0;
  LUT4 n1359_s2 (
    .F(n1359_5),
    .I0(n1359_6),
    .I1(n1359_7),
    .I2(ff_pattern2[1]),
    .I3(n1345_9) 
);
defparam n1359_s2.INIT=16'hEEF0;
  LUT4 n1360_s2 (
    .F(n1360_5),
    .I0(n1360_6),
    .I1(n1360_7),
    .I2(ff_pattern2[0]),
    .I3(n1345_9) 
);
defparam n1360_s2.INIT=16'hEEF0;
  LUT4 n1361_s2 (
    .F(n1361_5),
    .I0(n1361_6),
    .I1(n975_14),
    .I2(ff_pattern3[7]),
    .I3(n1345_9) 
);
defparam n1361_s2.INIT=16'hEEF0;
  LUT4 n1362_s2 (
    .F(n1362_5),
    .I0(n1362_6),
    .I1(n976_14),
    .I2(ff_pattern3[6]),
    .I3(n1345_9) 
);
defparam n1362_s2.INIT=16'hEEF0;
  LUT4 n1363_s2 (
    .F(n1363_5),
    .I0(n1363_6),
    .I1(n977_14),
    .I2(ff_pattern3[5]),
    .I3(n1345_9) 
);
defparam n1363_s2.INIT=16'hEEF0;
  LUT4 n1364_s2 (
    .F(n1364_5),
    .I0(n1364_6),
    .I1(n978_14),
    .I2(ff_pattern3[4]),
    .I3(n1345_9) 
);
defparam n1364_s2.INIT=16'hEEF0;
  LUT4 n1365_s3 (
    .F(n1365_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1365_8),
    .I3(n1345_9) 
);
defparam n1365_s3.INIT=16'hAC00;
  LUT4 n1366_s3 (
    .F(n1366_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1365_8),
    .I3(n1345_9) 
);
defparam n1366_s3.INIT=16'hAC00;
  LUT4 n1367_s3 (
    .F(n1367_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1365_8),
    .I3(n1345_9) 
);
defparam n1367_s3.INIT=16'hAC00;
  LUT4 n1368_s3 (
    .F(n1368_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1365_8),
    .I3(n1345_9) 
);
defparam n1368_s3.INIT=16'hAC00;
  LUT3 n1369_s2 (
    .F(n1369_5),
    .I0(ff_pattern4[7]),
    .I1(n1369_6),
    .I2(n1345_9) 
);
defparam n1369_s2.INIT=8'h3A;
  LUT3 n1370_s2 (
    .F(n1370_5),
    .I0(ff_pattern4[6]),
    .I1(n1370_6),
    .I2(n1345_9) 
);
defparam n1370_s2.INIT=8'h3A;
  LUT3 n1371_s2 (
    .F(n1371_5),
    .I0(ff_pattern4[5]),
    .I1(n1371_6),
    .I2(n1345_9) 
);
defparam n1371_s2.INIT=8'h3A;
  LUT3 n1372_s2 (
    .F(n1372_5),
    .I0(ff_pattern4[4]),
    .I1(n1372_6),
    .I2(n1345_9) 
);
defparam n1372_s2.INIT=8'h3A;
  LUT4 n1373_s2 (
    .F(n1373_5),
    .I0(n1373_6),
    .I1(n1373_7),
    .I2(ff_pattern4[3]),
    .I3(n1345_9) 
);
defparam n1373_s2.INIT=16'hEEF0;
  LUT4 n1374_s2 (
    .F(n1374_5),
    .I0(n1374_6),
    .I1(n1374_7),
    .I2(ff_pattern4[2]),
    .I3(n1345_9) 
);
defparam n1374_s2.INIT=16'hEEF0;
  LUT4 n1375_s2 (
    .F(n1375_5),
    .I0(n1375_6),
    .I1(n1375_7),
    .I2(ff_pattern4[1]),
    .I3(n1345_9) 
);
defparam n1375_s2.INIT=16'hEEF0;
  LUT4 n1376_s2 (
    .F(n1376_5),
    .I0(n1376_6),
    .I1(n1376_7),
    .I2(ff_pattern4[0]),
    .I3(n1345_9) 
);
defparam n1376_s2.INIT=16'hEEF0;
  LUT3 n1377_s2 (
    .F(n1377_5),
    .I0(n1377_6),
    .I1(ff_pattern5[7]),
    .I2(n1345_9) 
);
defparam n1377_s2.INIT=8'hA3;
  LUT3 n1378_s2 (
    .F(n1378_5),
    .I0(n1378_6),
    .I1(ff_pattern5[6]),
    .I2(n1345_9) 
);
defparam n1378_s2.INIT=8'h5C;
  LUT3 n1379_s2 (
    .F(n1379_5),
    .I0(n1379_6),
    .I1(ff_pattern5[5]),
    .I2(n1345_9) 
);
defparam n1379_s2.INIT=8'hA3;
  LUT3 n1380_s2 (
    .F(n1380_5),
    .I0(n1380_6),
    .I1(ff_pattern5[4]),
    .I2(n1345_9) 
);
defparam n1380_s2.INIT=8'h5C;
  LUT4 n1381_s2 (
    .F(n1381_5),
    .I0(n1381_6),
    .I1(n1381_7),
    .I2(ff_pattern5[3]),
    .I3(n1345_9) 
);
defparam n1381_s2.INIT=16'hEEF0;
  LUT4 n1382_s2 (
    .F(n1382_5),
    .I0(n1382_6),
    .I1(n1382_7),
    .I2(ff_pattern5[2]),
    .I3(n1345_9) 
);
defparam n1382_s2.INIT=16'hEEF0;
  LUT4 n1383_s2 (
    .F(n1383_5),
    .I0(n1383_6),
    .I1(n1383_7),
    .I2(ff_pattern5[1]),
    .I3(n1345_9) 
);
defparam n1383_s2.INIT=16'hEEF0;
  LUT4 n1384_s2 (
    .F(n1384_5),
    .I0(n1384_6),
    .I1(n1384_7),
    .I2(ff_pattern5[0]),
    .I3(n1345_9) 
);
defparam n1384_s2.INIT=16'hEEF0;
  LUT3 n1385_s2 (
    .F(n1385_5),
    .I0(n1385_6),
    .I1(ff_pattern6[7]),
    .I2(n1345_9) 
);
defparam n1385_s2.INIT=8'hA3;
  LUT3 n1386_s2 (
    .F(n1386_5),
    .I0(n1386_6),
    .I1(ff_pattern6[6]),
    .I2(n1345_9) 
);
defparam n1386_s2.INIT=8'h5C;
  LUT3 n1387_s2 (
    .F(n1387_5),
    .I0(n1387_6),
    .I1(ff_pattern6[5]),
    .I2(n1345_9) 
);
defparam n1387_s2.INIT=8'h5C;
  LUT3 n1388_s2 (
    .F(n1388_5),
    .I0(n1388_6),
    .I1(ff_pattern6[4]),
    .I2(n1345_9) 
);
defparam n1388_s2.INIT=8'hA3;
  LUT4 n1389_s2 (
    .F(n1389_5),
    .I0(n1389_6),
    .I1(n1389_7),
    .I2(ff_pattern6[3]),
    .I3(n1345_9) 
);
defparam n1389_s2.INIT=16'hEEF0;
  LUT4 n1390_s2 (
    .F(n1390_5),
    .I0(n1390_6),
    .I1(n1390_7),
    .I2(ff_pattern6[2]),
    .I3(n1345_9) 
);
defparam n1390_s2.INIT=16'hEEF0;
  LUT4 n1391_s2 (
    .F(n1391_5),
    .I0(n1391_6),
    .I1(n1391_7),
    .I2(ff_pattern6[1]),
    .I3(n1345_9) 
);
defparam n1391_s2.INIT=16'hEEF0;
  LUT4 n1392_s2 (
    .F(n1392_5),
    .I0(n1392_6),
    .I1(n1392_7),
    .I2(ff_pattern6[0]),
    .I3(n1345_9) 
);
defparam n1392_s2.INIT=16'hEEF0;
  LUT3 n1393_s2 (
    .F(n1393_5),
    .I0(n1393_6),
    .I1(ff_pattern7[7]),
    .I2(n1345_9) 
);
defparam n1393_s2.INIT=8'h5C;
  LUT3 n1394_s2 (
    .F(n1394_5),
    .I0(n1394_6),
    .I1(ff_pattern7[6]),
    .I2(n1345_9) 
);
defparam n1394_s2.INIT=8'hA3;
  LUT3 n1395_s2 (
    .F(n1395_5),
    .I0(n1395_6),
    .I1(ff_pattern7[5]),
    .I2(n1345_9) 
);
defparam n1395_s2.INIT=8'h5C;
  LUT3 n1396_s2 (
    .F(n1396_5),
    .I0(n1396_6),
    .I1(ff_pattern7[4]),
    .I2(n1345_9) 
);
defparam n1396_s2.INIT=8'hA3;
  LUT4 n1397_s2 (
    .F(n1397_5),
    .I0(n1397_6),
    .I1(n1397_7),
    .I2(ff_pattern7[3]),
    .I3(n1345_9) 
);
defparam n1397_s2.INIT=16'hEEF0;
  LUT4 n1398_s2 (
    .F(n1398_5),
    .I0(n1398_6),
    .I1(n1398_7),
    .I2(ff_pattern7[2]),
    .I3(n1345_9) 
);
defparam n1398_s2.INIT=16'hEEF0;
  LUT4 n1399_s2 (
    .F(n1399_5),
    .I0(n1399_6),
    .I1(n1399_7),
    .I2(ff_pattern7[1]),
    .I3(n1345_9) 
);
defparam n1399_s2.INIT=16'hEEF0;
  LUT4 n1400_s2 (
    .F(n1400_5),
    .I0(n1400_6),
    .I1(n1400_7),
    .I2(ff_pattern7[0]),
    .I3(n1345_9) 
);
defparam n1400_s2.INIT=16'hEEF0;
  LUT2 w_pattern0_3_s1 (
    .F(w_pattern0_3_4),
    .I0(w_pattern0_3_5),
    .I1(reg_display_on) 
);
defparam w_pattern0_3_s1.INIT=4'h4;
  LUT2 n1627_s2 (
    .F(n1627_5),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]) 
);
defparam n1627_s2.INIT=4'h8;
  LUT3 n772_s22 (
    .F(n772_30),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n772_s22.INIT=8'h53;
  LUT3 n772_s24 (
    .F(n772_32),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(n772_34) 
);
defparam n772_s24.INIT=8'h40;
  LUT4 n773_s22 (
    .F(n773_30),
    .I0(n749_9),
    .I1(n773_31),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n773_s22.INIT=16'h0C0A;
  LUT3 n774_s22 (
    .F(n774_30),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n774_s22.INIT=8'h35;
  LUT3 n775_s22 (
    .F(n775_30),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n775_s22.INIT=8'h35;
  LUT4 n776_s19 (
    .F(n776_23),
    .I0(n752_9),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n776_27),
    .I3(n776_28) 
);
defparam n776_s19.INIT=16'hCA00;
  LUT4 n776_s20 (
    .F(n776_24),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(n776_29),
    .I2(n776_28),
    .I3(n776_30) 
);
defparam n776_s20.INIT=16'h0C0A;
  LUT3 n776_s21 (
    .F(n776_25),
    .I0(n752_9),
    .I1(n776_31),
    .I2(n776_32) 
);
defparam n776_s21.INIT=8'h35;
  LUT4 n777_s19 (
    .F(n777_23),
    .I0(n753_9),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n776_27),
    .I3(n776_28) 
);
defparam n777_s19.INIT=16'hCA00;
  LUT4 n777_s20 (
    .F(n777_24),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(n777_26),
    .I2(n776_28),
    .I3(n776_30) 
);
defparam n777_s20.INIT=16'h0C0A;
  LUT3 n777_s21 (
    .F(n777_25),
    .I0(n753_9),
    .I1(n777_27),
    .I2(n776_32) 
);
defparam n777_s21.INIT=8'h35;
  LUT4 n778_s19 (
    .F(n778_23),
    .I0(n754_9),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n776_27),
    .I3(n776_28) 
);
defparam n778_s19.INIT=16'hCA00;
  LUT4 n778_s20 (
    .F(n778_24),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(n778_26),
    .I2(n776_28),
    .I3(n776_30) 
);
defparam n778_s20.INIT=16'h0C0A;
  LUT3 n778_s21 (
    .F(n778_25),
    .I0(n754_9),
    .I1(n778_27),
    .I2(n776_32) 
);
defparam n778_s21.INIT=8'h35;
  LUT4 n779_s20 (
    .F(n779_24),
    .I0(n755_9),
    .I1(ff_next_vram3_3_9),
    .I2(w_screen_mode_vram_rdata[0]),
    .I3(w_vram_interleave) 
);
defparam n779_s20.INIT=16'hE0EE;
  LUT3 n779_s21 (
    .F(n779_25),
    .I0(n755_9),
    .I1(n779_27),
    .I2(n776_32) 
);
defparam n779_s21.INIT=8'h35;
  LUT4 n967_s13 (
    .F(n967_17),
    .I0(ff_next_vram5[7]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[0]) 
);
defparam n967_s13.INIT=16'h0F77;
  LUT4 n968_s13 (
    .F(n968_17),
    .I0(ff_next_vram5[6]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[0]) 
);
defparam n968_s13.INIT=16'h0F77;
  LUT4 n969_s13 (
    .F(n969_17),
    .I0(ff_next_vram5[5]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[0]) 
);
defparam n969_s13.INIT=16'h0F77;
  LUT4 n970_s13 (
    .F(n970_17),
    .I0(ff_next_vram5[4]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[0]) 
);
defparam n970_s13.INIT=16'h0F77;
  LUT3 n971_s14 (
    .F(n971_18),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_phase[0]) 
);
defparam n971_s14.INIT=8'hCA;
  LUT3 n972_s14 (
    .F(n972_18),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_phase[0]) 
);
defparam n972_s14.INIT=8'hCA;
  LUT3 n973_s14 (
    .F(n973_18),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_phase[0]) 
);
defparam n973_s14.INIT=8'hCA;
  LUT3 n974_s14 (
    .F(n974_18),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_phase[0]) 
);
defparam n974_s14.INIT=8'hCA;
  LUT2 n975_s10 (
    .F(n975_14),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram3_3_9) 
);
defparam n975_s10.INIT=4'h8;
  LUT4 n975_s11 (
    .F(n975_15),
    .I0(n975_17),
    .I1(n748_9),
    .I2(reg_backdrop_color[7]),
    .I3(n327_10) 
);
defparam n975_s11.INIT=16'h0BBB;
  LUT4 n975_s12 (
    .F(n975_16),
    .I0(ff_next_vram2[7]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(w_vram_interleave) 
);
defparam n975_s12.INIT=16'h0777;
  LUT2 n976_s10 (
    .F(n976_14),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram3_3_9) 
);
defparam n976_s10.INIT=4'h8;
  LUT4 n976_s11 (
    .F(n976_15),
    .I0(n975_17),
    .I1(n749_9),
    .I2(reg_backdrop_color[6]),
    .I3(n327_10) 
);
defparam n976_s11.INIT=16'h0BBB;
  LUT4 n976_s12 (
    .F(n976_16),
    .I0(ff_next_vram2[6]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(w_vram_interleave) 
);
defparam n976_s12.INIT=16'h0777;
  LUT2 n977_s10 (
    .F(n977_14),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram3_3_9) 
);
defparam n977_s10.INIT=4'h8;
  LUT4 n977_s11 (
    .F(n977_15),
    .I0(n975_17),
    .I1(n750_9),
    .I2(reg_backdrop_color[5]),
    .I3(n327_10) 
);
defparam n977_s11.INIT=16'h0BBB;
  LUT4 n977_s12 (
    .F(n977_16),
    .I0(ff_next_vram2[5]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(w_vram_interleave) 
);
defparam n977_s12.INIT=16'h0777;
  LUT2 n978_s10 (
    .F(n978_14),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram3_3_9) 
);
defparam n978_s10.INIT=4'h8;
  LUT4 n978_s11 (
    .F(n978_15),
    .I0(n975_17),
    .I1(n751_9),
    .I2(reg_backdrop_color[4]),
    .I3(n327_10) 
);
defparam n978_s11.INIT=16'h0BBB;
  LUT4 n978_s12 (
    .F(n978_16),
    .I0(ff_next_vram2[4]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(w_vram_interleave) 
);
defparam n978_s12.INIT=16'h0777;
  LUT3 n979_s11 (
    .F(n979_15),
    .I0(n327_10),
    .I1(reg_backdrop_color[3]),
    .I2(n979_17) 
);
defparam n979_s11.INIT=8'h70;
  LUT3 n979_s12 (
    .F(n979_16),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_vram_interleave) 
);
defparam n979_s12.INIT=8'hCA;
  LUT3 n980_s11 (
    .F(n980_15),
    .I0(n327_10),
    .I1(reg_backdrop_color[2]),
    .I2(n980_17) 
);
defparam n980_s11.INIT=8'h70;
  LUT3 n980_s12 (
    .F(n980_16),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_vram_interleave) 
);
defparam n980_s12.INIT=8'h35;
  LUT3 n981_s11 (
    .F(n981_15),
    .I0(n327_10),
    .I1(reg_backdrop_color[1]),
    .I2(n981_17) 
);
defparam n981_s11.INIT=8'h70;
  LUT3 n981_s12 (
    .F(n981_16),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_vram_interleave) 
);
defparam n981_s12.INIT=8'h35;
  LUT3 n982_s11 (
    .F(n982_15),
    .I0(n327_10),
    .I1(reg_backdrop_color[0]),
    .I2(n982_17) 
);
defparam n982_s11.INIT=8'h70;
  LUT3 n982_s12 (
    .F(n982_16),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_vram_interleave) 
);
defparam n982_s12.INIT=8'h35;
  LUT4 n983_s11 (
    .F(n983_15),
    .I0(ff_next_vram1[7]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(w_vram_interleave) 
);
defparam n983_s11.INIT=16'h0777;
  LUT4 n984_s11 (
    .F(n984_15),
    .I0(ff_next_vram1[6]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(w_vram_interleave) 
);
defparam n984_s11.INIT=16'h0777;
  LUT4 n985_s11 (
    .F(n985_15),
    .I0(ff_next_vram1[5]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(w_vram_interleave) 
);
defparam n985_s11.INIT=16'h0777;
  LUT4 n986_s11 (
    .F(n986_15),
    .I0(ff_next_vram1[4]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(w_vram_interleave) 
);
defparam n986_s11.INIT=16'h0777;
  LUT3 n987_s12 (
    .F(n987_16),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(w_vram_interleave) 
);
defparam n987_s12.INIT=8'h53;
  LUT3 n988_s12 (
    .F(n988_16),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(w_vram_interleave) 
);
defparam n988_s12.INIT=8'h53;
  LUT3 n989_s12 (
    .F(n989_16),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(w_vram_interleave) 
);
defparam n989_s12.INIT=8'h53;
  LUT3 n990_s12 (
    .F(n990_16),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(w_vram_interleave) 
);
defparam n990_s12.INIT=8'h53;
  LUT4 n991_s13 (
    .F(n991_17),
    .I0(ff_next_vram4[7]),
    .I1(n804_28),
    .I2(n991_18),
    .I3(n776_38) 
);
defparam n991_s13.INIT=16'h770F;
  LUT4 n992_s12 (
    .F(n992_16),
    .I0(ff_next_vram4[6]),
    .I1(n804_28),
    .I2(n992_17),
    .I3(n776_38) 
);
defparam n992_s12.INIT=16'h770F;
  LUT4 n993_s12 (
    .F(n993_16),
    .I0(ff_next_vram4[5]),
    .I1(n804_28),
    .I2(n993_17),
    .I3(n776_38) 
);
defparam n993_s12.INIT=16'h770F;
  LUT4 n994_s12 (
    .F(n994_16),
    .I0(ff_next_vram4[4]),
    .I1(n804_28),
    .I2(n994_17),
    .I3(n776_38) 
);
defparam n994_s12.INIT=16'h770F;
  LUT4 n1337_s24 (
    .F(n1337_34),
    .I0(ff_next_vram7[7]),
    .I1(ff_next_vram3_3_9),
    .I2(n1337_36),
    .I3(n772_32) 
);
defparam n1337_s24.INIT=16'h0777;
  LUT4 n1338_s24 (
    .F(n1338_34),
    .I0(ff_next_vram7[6]),
    .I1(ff_next_vram3_3_9),
    .I2(n1338_35),
    .I3(n772_32) 
);
defparam n1338_s24.INIT=16'h0777;
  LUT4 n1339_s24 (
    .F(n1339_34),
    .I0(ff_next_vram7[5]),
    .I1(ff_next_vram3_3_9),
    .I2(n1339_35),
    .I3(n772_32) 
);
defparam n1339_s24.INIT=16'h0777;
  LUT4 n1340_s24 (
    .F(n1340_34),
    .I0(ff_next_vram7[4]),
    .I1(ff_next_vram3_3_9),
    .I2(n1340_35),
    .I3(n772_32) 
);
defparam n1340_s24.INIT=16'h0777;
  LUT3 n1341_s22 (
    .F(n1341_26),
    .I0(n1341_27),
    .I1(n1341_31),
    .I2(n776_38) 
);
defparam n1341_s22.INIT=8'hA3;
  LUT4 n1342_s22 (
    .F(n1342_26),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n776_38),
    .I3(n1342_28) 
);
defparam n1342_s22.INIT=16'h0A0C;
  LUT4 n1342_s23 (
    .F(n1342_27),
    .I0(ff_next_vram7[2]),
    .I1(n1342_29),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1342_s23.INIT=16'hAC00;
  LUT4 n1343_s22 (
    .F(n1343_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n776_38),
    .I3(n1342_28) 
);
defparam n1343_s22.INIT=16'h0A0C;
  LUT4 n1343_s23 (
    .F(n1343_27),
    .I0(ff_next_vram7[1]),
    .I1(n1343_28),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1343_s23.INIT=16'hAC00;
  LUT4 n1344_s22 (
    .F(n1344_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n776_38),
    .I3(n1342_28) 
);
defparam n1344_s22.INIT=16'h0A0C;
  LUT4 n1344_s23 (
    .F(n1344_27),
    .I0(ff_next_vram7[0]),
    .I1(n1344_28),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1344_s23.INIT=16'hAC00;
  LUT4 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_12),
    .I3(n1345_9) 
);
defparam ff_pos_x_5_s4.INIT=16'h007F;
  LUT4 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_8),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram3_7_s4.INIT=16'h0100;
  LUT4 ff_next_vram4_3_s3 (
    .F(ff_next_vram4_3_7),
    .I0(n772_32),
    .I1(ff_next_vram4_3_8),
    .I2(w_vram_interleave),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram4_3_s3.INIT=16'hF0EE;
  LUT4 ff_next_vram3_3_s5 (
    .F(ff_next_vram3_3_9),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam ff_next_vram3_3_s5.INIT=16'hCA00;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]),
    .I3(ff_screen_h_in_active_12) 
);
defparam ff_screen_h_in_active_s5.INIT=16'h8000;
  LUT4 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(n804_28),
    .I1(ff_phase[1]),
    .I2(n776_38),
    .I3(ff_next_vram3_7_8) 
);
defparam ff_next_vram1_7_s4.INIT=16'hCCB0;
  LUT3 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam ff_next_vram2_7_s4.INIT=8'h40;
  LUT4 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(ff_next_vram3_7_8),
    .I1(w_vram_interleave),
    .I2(ff_phase[0]),
    .I3(n440_9) 
);
defparam ff_next_vram6_7_s4.INIT=16'hC100;
  LUT3 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_10),
    .I0(ff_phase[2]),
    .I1(n772_32),
    .I2(n440_9) 
);
defparam ff_next_vram5_7_s5.INIT=8'h80;
  LUT4 n182_s3 (
    .F(n182_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_12) 
);
defparam n182_s3.INIT=16'h8000;
  LUT3 n179_s3 (
    .F(n179_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]) 
);
defparam n179_s3.INIT=8'h80;
  LUT4 n178_s3 (
    .F(n178_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]),
    .I3(ff_pos_x[3]) 
);
defparam n178_s3.INIT=16'h8000;
  LUT4 n706_s2 (
    .F(n706_7),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n706_9),
    .I2(n706_10),
    .I3(n706_15) 
);
defparam n706_s2.INIT=16'h7077;
  LUT4 n706_s3 (
    .F(n706_8),
    .I0(ff_next_vram0[3]),
    .I1(n706_12),
    .I2(n706_13),
    .I3(ff_next_vram2_7_9) 
);
defparam n706_s3.INIT=16'h8F00;
  LUT4 n705_s2 (
    .F(n705_7),
    .I0(ff_next_vram0[4]),
    .I1(n706_12),
    .I2(n705_9),
    .I3(ff_next_vram2_7_9) 
);
defparam n705_s2.INIT=16'h8F00;
  LUT4 n705_s3 (
    .F(n705_8),
    .I0(n705_10),
    .I1(n706_15),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(n706_9) 
);
defparam n705_s3.INIT=16'h0BBB;
  LUT4 n704_s2 (
    .F(n704_7),
    .I0(ff_next_vram0[5]),
    .I1(n706_12),
    .I2(n704_10),
    .I3(ff_next_vram2_7_9) 
);
defparam n704_s2.INIT=16'h8F00;
  LUT4 n704_s3 (
    .F(n704_8),
    .I0(n776_28),
    .I1(n704_11),
    .I2(n704_16),
    .I3(n701_8) 
);
defparam n704_s3.INIT=16'h1F00;
  LUT4 n704_s4 (
    .F(n704_9),
    .I0(w_pos_x[2]),
    .I1(n704_13),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n706_9) 
);
defparam n704_s4.INIT=16'h0777;
  LUT3 n703_s2 (
    .F(n703_7),
    .I0(ff_next_vram0[6]),
    .I1(ff_next_vram2_7_9),
    .I2(n706_12) 
);
defparam n703_s2.INIT=8'h80;
  LUT4 n703_s3 (
    .F(n703_8),
    .I0(n975_17),
    .I1(w_pos_x[6]),
    .I2(n703_10),
    .I3(n701_8) 
);
defparam n703_s3.INIT=16'h4F00;
  LUT4 n703_s4 (
    .F(n703_9),
    .I0(n703_11),
    .I1(ff_next_vram0[0]),
    .I2(w_pos_x[3]),
    .I3(n704_13) 
);
defparam n703_s4.INIT=16'h0BBB;
  LUT3 n702_s2 (
    .F(n702_7),
    .I0(ff_next_vram0[7]),
    .I1(ff_next_vram2_7_9),
    .I2(n706_12) 
);
defparam n702_s2.INIT=8'h80;
  LUT4 n702_s3 (
    .F(n702_8),
    .I0(n702_10),
    .I1(n702_11),
    .I2(n702_12),
    .I3(n701_8) 
);
defparam n702_s3.INIT=16'hFE00;
  LUT4 n702_s4 (
    .F(n702_9),
    .I0(n703_11),
    .I1(ff_next_vram0[1]),
    .I2(w_pos_x[4]),
    .I3(n704_13) 
);
defparam n702_s4.INIT=16'h0BBB;
  LUT4 n701_s2 (
    .F(n701_7),
    .I0(n776_38),
    .I1(n701_10),
    .I2(n701_11),
    .I3(n701_12) 
);
defparam n701_s2.INIT=16'h000B;
  LUT3 n701_s3 (
    .F(n701_8),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n701_s3.INIT=8'h01;
  LUT4 n701_s4 (
    .F(n701_9),
    .I0(n703_11),
    .I1(ff_next_vram0[2]),
    .I2(w_pos_x[5]),
    .I3(n704_13) 
);
defparam n701_s4.INIT=16'h0BBB;
  LUT4 n700_s2 (
    .F(n700_7),
    .I0(n706_12),
    .I1(n700_10),
    .I2(ff_next_vram2_7_9),
    .I3(reg_color_table_base[6]) 
);
defparam n700_s2.INIT=16'hE000;
  LUT4 n700_s3 (
    .F(n700_8),
    .I0(n975_17),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n700_11),
    .I3(n701_8) 
);
defparam n700_s3.INIT=16'h4F00;
  LUT4 n700_s4 (
    .F(n700_9),
    .I0(n704_13),
    .I1(w_pos_x[6]),
    .I2(n690_14),
    .I3(ff_next_vram0[3]) 
);
defparam n700_s4.INIT=16'h7077;
  LUT4 n699_s2 (
    .F(n699_7),
    .I0(n975_17),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n699_10),
    .I3(n701_8) 
);
defparam n699_s2.INIT=16'h4F00;
  LUT4 n699_s3 (
    .F(n699_8),
    .I0(reg_color_table_base[7]),
    .I1(n706_12),
    .I2(n699_11),
    .I3(ff_next_vram2_7_9) 
);
defparam n699_s3.INIT=16'hF800;
  LUT4 n699_s4 (
    .F(n699_9),
    .I0(w_pos_x[7]),
    .I1(n704_13),
    .I2(ff_next_vram0[4]),
    .I3(n706_9) 
);
defparam n699_s4.INIT=16'h0777;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(n975_17),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n698_10),
    .I3(n701_8) 
);
defparam n698_s2.INIT=16'h4F00;
  LUT4 n698_s3 (
    .F(n698_8),
    .I0(n706_12),
    .I1(n698_11),
    .I2(ff_next_vram2_7_9),
    .I3(reg_color_table_base[8]) 
);
defparam n698_s3.INIT=16'hE000;
  LUT4 n698_s4 (
    .F(n698_9),
    .I0(n690_14),
    .I1(ff_next_vram0[5]),
    .I2(ff_phase[1]),
    .I3(n698_12) 
);
defparam n698_s4.INIT=16'hB0BB;
  LUT4 n697_s2 (
    .F(n697_7),
    .I0(n975_17),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n697_10),
    .I3(n701_8) 
);
defparam n697_s2.INIT=16'h4F00;
  LUT4 n697_s3 (
    .F(n697_8),
    .I0(n697_11),
    .I1(n697_15),
    .I2(n690_14),
    .I3(ff_next_vram0[6]) 
);
defparam n697_s3.INIT=16'h8F00;
  LUT4 n697_s4 (
    .F(n697_9),
    .I0(n706_12),
    .I1(n697_15),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(n704_13) 
);
defparam n697_s4.INIT=16'h0777;
  LUT4 n696_s3 (
    .F(n696_8),
    .I0(n696_10),
    .I1(n696_17),
    .I2(n696_12),
    .I3(n701_8) 
);
defparam n696_s3.INIT=16'hEF00;
  LUT4 n696_s4 (
    .F(n696_9),
    .I0(n696_21),
    .I1(n706_12),
    .I2(n696_14),
    .I3(ff_next_vram0[7]) 
);
defparam n696_s4.INIT=16'h7077;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(n695_22),
    .I1(n695_11),
    .I2(n695_12),
    .I3(n701_8) 
);
defparam n695_s2.INIT=16'h1F00;
  LUT4 n695_s3 (
    .F(n695_8),
    .I0(n706_12),
    .I1(n695_13),
    .I2(ff_next_vram2_7_9),
    .I3(reg_color_table_base[11]) 
);
defparam n695_s3.INIT=16'hE000;
  LUT4 n695_s4 (
    .F(n695_9),
    .I0(n695_14),
    .I1(n695_15),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(n695_16) 
);
defparam n695_s4.INIT=16'hBF00;
  LUT3 n694_s2 (
    .F(n694_7),
    .I0(n694_25),
    .I1(n694_11),
    .I2(n701_8) 
);
defparam n694_s2.INIT=8'hD0;
  LUT4 n694_s3 (
    .F(n694_8),
    .I0(n694_12),
    .I1(n695_15),
    .I2(n694_23),
    .I3(reg_pattern_generator_table_base[12]) 
);
defparam n694_s3.INIT=16'hF400;
  LUT4 n694_s4 (
    .F(n694_9),
    .I0(n706_12),
    .I1(n694_14),
    .I2(n694_21),
    .I3(n694_16) 
);
defparam n694_s4.INIT=16'h001F;
  LUT4 n693_s2 (
    .F(n693_7),
    .I0(n693_16),
    .I1(n693_10),
    .I2(n693_11),
    .I3(n693_12) 
);
defparam n693_s2.INIT=16'h1C00;
  LUT4 n693_s3 (
    .F(n693_8),
    .I0(n690_14),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n693_13),
    .I3(n693_14) 
);
defparam n693_s3.INIT=16'h000B;
  LUT4 n692_s2 (
    .F(n692_7),
    .I0(n772_32),
    .I1(w_pattern_name_t2[14]),
    .I2(n692_9),
    .I3(n692_10) 
);
defparam n692_s2.INIT=16'h0007;
  LUT4 n692_s3 (
    .F(n692_8),
    .I0(n690_14),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n692_14),
    .I3(n692_12) 
);
defparam n692_s3.INIT=16'h000B;
  LUT4 n691_s2 (
    .F(n691_7),
    .I0(reg_color_table_base[15]),
    .I1(n776_38),
    .I2(n804_28),
    .I3(ff_next_vram2_7_9) 
);
defparam n691_s2.INIT=16'h8000;
  LUT4 n691_s3 (
    .F(n691_8),
    .I0(n975_17),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n691_10),
    .I3(n701_8) 
);
defparam n691_s3.INIT=16'h4F00;
  LUT4 n691_s4 (
    .F(n691_9),
    .I0(n704_13),
    .I1(n691_11),
    .I2(n690_14),
    .I3(reg_pattern_generator_table_base[15]) 
);
defparam n691_s4.INIT=16'h7077;
  LUT4 n690_s3 (
    .F(n690_8),
    .I0(n690_9),
    .I1(n704_13),
    .I2(n690_10),
    .I3(n690_11) 
);
defparam n690_s3.INIT=16'h0007;
  LUT4 n511_s2 (
    .F(n511_7),
    .I0(w_vram_interleave),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(reg_screen_mode[0]) 
);
defparam n511_s2.INIT=16'hD010;
  LUT4 n511_s3 (
    .F(n511_8),
    .I0(n772_34),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam n511_s3.INIT=16'hDDD4;
  LUT4 n511_s4 (
    .F(n511_9),
    .I0(n511_10),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(n511_13) 
);
defparam n511_s4.INIT=16'h1700;
  LUT3 n138_s4 (
    .F(n138_9),
    .I0(ff_pos_x_5_9),
    .I1(n327_10),
    .I2(ff_screen_h_in_active_10) 
);
defparam n138_s4.INIT=8'h0B;
  LUT4 n256_s5 (
    .F(n256_10),
    .I0(n88_10),
    .I1(n878_18),
    .I2(w_screen_pos_x_Z[12]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n256_s5.INIT=16'hFC50;
  LUT4 n256_s6 (
    .F(n256_11),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(n256_12),
    .I3(ff_state_1_7) 
);
defparam n256_s6.INIT=16'h1000;
  LUT4 n1345_s5 (
    .F(n1345_8),
    .I0(n772_32),
    .I1(n1345_10),
    .I2(ff_next_vram0[7]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1345_s5.INIT=16'h0DDD;
  LUT3 n1345_s6 (
    .F(n1345_9),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1345_s6.INIT=8'h40;
  LUT4 n1346_s3 (
    .F(n1346_6),
    .I0(n772_32),
    .I1(n1346_7),
    .I2(ff_next_vram0[6]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1346_s3.INIT=16'h0DDD;
  LUT4 n1347_s3 (
    .F(n1347_6),
    .I0(n772_32),
    .I1(n1347_7),
    .I2(ff_next_vram0[5]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1347_s3.INIT=16'h0DDD;
  LUT4 n1348_s3 (
    .F(n1348_6),
    .I0(n772_32),
    .I1(n1348_7),
    .I2(ff_next_vram0[4]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1348_s3.INIT=16'h0DDD;
  LUT4 n1349_s3 (
    .F(n1349_6),
    .I0(n1345_10),
    .I1(ff_next_vram0[3]),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1349_s3.INIT=16'hC500;
  LUT4 n1349_s4 (
    .F(n1349_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n776_38),
    .I3(n1349_8) 
);
defparam n1349_s4.INIT=16'h0C0A;
  LUT4 n1350_s4 (
    .F(n1350_7),
    .I0(n1346_7),
    .I1(ff_next_vram0[2]),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1350_s4.INIT=16'hC500;
  LUT4 n1350_s5 (
    .F(n1350_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n776_38),
    .I3(n1349_8) 
);
defparam n1350_s5.INIT=16'h0C0A;
  LUT4 n1351_s3 (
    .F(n1351_6),
    .I0(n1347_7),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1351_s3.INIT=16'hC500;
  LUT4 n1351_s4 (
    .F(n1351_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n776_38),
    .I3(n1349_8) 
);
defparam n1351_s4.INIT=16'h0C0A;
  LUT4 n1352_s3 (
    .F(n1352_6),
    .I0(n1348_7),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1352_s3.INIT=16'hC500;
  LUT4 n1352_s4 (
    .F(n1352_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n776_38),
    .I3(n1349_8) 
);
defparam n1352_s4.INIT=16'h0C0A;
  LUT4 n1353_s3 (
    .F(n1353_6),
    .I0(ff_next_vram1[7]),
    .I1(ff_next_vram3_3_9),
    .I2(n1353_7),
    .I3(n772_32) 
);
defparam n1353_s3.INIT=16'h0777;
  LUT4 n1354_s3 (
    .F(n1354_6),
    .I0(ff_next_vram1[6]),
    .I1(ff_next_vram3_3_9),
    .I2(n1354_7),
    .I3(n772_32) 
);
defparam n1354_s3.INIT=16'h7077;
  LUT4 n1355_s3 (
    .F(n1355_6),
    .I0(ff_next_vram1[5]),
    .I1(ff_next_vram3_3_9),
    .I2(n1355_7),
    .I3(n772_32) 
);
defparam n1355_s3.INIT=16'h7077;
  LUT4 n1356_s3 (
    .F(n1356_6),
    .I0(ff_next_vram1[4]),
    .I1(ff_next_vram3_3_9),
    .I2(n1356_7),
    .I3(n772_32) 
);
defparam n1356_s3.INIT=16'h7077;
  LUT4 n1357_s3 (
    .F(n1357_6),
    .I0(ff_next_vram1[3]),
    .I1(n1357_8),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1357_s3.INIT=16'hAC00;
  LUT4 n1357_s4 (
    .F(n1357_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n776_38),
    .I3(n1357_9) 
);
defparam n1357_s4.INIT=16'h0C0A;
  LUT4 n1358_s3 (
    .F(n1358_6),
    .I0(ff_next_vram1[2]),
    .I1(n1358_8),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1358_s3.INIT=16'hAC00;
  LUT4 n1358_s4 (
    .F(n1358_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n776_38),
    .I3(n1357_9) 
);
defparam n1358_s4.INIT=16'h0C0A;
  LUT4 n1359_s3 (
    .F(n1359_6),
    .I0(ff_next_vram1[1]),
    .I1(n1359_8),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1359_s3.INIT=16'hAC00;
  LUT4 n1359_s4 (
    .F(n1359_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n776_38),
    .I3(n1357_9) 
);
defparam n1359_s4.INIT=16'h0C0A;
  LUT4 n1360_s3 (
    .F(n1360_6),
    .I0(ff_next_vram1[0]),
    .I1(n1360_8),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1360_s3.INIT=16'hAC00;
  LUT4 n1360_s4 (
    .F(n1360_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n776_38),
    .I3(n1357_9) 
);
defparam n1360_s4.INIT=16'h0C0A;
  LUT4 n1361_s3 (
    .F(n1361_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]),
    .I3(n772_32) 
);
defparam n1361_s3.INIT=16'hAC00;
  LUT4 n1362_s3 (
    .F(n1362_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]),
    .I3(n772_32) 
);
defparam n1362_s3.INIT=16'hAC00;
  LUT4 n1363_s3 (
    .F(n1363_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]),
    .I3(n772_32) 
);
defparam n1363_s3.INIT=16'hAC00;
  LUT4 n1364_s3 (
    .F(n1364_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]),
    .I3(n772_32) 
);
defparam n1364_s3.INIT=16'hAC00;
  LUT4 n1365_s5 (
    .F(n1365_8),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram1[5]),
    .I2(n776_38),
    .I3(n1365_13) 
);
defparam n1365_s5.INIT=16'h004F;
  LUT4 n1369_s3 (
    .F(n1369_6),
    .I0(n772_32),
    .I1(n1369_7),
    .I2(ff_next_vram3[7]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1369_s3.INIT=16'h0DDD;
  LUT4 n1370_s3 (
    .F(n1370_6),
    .I0(n772_32),
    .I1(n1370_7),
    .I2(ff_next_vram3[6]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1370_s3.INIT=16'h0DDD;
  LUT4 n1371_s3 (
    .F(n1371_6),
    .I0(n772_32),
    .I1(n1371_7),
    .I2(ff_next_vram3[5]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1371_s3.INIT=16'h0DDD;
  LUT4 n1372_s3 (
    .F(n1372_6),
    .I0(n772_32),
    .I1(n1372_7),
    .I2(ff_next_vram3[4]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1372_s3.INIT=16'h0DDD;
  LUT4 n1373_s3 (
    .F(n1373_6),
    .I0(ff_next_vram3[3]),
    .I1(n1373_8),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1373_s3.INIT=16'hAC00;
  LUT4 n1373_s4 (
    .F(n1373_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n776_38),
    .I3(n1373_9) 
);
defparam n1373_s4.INIT=16'h0C0A;
  LUT4 n1374_s3 (
    .F(n1374_6),
    .I0(ff_next_vram3[2]),
    .I1(n1374_8),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1374_s3.INIT=16'hAC00;
  LUT4 n1374_s4 (
    .F(n1374_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n776_38),
    .I3(n1373_9) 
);
defparam n1374_s4.INIT=16'h0C0A;
  LUT4 n1375_s3 (
    .F(n1375_6),
    .I0(ff_next_vram3[1]),
    .I1(n1375_8),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1375_s3.INIT=16'hAC00;
  LUT4 n1375_s4 (
    .F(n1375_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n776_38),
    .I3(n1373_9) 
);
defparam n1375_s4.INIT=16'h0C0A;
  LUT4 n1376_s3 (
    .F(n1376_6),
    .I0(ff_next_vram3[0]),
    .I1(n1376_8),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1376_s3.INIT=16'hAC00;
  LUT4 n1376_s4 (
    .F(n1376_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n776_38),
    .I3(n1373_9) 
);
defparam n1376_s4.INIT=16'h0C0A;
  LUT4 n1377_s3 (
    .F(n1377_6),
    .I0(ff_next_vram4[7]),
    .I1(ff_next_vram3_3_9),
    .I2(n1377_7),
    .I3(n772_32) 
);
defparam n1377_s3.INIT=16'h0777;
  LUT4 n1378_s3 (
    .F(n1378_6),
    .I0(ff_next_vram4[6]),
    .I1(ff_next_vram3_3_9),
    .I2(n1378_7),
    .I3(n772_32) 
);
defparam n1378_s3.INIT=16'h7077;
  LUT4 n1379_s3 (
    .F(n1379_6),
    .I0(ff_next_vram4[5]),
    .I1(ff_next_vram3_3_9),
    .I2(n1379_7),
    .I3(n772_32) 
);
defparam n1379_s3.INIT=16'h0777;
  LUT4 n1380_s3 (
    .F(n1380_6),
    .I0(ff_next_vram4[4]),
    .I1(ff_next_vram3_3_9),
    .I2(n1380_7),
    .I3(n772_32) 
);
defparam n1380_s3.INIT=16'h7077;
  LUT4 n1381_s3 (
    .F(n1381_6),
    .I0(ff_next_vram4[3]),
    .I1(n1381_8),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1381_s3.INIT=16'hAC00;
  LUT4 n1381_s4 (
    .F(n1381_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n776_38),
    .I3(n1381_9) 
);
defparam n1381_s4.INIT=16'h0A0C;
  LUT4 n1382_s3 (
    .F(n1382_6),
    .I0(ff_next_vram4[2]),
    .I1(n1382_8),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1382_s3.INIT=16'hAC00;
  LUT4 n1382_s4 (
    .F(n1382_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n776_38),
    .I3(n1381_9) 
);
defparam n1382_s4.INIT=16'h0A0C;
  LUT4 n1383_s3 (
    .F(n1383_6),
    .I0(ff_next_vram4[1]),
    .I1(n1383_8),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1383_s3.INIT=16'hAC00;
  LUT4 n1383_s4 (
    .F(n1383_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n776_38),
    .I3(n1381_9) 
);
defparam n1383_s4.INIT=16'h0A0C;
  LUT4 n1384_s3 (
    .F(n1384_6),
    .I0(ff_next_vram4[0]),
    .I1(n1384_8),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1384_s3.INIT=16'hAC00;
  LUT4 n1384_s4 (
    .F(n1384_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n776_38),
    .I3(n1381_9) 
);
defparam n1384_s4.INIT=16'h0A0C;
  LUT4 n1385_s3 (
    .F(n1385_6),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3_3_9),
    .I2(n1385_7),
    .I3(n772_32) 
);
defparam n1385_s3.INIT=16'h0777;
  LUT4 n1386_s3 (
    .F(n1386_6),
    .I0(ff_next_vram5[6]),
    .I1(ff_next_vram3_3_9),
    .I2(n1386_7),
    .I3(n772_32) 
);
defparam n1386_s3.INIT=16'h7077;
  LUT4 n1387_s3 (
    .F(n1387_6),
    .I0(ff_next_vram3_3_9),
    .I1(n1387_7),
    .I2(n772_32),
    .I3(ff_next_vram5[5]) 
);
defparam n1387_s3.INIT=16'h453F;
  LUT4 n1388_s3 (
    .F(n1388_6),
    .I0(ff_next_vram5[4]),
    .I1(ff_next_vram3_3_9),
    .I2(n1388_7),
    .I3(n772_32) 
);
defparam n1388_s3.INIT=16'h0777;
  LUT4 n1389_s3 (
    .F(n1389_6),
    .I0(ff_next_vram5[3]),
    .I1(n1389_8),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1389_s3.INIT=16'hA300;
  LUT4 n1389_s4 (
    .F(n1389_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n776_38),
    .I3(n1389_9) 
);
defparam n1389_s4.INIT=16'h0A0C;
  LUT4 n1390_s3 (
    .F(n1390_6),
    .I0(ff_next_vram5[2]),
    .I1(n1390_8),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1390_s3.INIT=16'hA300;
  LUT4 n1390_s4 (
    .F(n1390_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n776_38),
    .I3(n1389_9) 
);
defparam n1390_s4.INIT=16'h0A0C;
  LUT4 n1391_s3 (
    .F(n1391_6),
    .I0(ff_next_vram5[1]),
    .I1(n1391_8),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1391_s3.INIT=16'hA300;
  LUT4 n1391_s4 (
    .F(n1391_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n776_38),
    .I3(n1389_9) 
);
defparam n1391_s4.INIT=16'h0A0C;
  LUT4 n1392_s3 (
    .F(n1392_6),
    .I0(ff_next_vram5[0]),
    .I1(n1392_8),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1392_s3.INIT=16'hA300;
  LUT4 n1392_s4 (
    .F(n1392_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n776_38),
    .I3(n1389_9) 
);
defparam n1392_s4.INIT=16'h0A0C;
  LUT4 n1393_s3 (
    .F(n1393_6),
    .I0(ff_next_vram6[7]),
    .I1(ff_next_vram3_3_9),
    .I2(n1393_7),
    .I3(n772_32) 
);
defparam n1393_s3.INIT=16'h7077;
  LUT4 n1394_s3 (
    .F(n1394_6),
    .I0(ff_next_vram6[6]),
    .I1(ff_next_vram3_3_9),
    .I2(n1394_7),
    .I3(n772_32) 
);
defparam n1394_s3.INIT=16'h0777;
  LUT4 n1395_s3 (
    .F(n1395_6),
    .I0(ff_next_vram6[5]),
    .I1(ff_next_vram3_3_9),
    .I2(n1395_7),
    .I3(n772_32) 
);
defparam n1395_s3.INIT=16'h7077;
  LUT4 n1396_s3 (
    .F(n1396_6),
    .I0(ff_next_vram6[4]),
    .I1(ff_next_vram3_3_9),
    .I2(n1396_7),
    .I3(n772_32) 
);
defparam n1396_s3.INIT=16'h0777;
  LUT4 n1397_s3 (
    .F(n1397_6),
    .I0(n1369_7),
    .I1(ff_next_vram6[3]),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1397_s3.INIT=16'hC500;
  LUT4 n1397_s4 (
    .F(n1397_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n776_38),
    .I3(n1397_8) 
);
defparam n1397_s4.INIT=16'h0A0C;
  LUT4 n1398_s3 (
    .F(n1398_6),
    .I0(n1370_7),
    .I1(ff_next_vram6[2]),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1398_s3.INIT=16'hC500;
  LUT4 n1398_s4 (
    .F(n1398_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n776_38),
    .I3(n1397_8) 
);
defparam n1398_s4.INIT=16'h0A0C;
  LUT4 n1399_s3 (
    .F(n1399_6),
    .I0(n1371_7),
    .I1(ff_next_vram6[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1399_s3.INIT=16'hC500;
  LUT4 n1399_s4 (
    .F(n1399_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n776_38),
    .I3(n1397_8) 
);
defparam n1399_s4.INIT=16'h0A0C;
  LUT4 n1400_s3 (
    .F(n1400_6),
    .I0(n1372_7),
    .I1(ff_next_vram6[0]),
    .I2(ff_next_vram3_3_9),
    .I3(n776_38) 
);
defparam n1400_s3.INIT=16'hC500;
  LUT4 n1400_s4 (
    .F(n1400_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n776_38),
    .I3(n1397_8) 
);
defparam n1400_s4.INIT=16'h0A0C;
  LUT4 w_pattern0_3_s2 (
    .F(w_pattern0_3_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(reg_left_mask) 
);
defparam w_pattern0_3_s2.INIT=16'h0100;
  LUT4 n772_s26 (
    .F(n772_34),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[3]) 
);
defparam n772_s26.INIT=16'h3533;
  LUT3 n773_s23 (
    .F(n773_31),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n773_s23.INIT=8'hCA;
  LUT3 n776_s23 (
    .F(n776_27),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[2]),
    .I2(n776_34) 
);
defparam n776_s23.INIT=8'hD0;
  LUT3 n776_s24 (
    .F(n776_28),
    .I0(w_vram_interleave),
    .I1(w_4colors_mode_5),
    .I2(ff_next_vram3_7_8) 
);
defparam n776_s24.INIT=8'h01;
  LUT3 n776_s25 (
    .F(n776_29),
    .I0(n752_9),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n776_35) 
);
defparam n776_s25.INIT=8'hCA;
  LUT2 n776_s26 (
    .F(n776_30),
    .I0(n776_32),
    .I1(n776_35) 
);
defparam n776_s26.INIT=4'h9;
  LUT3 n776_s27 (
    .F(n776_31),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n776_s27.INIT=8'hCA;
  LUT4 n776_s28 (
    .F(n776_32),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(n776_36) 
);
defparam n776_s28.INIT=16'h3DC3;
  LUT4 n776_s29 (
    .F(n776_33),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n776_s29.INIT=16'h0100;
  LUT3 n777_s22 (
    .F(n777_26),
    .I0(n753_9),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n776_35) 
);
defparam n777_s22.INIT=8'hCA;
  LUT3 n777_s23 (
    .F(n777_27),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n777_s23.INIT=8'hCA;
  LUT3 n778_s22 (
    .F(n778_26),
    .I0(n754_9),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n776_35) 
);
defparam n778_s22.INIT=8'hCA;
  LUT3 n778_s23 (
    .F(n778_27),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n778_s23.INIT=8'hCA;
  LUT2 n779_s22 (
    .F(n779_26),
    .I0(w_vram_interleave),
    .I1(ff_next_vram3_7_8) 
);
defparam n779_s22.INIT=4'h1;
  LUT3 n779_s23 (
    .F(n779_27),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n779_s23.INIT=8'hCA;
  LUT2 n975_s13 (
    .F(n975_17),
    .I0(reg_screen_mode[1]),
    .I1(n327_12) 
);
defparam n975_s13.INIT=4'h4;
  LUT4 n979_s13 (
    .F(n979_17),
    .I0(n975_17),
    .I1(n752_9),
    .I2(ff_next_vram2[3]),
    .I3(ff_next_vram3_3_9) 
);
defparam n979_s13.INIT=16'h0BBB;
  LUT4 n980_s13 (
    .F(n980_17),
    .I0(n975_17),
    .I1(n753_9),
    .I2(ff_next_vram2[2]),
    .I3(ff_next_vram3_3_9) 
);
defparam n980_s13.INIT=16'h0BBB;
  LUT4 n981_s13 (
    .F(n981_17),
    .I0(n975_17),
    .I1(n754_9),
    .I2(ff_next_vram2[1]),
    .I3(ff_next_vram3_3_9) 
);
defparam n981_s13.INIT=16'h0BBB;
  LUT4 n982_s13 (
    .F(n982_17),
    .I0(n975_17),
    .I1(n755_9),
    .I2(ff_next_vram2[0]),
    .I3(ff_next_vram3_3_9) 
);
defparam n982_s13.INIT=16'h0BBB;
  LUT3 n991_s14 (
    .F(n991_18),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n991_s14.INIT=8'hCA;
  LUT3 n992_s13 (
    .F(n992_17),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n992_s13.INIT=8'hCA;
  LUT3 n993_s13 (
    .F(n993_17),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n993_s13.INIT=8'hCA;
  LUT3 n994_s13 (
    .F(n994_17),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n994_s13.INIT=8'hCA;
  LUT3 n1337_s26 (
    .F(n1337_36),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[1]) 
);
defparam n1337_s26.INIT=8'hAC;
  LUT3 n1338_s25 (
    .F(n1338_35),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[1]) 
);
defparam n1338_s25.INIT=8'hAC;
  LUT3 n1339_s25 (
    .F(n1339_35),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[1]) 
);
defparam n1339_s25.INIT=8'hAC;
  LUT3 n1340_s25 (
    .F(n1340_35),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[1]) 
);
defparam n1340_s25.INIT=8'hAC;
  LUT3 n1341_s23 (
    .F(n1341_27),
    .I0(ff_next_vram7[3]),
    .I1(n1341_29),
    .I2(ff_next_vram3_3_9) 
);
defparam n1341_s23.INIT=8'h53;
  LUT2 n1342_s24 (
    .F(n1342_28),
    .I0(ff_next_vram5[0]),
    .I1(n776_32) 
);
defparam n1342_s24.INIT=4'h8;
  LUT3 n1342_s25 (
    .F(n1342_29),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1342_s25.INIT=8'hAC;
  LUT3 n1343_s24 (
    .F(n1343_28),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1343_s24.INIT=8'hAC;
  LUT3 n1344_s24 (
    .F(n1344_28),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1344_s24.INIT=8'hAC;
  LUT3 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(w_scroll_pos_x[0]),
    .I1(w_scroll_pos_x[1]),
    .I2(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s5.INIT=8'h80;
  LUT3 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s6.INIT=8'h01;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT3 ff_next_vram4_3_s4 (
    .F(ff_next_vram4_3_8),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(ff_next_vram3_3_9) 
);
defparam ff_next_vram4_3_s4.INIT=8'h70;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(n327_10),
    .I1(w_scroll_pos_x[3]),
    .I2(w_scroll_pos_x[4]),
    .I3(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h4000;
  LUT3 n706_s4 (
    .F(n706_9),
    .I0(ff_next_vram3_3_9),
    .I1(n776_33),
    .I2(n695_15) 
);
defparam n706_s4.INIT=8'h10;
  LUT4 n706_s5 (
    .F(n706_10),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[3]),
    .I2(n776_28),
    .I3(n327_10) 
);
defparam n706_s5.INIT=16'hF53F;
  LUT4 n706_s7 (
    .F(n706_12),
    .I0(n776_38),
    .I1(n776_32),
    .I2(n776_35),
    .I3(n776_28) 
);
defparam n706_s7.INIT=16'h8000;
  LUT4 n706_s8 (
    .F(n706_13),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n697_11),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n776_33) 
);
defparam n706_s8.INIT=16'h0777;
  LUT4 n705_s4 (
    .F(n705_9),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n697_11),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(n776_33) 
);
defparam n705_s4.INIT=16'h0777;
  LUT4 n705_s5 (
    .F(n705_10),
    .I0(n776_32),
    .I1(ff_pos_x[1]),
    .I2(n705_11),
    .I3(n776_28) 
);
defparam n705_s5.INIT=16'hF0BB;
  LUT4 n704_s5 (
    .F(n704_10),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n697_11),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n776_33) 
);
defparam n704_s5.INIT=16'h0777;
  LUT4 n704_s6 (
    .F(n704_11),
    .I0(ff_pos_x[2]),
    .I1(w_pos_x[3]),
    .I2(n776_32),
    .I3(n776_35) 
);
defparam n704_s6.INIT=16'h3FF5;
  LUT3 n704_s8 (
    .F(n704_13),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(w_vram_interleave) 
);
defparam n704_s8.INIT=8'h10;
  LUT3 n703_s5 (
    .F(n703_10),
    .I0(ff_next_vram4_3_8),
    .I1(w_pos_x[4]),
    .I2(n703_12) 
);
defparam n703_s5.INIT=8'h70;
  LUT4 n703_s6 (
    .F(n703_11),
    .I0(n776_30),
    .I1(ff_next_vram2_7_9),
    .I2(n776_28),
    .I3(n706_9) 
);
defparam n703_s6.INIT=16'h00BF;
  LUT4 n702_s5 (
    .F(n702_10),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(w_pos_x[5]),
    .I2(n695_22),
    .I3(n776_35) 
);
defparam n702_s5.INIT=16'h0C0A;
  LUT4 n702_s6 (
    .F(n702_11),
    .I0(w_pattern_name_t12_pre[3]),
    .I1(w_pos_x[7]),
    .I2(n776_38),
    .I3(n776_32) 
);
defparam n702_s6.INIT=16'h0A0C;
  LUT4 n702_s7 (
    .F(n702_12),
    .I0(w_pos_x[5]),
    .I1(w_pos_x[7]),
    .I2(n776_27),
    .I3(n693_16) 
);
defparam n702_s7.INIT=16'hAC00;
  LUT2 n701_s5 (
    .F(n701_10),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(n776_32) 
);
defparam n701_s5.INIT=4'h8;
  LUT4 n701_s6 (
    .F(n701_11),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(w_pos_x[6]),
    .I2(n695_22),
    .I3(n776_35) 
);
defparam n701_s6.INIT=16'h0C0A;
  LUT4 n701_s7 (
    .F(n701_12),
    .I0(w_pos_x[6]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n776_27),
    .I3(n693_16) 
);
defparam n701_s7.INIT=16'hAC00;
  LUT2 n700_s5 (
    .F(n700_10),
    .I0(ff_next_vram0[3]),
    .I1(n697_11) 
);
defparam n700_s5.INIT=4'h8;
  LUT3 n700_s6 (
    .F(n700_11),
    .I0(ff_next_vram4_3_8),
    .I1(w_pos_x[7]),
    .I2(n700_12) 
);
defparam n700_s6.INIT=8'h70;
  LUT3 n699_s5 (
    .F(n699_10),
    .I0(n699_12),
    .I1(n695_22),
    .I2(n699_13) 
);
defparam n699_s5.INIT=8'hE0;
  LUT4 n699_s6 (
    .F(n699_11),
    .I0(reg_color_table_base[7]),
    .I1(n697_11),
    .I2(n776_33),
    .I3(ff_next_vram0[4]) 
);
defparam n699_s6.INIT=16'hF800;
  LUT3 n698_s5 (
    .F(n698_10),
    .I0(ff_next_vram4_3_8),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n698_13) 
);
defparam n698_s5.INIT=8'h70;
  LUT2 n698_s6 (
    .F(n698_11),
    .I0(ff_next_vram0[5]),
    .I1(n697_11) 
);
defparam n698_s6.INIT=4'h8;
  LUT4 n698_s7 (
    .F(n698_12),
    .I0(ff_phase[2]),
    .I1(n776_28),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n776_30) 
);
defparam n698_s7.INIT=16'h0010;
  LUT3 n697_s5 (
    .F(n697_10),
    .I0(ff_next_vram4_3_8),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n697_13) 
);
defparam n697_s5.INIT=8'h70;
  LUT4 n697_s6 (
    .F(n697_11),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n697_s6.INIT=16'h1400;
  LUT4 n696_s5 (
    .F(n696_10),
    .I0(n696_15),
    .I1(w_pattern_name_t1[10]),
    .I2(n695_22),
    .I3(n776_35) 
);
defparam n696_s5.INIT=16'h0A0C;
  LUT4 n696_s7 (
    .F(n696_12),
    .I0(n772_32),
    .I1(w_pattern_name_t2[10]),
    .I2(n975_17),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n696_s7.INIT=16'h7077;
  LUT4 n696_s9 (
    .F(n696_14),
    .I0(n697_11),
    .I1(n696_21),
    .I2(n706_9),
    .I3(n694_23) 
);
defparam n696_s9.INIT=16'h0007;
  LUT4 n695_s6 (
    .F(n695_11),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(reg_pattern_name_table_base[11]),
    .I2(w_pattern_name_t1[11]),
    .I3(n776_35) 
);
defparam n695_s6.INIT=16'h770F;
  LUT4 n695_s7 (
    .F(n695_12),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(n693_16),
    .I2(reg_pattern_name_table_base[11]),
    .I3(n695_17) 
);
defparam n695_s7.INIT=16'h7F00;
  LUT2 n695_s8 (
    .F(n695_13),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n697_11) 
);
defparam n695_s8.INIT=4'h8;
  LUT4 n695_s9 (
    .F(n695_14),
    .I0(n697_11),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n695_18),
    .I3(n695_19) 
);
defparam n695_s9.INIT=16'h0007;
  LUT3 n695_s10 (
    .F(n695_15),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n695_s10.INIT=8'h10;
  LUT4 n695_s11 (
    .F(n695_16),
    .I0(n704_13),
    .I1(n696_15),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(n694_23) 
);
defparam n695_s11.INIT=16'h0777;
  LUT4 n694_s6 (
    .F(n694_11),
    .I0(w_pattern_name_t1[12]),
    .I1(n776_27),
    .I2(n694_18),
    .I3(n776_28) 
);
defparam n694_s6.INIT=16'h00F8;
  LUT4 n694_s7 (
    .F(n694_12),
    .I0(n697_11),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n695_18),
    .I3(n695_19) 
);
defparam n694_s7.INIT=16'h0007;
  LUT2 n694_s9 (
    .F(n694_14),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n697_11) 
);
defparam n694_s9.INIT=4'h8;
  LUT3 n694_s11 (
    .F(n694_16),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n704_13) 
);
defparam n694_s11.INIT=8'h80;
  LUT4 n693_s5 (
    .F(n693_10),
    .I0(n695_22),
    .I1(n776_35),
    .I2(w_pattern_name_t1[13]),
    .I3(n693_11) 
);
defparam n693_s5.INIT=16'h54EF;
  LUT2 n693_s6 (
    .F(n693_11),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]) 
);
defparam n693_s6.INIT=4'h8;
  LUT4 n693_s7 (
    .F(n693_12),
    .I0(n772_32),
    .I1(w_pattern_name_t2[13]),
    .I2(n975_17),
    .I3(reg_pattern_name_table_base[13]) 
);
defparam n693_s7.INIT=16'h7077;
  LUT3 n693_s8 (
    .F(n693_13),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n704_13) 
);
defparam n693_s8.INIT=8'h80;
  LUT4 n693_s9 (
    .F(n693_14),
    .I0(reg_color_table_base[13]),
    .I1(n776_38),
    .I2(n804_28),
    .I3(ff_next_vram2_7_9) 
);
defparam n693_s9.INIT=16'h8000;
  LUT4 n692_s4 (
    .F(n692_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n693_16),
    .I2(n975_17),
    .I3(reg_pattern_name_table_base[14]) 
);
defparam n692_s4.INIT=16'h8F00;
  LUT4 n692_s5 (
    .F(n692_10),
    .I0(n691_11),
    .I1(w_pattern_name_t1[14]),
    .I2(n695_22),
    .I3(n776_35) 
);
defparam n692_s5.INIT=16'h0A0C;
  LUT4 n692_s7 (
    .F(n692_12),
    .I0(reg_color_table_base[14]),
    .I1(n776_38),
    .I2(n804_28),
    .I3(ff_next_vram2_7_9) 
);
defparam n692_s7.INIT=16'h8000;
  LUT3 n691_s5 (
    .F(n691_10),
    .I0(n690_9),
    .I1(ff_next_vram4_3_8),
    .I2(n691_12) 
);
defparam n691_s5.INIT=8'h70;
  LUT2 n691_s6 (
    .F(n691_11),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]) 
);
defparam n691_s6.INIT=4'h8;
  LUT4 n690_s4 (
    .F(n690_9),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n690_12),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n690_s4.INIT=16'h0B00;
  LUT4 n690_s5 (
    .F(n690_10),
    .I0(reg_color_table_base[16]),
    .I1(n776_38),
    .I2(n804_28),
    .I3(ff_next_vram2_7_9) 
);
defparam n690_s5.INIT=16'h8000;
  LUT4 n690_s6 (
    .F(n690_11),
    .I0(n772_32),
    .I1(reg_pattern_name_table_base[16]),
    .I2(n779_26),
    .I3(n701_8) 
);
defparam n690_s6.INIT=16'h4000;
  LUT4 n511_s5 (
    .F(n511_10),
    .I0(ff_phase[0]),
    .I1(n772_32),
    .I2(ff_next_vram3_3_9),
    .I3(ff_phase[2]) 
);
defparam n511_s5.INIT=16'hBBF0;
  LUT2 n256_s7 (
    .F(n256_12),
    .I0(w_screen_pos_x_Z[13]),
    .I1(w_screen_pos_x_Z[6]) 
);
defparam n256_s7.INIT=4'h4;
  LUT3 n1345_s7 (
    .F(n1345_10),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[7]) 
);
defparam n1345_s7.INIT=8'h53;
  LUT3 n1346_s4 (
    .F(n1346_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1346_s4.INIT=8'h35;
  LUT3 n1347_s4 (
    .F(n1347_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[7]) 
);
defparam n1347_s4.INIT=8'h35;
  LUT3 n1348_s4 (
    .F(n1348_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[7]) 
);
defparam n1348_s4.INIT=8'h35;
  LUT2 n1349_s5 (
    .F(n1349_8),
    .I0(ff_next_vram1[6]),
    .I1(n776_32) 
);
defparam n1349_s5.INIT=4'h4;
  LUT3 n1353_s4 (
    .F(n1353_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[5]) 
);
defparam n1353_s4.INIT=8'hAC;
  LUT3 n1354_s4 (
    .F(n1354_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[5]) 
);
defparam n1354_s4.INIT=8'h53;
  LUT3 n1355_s4 (
    .F(n1355_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[5]) 
);
defparam n1355_s4.INIT=8'h35;
  LUT3 n1356_s4 (
    .F(n1356_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1356_s4.INIT=8'h53;
  LUT3 n1357_s5 (
    .F(n1357_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]) 
);
defparam n1357_s5.INIT=8'hAC;
  LUT2 n1357_s6 (
    .F(n1357_9),
    .I0(ff_next_vram1[4]),
    .I1(n776_32) 
);
defparam n1357_s6.INIT=4'h4;
  LUT3 n1358_s5 (
    .F(n1358_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]) 
);
defparam n1358_s5.INIT=8'hAC;
  LUT3 n1359_s5 (
    .F(n1359_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1359_s5.INIT=8'hAC;
  LUT3 n1360_s5 (
    .F(n1360_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1360_s5.INIT=8'hAC;
  LUT3 n1369_s4 (
    .F(n1369_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[1]) 
);
defparam n1369_s4.INIT=8'h53;
  LUT3 n1370_s4 (
    .F(n1370_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[1]) 
);
defparam n1370_s4.INIT=8'h53;
  LUT3 n1371_s4 (
    .F(n1371_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1371_s4.INIT=8'h53;
  LUT3 n1372_s4 (
    .F(n1372_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1372_s4.INIT=8'h53;
  LUT3 n1373_s5 (
    .F(n1373_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]) 
);
defparam n1373_s5.INIT=8'hAC;
  LUT2 n1373_s6 (
    .F(n1373_9),
    .I0(ff_next_vram1[0]),
    .I1(n776_32) 
);
defparam n1373_s6.INIT=4'h4;
  LUT3 n1374_s5 (
    .F(n1374_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]) 
);
defparam n1374_s5.INIT=8'hAC;
  LUT3 n1375_s5 (
    .F(n1375_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1375_s5.INIT=8'hAC;
  LUT3 n1376_s5 (
    .F(n1376_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1376_s5.INIT=8'hAC;
  LUT3 n1377_s4 (
    .F(n1377_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[7]) 
);
defparam n1377_s4.INIT=8'hAC;
  LUT3 n1378_s4 (
    .F(n1378_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[7]) 
);
defparam n1378_s4.INIT=8'h53;
  LUT3 n1379_s4 (
    .F(n1379_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[7]) 
);
defparam n1379_s4.INIT=8'hAC;
  LUT3 n1380_s4 (
    .F(n1380_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[7]) 
);
defparam n1380_s4.INIT=8'h53;
  LUT3 n1381_s5 (
    .F(n1381_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]) 
);
defparam n1381_s5.INIT=8'hAC;
  LUT2 n1381_s6 (
    .F(n1381_9),
    .I0(ff_next_vram5[6]),
    .I1(n776_32) 
);
defparam n1381_s6.INIT=4'h8;
  LUT3 n1382_s5 (
    .F(n1382_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]) 
);
defparam n1382_s5.INIT=8'hAC;
  LUT3 n1383_s5 (
    .F(n1383_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1383_s5.INIT=8'hAC;
  LUT3 n1384_s5 (
    .F(n1384_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1384_s5.INIT=8'hAC;
  LUT3 n1385_s4 (
    .F(n1385_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1385_s4.INIT=8'hAC;
  LUT3 n1386_s4 (
    .F(n1386_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1386_s4.INIT=8'h53;
  LUT3 n1387_s4 (
    .F(n1387_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram5[5]) 
);
defparam n1387_s4.INIT=8'h3A;
  LUT3 n1388_s4 (
    .F(n1388_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1388_s4.INIT=8'hAC;
  LUT3 n1389_s5 (
    .F(n1389_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[2]) 
);
defparam n1389_s5.INIT=8'h53;
  LUT2 n1389_s6 (
    .F(n1389_9),
    .I0(ff_next_vram5[4]),
    .I1(n776_32) 
);
defparam n1389_s6.INIT=4'h8;
  LUT3 n1390_s5 (
    .F(n1390_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[2]) 
);
defparam n1390_s5.INIT=8'h53;
  LUT3 n1391_s5 (
    .F(n1391_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1391_s5.INIT=8'h53;
  LUT3 n1392_s5 (
    .F(n1392_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1392_s5.INIT=8'h53;
  LUT3 n1393_s4 (
    .F(n1393_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1393_s4.INIT=8'h53;
  LUT3 n1394_s4 (
    .F(n1394_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1394_s4.INIT=8'hAC;
  LUT3 n1395_s4 (
    .F(n1395_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1395_s4.INIT=8'h53;
  LUT3 n1396_s4 (
    .F(n1396_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1396_s4.INIT=8'hAC;
  LUT2 n1397_s5 (
    .F(n1397_8),
    .I0(ff_next_vram5[2]),
    .I1(n776_32) 
);
defparam n1397_s5.INIT=4'h8;
  LUT4 n776_s30 (
    .F(n776_34),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n776_s30.INIT=16'h0110;
  LUT4 n776_s31 (
    .F(n776_35),
    .I0(reg_screen_mode[3]),
    .I1(w_sprite_mode2_4),
    .I2(reg_screen_mode[2]),
    .I3(n776_34) 
);
defparam n776_s31.INIT=16'h007F;
  LUT4 n776_s32 (
    .F(n776_36),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n776_s32.INIT=16'h6771;
  LUT3 n1341_s25 (
    .F(n1341_29),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]) 
);
defparam n1341_s25.INIT=8'hAC;
  LUT3 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[5]),
    .I1(w_scroll_pos_x[6]),
    .I2(ff_pos_x_5_10) 
);
defparam ff_screen_h_in_active_s8.INIT=8'h80;
  LUT3 n705_s6 (
    .F(n705_11),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n772_32) 
);
defparam n705_s6.INIT=8'h53;
  LUT4 n704_s9 (
    .F(n704_14),
    .I0(w_pos_x[3]),
    .I1(n1798_27),
    .I2(ff_pos_x[1]),
    .I3(n772_32) 
);
defparam n704_s9.INIT=16'h0777;
  LUT4 n703_s7 (
    .F(n703_12),
    .I0(n772_32),
    .I1(ff_pos_x[2]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(ff_next_vram3_7_8) 
);
defparam n703_s7.INIT=16'h0777;
  LUT4 n700_s7 (
    .F(n700_12),
    .I0(n772_32),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(ff_next_vram3_7_8) 
);
defparam n700_s7.INIT=16'h0777;
  LUT3 n699_s7 (
    .F(n699_12),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n776_35) 
);
defparam n699_s7.INIT=8'h35;
  LUT4 n699_s8 (
    .F(n699_13),
    .I0(n772_32),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n1798_27) 
);
defparam n699_s8.INIT=16'h0777;
  LUT4 n698_s8 (
    .F(n698_13),
    .I0(w_pattern_name_t1[8]),
    .I1(ff_next_vram3_7_8),
    .I2(w_pattern_name_t2[8]),
    .I3(n772_32) 
);
defparam n698_s8.INIT=16'h0777;
  LUT4 n697_s8 (
    .F(n697_13),
    .I0(w_pattern_name_t1[9]),
    .I1(ff_next_vram3_7_8),
    .I2(w_pattern_name_t2[9]),
    .I3(n772_32) 
);
defparam n697_s8.INIT=16'h0777;
  LUT2 n696_s10 (
    .F(n696_15),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]) 
);
defparam n696_s10.INIT=4'h8;
  LUT4 n695_s12 (
    .F(n695_17),
    .I0(n772_32),
    .I1(w_pattern_name_t2[11]),
    .I2(n975_17),
    .I3(reg_pattern_name_table_base[11]) 
);
defparam n695_s12.INIT=16'h7077;
  LUT4 n695_s13 (
    .F(n695_18),
    .I0(reg_screen_mode[2]),
    .I1(n695_20),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam n695_s13.INIT=16'hFCC4;
  LUT3 n695_s14 (
    .F(n695_19),
    .I0(n776_32),
    .I1(n776_35),
    .I2(n776_28) 
);
defparam n695_s14.INIT=8'h01;
  LUT4 n694_s12 (
    .F(n694_17),
    .I0(n776_28),
    .I1(n694_19),
    .I2(w_pattern_name_t2[12]),
    .I3(n772_32) 
);
defparam n694_s12.INIT=16'h0F77;
  LUT4 n694_s13 (
    .F(n694_18),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n776_32),
    .I3(n776_35) 
);
defparam n694_s13.INIT=16'h8000;
  LUT4 n691_s7 (
    .F(n691_12),
    .I0(w_pattern_name_t1[15]),
    .I1(ff_next_vram3_7_8),
    .I2(w_pattern_name_t2[15]),
    .I3(n772_32) 
);
defparam n691_s7.INIT=16'h0777;
  LUT3 n690_s7 (
    .F(n690_12),
    .I0(ff_field),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n690_s7.INIT=8'h70;
  LUT4 n695_s15 (
    .F(n695_20),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n695_s15.INIT=16'hFEE9;
  LUT2 n694_s14 (
    .F(n694_19),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(reg_pattern_name_table_base[12]) 
);
defparam n694_s14.INIT=4'h8;
  LUT4 n772_s27 (
    .F(n772_36),
    .I0(ff_next_vram3_3_9),
    .I1(n748_9),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(w_vram_interleave) 
);
defparam n772_s27.INIT=16'hE444;
  LUT4 n774_s25 (
    .F(n774_34),
    .I0(ff_next_vram3_3_9),
    .I1(n750_9),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(w_vram_interleave) 
);
defparam n774_s25.INIT=16'hE444;
  LUT4 n775_s25 (
    .F(n775_34),
    .I0(ff_next_vram3_3_9),
    .I1(n751_9),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(w_vram_interleave) 
);
defparam n775_s25.INIT=16'hE444;
  LUT4 n779_s24 (
    .F(n779_29),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(n804_28),
    .I2(w_vram_interleave),
    .I3(ff_next_vram3_7_8) 
);
defparam n779_s24.INIT=16'h0001;
  LUT4 n138_s5 (
    .F(n138_11),
    .I0(ff_phase[0]),
    .I1(ff_pos_x_5_9),
    .I2(n327_10),
    .I3(ff_screen_h_in_active_10) 
);
defparam n138_s5.INIT=16'h0045;
  LUT3 n692_s8 (
    .F(n692_14),
    .I0(n704_13),
    .I1(reg_pattern_name_table_base[13]),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n692_s8.INIT=8'h80;
  LUT3 n696_s11 (
    .F(n696_17),
    .I0(n693_16),
    .I1(reg_pattern_name_table_base[10]),
    .I2(w_pixel_pos_y_Z[3]) 
);
defparam n696_s11.INIT=8'h80;
  LUT4 n1341_s26 (
    .F(n1341_31),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[0]),
    .I3(n776_32) 
);
defparam n1341_s26.INIT=16'hACCC;
  LUT4 n690_s8 (
    .F(n690_14),
    .I0(ff_next_vram3_3_9),
    .I1(n776_33),
    .I2(n695_15),
    .I3(n694_23) 
);
defparam n690_s8.INIT=16'h00EF;
  LUT4 n804_s21 (
    .F(n804_28),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[2]),
    .I2(n776_34),
    .I3(n776_28) 
);
defparam n804_s21.INIT=16'h2F00;
  LUT4 w_pattern0_0_s1 (
    .F(w_pattern0[0]),
    .I0(ff_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_0_s1.INIT=16'hCACC;
  LUT4 w_pattern0_1_s1 (
    .F(w_pattern0[1]),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_1_s1.INIT=16'hCACC;
  LUT4 w_pattern0_2_s1 (
    .F(w_pattern0[2]),
    .I0(reg_backdrop_color[2]),
    .I1(ff_pattern0[2]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_2_s1.INIT=16'hACAA;
  LUT4 w_pattern0_3_s3 (
    .F(w_pattern0[3]),
    .I0(reg_backdrop_color[3]),
    .I1(ff_pattern0[3]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_3_s3.INIT=16'hACAA;
  LUT4 n696_s12 (
    .F(n696_19),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(w_vram_interleave) 
);
defparam n696_s12.INIT=16'h0200;
  LUT4 n706_s9 (
    .F(n706_15),
    .I0(n1774_25),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n706_s9.INIT=16'h0001;
  LUT4 n693_s10 (
    .F(n693_16),
    .I0(n772_32),
    .I1(w_vram_interleave),
    .I2(w_4colors_mode_5),
    .I3(ff_next_vram3_7_8) 
);
defparam n693_s10.INIT=16'h0001;
  LUT4 ff_screen_h_in_active_s9 (
    .F(ff_screen_h_in_active_15),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(n327_12),
    .I3(n182_8) 
);
defparam ff_screen_h_in_active_s9.INIT=16'h4000;
  LUT4 n694_s15 (
    .F(n694_21),
    .I0(reg_color_table_base[12]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n694_s15.INIT=16'h2000;
  LUT4 n694_s16 (
    .F(n694_23),
    .I0(n776_33),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n694_s16.INIT=16'h2000;
  LUT4 n696_s13 (
    .F(n696_21),
    .I0(reg_color_table_base[10]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n696_s13.INIT=16'h2000;
  LUT4 n697_s9 (
    .F(n697_15),
    .I0(reg_color_table_base[9]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n697_s9.INIT=16'h2000;
  LUT4 n694_s17 (
    .F(n694_25),
    .I0(reg_screen_mode[1]),
    .I1(n327_12),
    .I2(reg_pattern_name_table_base[12]),
    .I3(n694_17) 
);
defparam n694_s17.INIT=16'h4F00;
  LUT4 n704_s10 (
    .F(n704_16),
    .I0(reg_screen_mode[1]),
    .I1(n327_12),
    .I2(w_pos_x[5]),
    .I3(n704_14) 
);
defparam n704_s10.INIT=16'h4F00;
  LUT3 n695_s16 (
    .F(n695_22),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(ff_next_vram3_7_8) 
);
defparam n695_s16.INIT=8'h0B;
  LUT3 n1365_s7 (
    .F(n1365_11),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(reg_backdrop_color[3]) 
);
defparam n1365_s7.INIT=8'hB0;
  LUT3 n1350_s6 (
    .F(n1350_10),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(reg_backdrop_color[2]) 
);
defparam n1350_s6.INIT=8'hB0;
  LUT4 n511_s7 (
    .F(n511_13),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n438_7) 
);
defparam n511_s7.INIT=16'h8000;
  LUT3 n1337_s27 (
    .F(n1337_38),
    .I0(n1345_9),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active) 
);
defparam n1337_s27.INIT=8'h80;
  LUT4 n1400_s5 (
    .F(n1400_9),
    .I0(reg_backdrop_color[0]),
    .I1(n1400_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1400_s5.INIT=16'hCAAA;
  LUT4 n1399_s5 (
    .F(n1399_9),
    .I0(reg_backdrop_color[1]),
    .I1(n1399_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1399_s5.INIT=16'hCAAA;
  LUT4 n1398_s5 (
    .F(n1398_9),
    .I0(n1350_10),
    .I1(n1398_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1398_s5.INIT=16'hCAAA;
  LUT4 n1392_s6 (
    .F(n1392_10),
    .I0(reg_backdrop_color[0]),
    .I1(n1392_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1392_s6.INIT=16'hCAAA;
  LUT4 n1391_s6 (
    .F(n1391_10),
    .I0(reg_backdrop_color[1]),
    .I1(n1391_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1391_s6.INIT=16'hCAAA;
  LUT4 n1390_s6 (
    .F(n1390_10),
    .I0(n1350_10),
    .I1(n1390_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1390_s6.INIT=16'hCAAA;
  LUT4 n1384_s6 (
    .F(n1384_10),
    .I0(reg_backdrop_color[0]),
    .I1(n1384_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1384_s6.INIT=16'hCAAA;
  LUT4 n1383_s6 (
    .F(n1383_10),
    .I0(reg_backdrop_color[1]),
    .I1(n1383_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1383_s6.INIT=16'hCAAA;
  LUT4 n1382_s6 (
    .F(n1382_10),
    .I0(n1350_10),
    .I1(n1382_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1382_s6.INIT=16'hCAAA;
  LUT4 n1376_s6 (
    .F(n1376_10),
    .I0(reg_backdrop_color[0]),
    .I1(n1376_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1376_s6.INIT=16'hCAAA;
  LUT4 n1375_s6 (
    .F(n1375_10),
    .I0(reg_backdrop_color[1]),
    .I1(n1375_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1375_s6.INIT=16'hCAAA;
  LUT4 n1374_s6 (
    .F(n1374_10),
    .I0(n1350_10),
    .I1(n1374_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1374_s6.INIT=16'hCAAA;
  LUT4 n1360_s6 (
    .F(n1360_10),
    .I0(reg_backdrop_color[0]),
    .I1(n1360_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1360_s6.INIT=16'hCAAA;
  LUT4 n1359_s6 (
    .F(n1359_10),
    .I0(reg_backdrop_color[1]),
    .I1(n1359_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1359_s6.INIT=16'hCAAA;
  LUT4 n1358_s6 (
    .F(n1358_10),
    .I0(n1350_10),
    .I1(n1358_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1358_s6.INIT=16'hCAAA;
  LUT4 n1352_s5 (
    .F(n1352_9),
    .I0(reg_backdrop_color[0]),
    .I1(n1352_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1352_s5.INIT=16'hCAAA;
  LUT4 n1351_s5 (
    .F(n1351_9),
    .I0(reg_backdrop_color[1]),
    .I1(n1351_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1351_s5.INIT=16'hCAAA;
  LUT4 n1350_s7 (
    .F(n1350_12),
    .I0(n1350_10),
    .I1(n1350_6),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1350_s7.INIT=16'hCAAA;
  LUT4 n1365_s8 (
    .F(n1365_13),
    .I0(ff_next_vram1[2]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(n772_34) 
);
defparam n1365_s8.INIT=16'h1000;
  LUT4 n776_s33 (
    .F(n776_38),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(n772_34),
    .I3(n776_33) 
);
defparam n776_s33.INIT=16'h00BF;
  LUT4 n1627_s3 (
    .F(n1627_7),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(n772_34),
    .I3(w_4colors_mode_5) 
);
defparam n1627_s3.INIT=16'h00BF;
  LUT4 n1368_s4 (
    .F(n1368_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[0]) 
);
defparam n1368_s4.INIT=16'hBF00;
  LUT4 n1367_s4 (
    .F(n1367_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[1]) 
);
defparam n1367_s4.INIT=16'hBF00;
  LUT4 n1366_s4 (
    .F(n1366_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[2]) 
);
defparam n1366_s4.INIT=16'hBF00;
  LUT4 n1365_s9 (
    .F(n1365_15),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[3]) 
);
defparam n1365_s9.INIT=16'hBF00;
  LUT4 n182_s5 (
    .F(n182_11),
    .I0(n182_8),
    .I1(ff_pos_x_5_9),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n182_s5.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_9),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=4'h4;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n137_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n138_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n511_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n690_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n691_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n692_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n693_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n694_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n695_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n696_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n697_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n698_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n699_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n700_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n701_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n702_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n703_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n704_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n705_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n706_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n772_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n773_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n774_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n775_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n776_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n777_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n778_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n779_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n983_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n984_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n985_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n986_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n987_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n988_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n989_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n990_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n975_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n976_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n977_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n978_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n979_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n980_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n981_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n982_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n804_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n805_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n806_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n807_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n808_27),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n809_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n810_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n811_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n991_16),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n992_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n993_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n994_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n995_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n996_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n997_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n998_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n967_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n968_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n969_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n970_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n971_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n972_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n973_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n974_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n999_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n1000_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n1001_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n1002_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n1003_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n1004_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n1005_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n1006_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1007_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1008_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1009_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1010_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1345_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1346_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1347_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1348_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1349_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1350_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1351_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1352_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1353_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1354_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1355_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1356_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1357_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1358_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1359_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1360_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1361_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1362_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1363_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1364_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1365_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1366_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1367_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1368_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1369_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1370_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1371_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1372_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1373_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1374_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1375_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1376_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1377_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1378_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1379_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1380_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1381_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1382_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1383_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1384_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1385_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1386_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1387_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1388_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1389_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1390_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1391_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1392_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1393_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1394_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1395_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1396_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1397_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1398_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1399_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1400_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1337_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1338_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1339_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1340_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1341_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1342_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1343_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1344_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n136_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n177_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n178_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n256_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1659_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1660_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1661_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1662_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(w_pattern0[3]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(w_pattern0[2]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(w_pattern0[1]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(w_pattern0[0]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n182_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n317_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n312_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n312_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU w_pattern_name_t1_8_s (
    .SUM(w_pattern_name_t1[8]),
    .COUT(w_pattern_name_t1_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t1_8_s.ALU_MODE=0;
  ALU w_pattern_name_t1_9_s (
    .SUM(w_pattern_name_t1[9]),
    .COUT(w_pattern_name_t1_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t1_8_3) 
);
defparam w_pattern_name_t1_9_s.ALU_MODE=0;
  ALU w_pattern_name_t1_10_s (
    .SUM(w_pattern_name_t1[10]),
    .COUT(w_pattern_name_t1_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t1_9_3) 
);
defparam w_pattern_name_t1_10_s.ALU_MODE=0;
  ALU w_pattern_name_t1_11_s (
    .SUM(w_pattern_name_t1[11]),
    .COUT(w_pattern_name_t1_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_10_3) 
);
defparam w_pattern_name_t1_11_s.ALU_MODE=0;
  ALU w_pattern_name_t1_12_s (
    .SUM(w_pattern_name_t1[12]),
    .COUT(w_pattern_name_t1_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_11_3) 
);
defparam w_pattern_name_t1_12_s.ALU_MODE=0;
  ALU w_pattern_name_t1_13_s (
    .SUM(w_pattern_name_t1[13]),
    .COUT(w_pattern_name_t1_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_12_3) 
);
defparam w_pattern_name_t1_13_s.ALU_MODE=0;
  ALU w_pattern_name_t1_14_s (
    .SUM(w_pattern_name_t1[14]),
    .COUT(w_pattern_name_t1[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_13_3) 
);
defparam w_pattern_name_t1_14_s.ALU_MODE=0;
  ALU w_pattern_name_t2_8_s (
    .SUM(w_pattern_name_t2[8]),
    .COUT(w_pattern_name_t2_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t2_8_s.ALU_MODE=0;
  ALU w_pattern_name_t2_9_s (
    .SUM(w_pattern_name_t2[9]),
    .COUT(w_pattern_name_t2_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(w_pattern_name_t2_8_3) 
);
defparam w_pattern_name_t2_9_s.ALU_MODE=0;
  ALU w_pattern_name_t2_10_s (
    .SUM(w_pattern_name_t2[10]),
    .COUT(w_pattern_name_t2_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t2_9_3) 
);
defparam w_pattern_name_t2_10_s.ALU_MODE=0;
  ALU w_pattern_name_t2_11_s (
    .SUM(w_pattern_name_t2[11]),
    .COUT(w_pattern_name_t2_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t2_10_3) 
);
defparam w_pattern_name_t2_11_s.ALU_MODE=0;
  ALU w_pattern_name_t2_12_s (
    .SUM(w_pattern_name_t2[12]),
    .COUT(w_pattern_name_t2_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_11_3) 
);
defparam w_pattern_name_t2_12_s.ALU_MODE=0;
  ALU w_pattern_name_t2_13_s (
    .SUM(w_pattern_name_t2[13]),
    .COUT(w_pattern_name_t2_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_12_3) 
);
defparam w_pattern_name_t2_13_s.ALU_MODE=0;
  ALU w_pattern_name_t2_14_s (
    .SUM(w_pattern_name_t2[14]),
    .COUT(w_pattern_name_t2[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_13_3) 
);
defparam w_pattern_name_t2_14_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n748_s5 (
    .O(n748_9),
    .I0(n748_6),
    .I1(n748_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n749_s5 (
    .O(n749_9),
    .I0(n749_6),
    .I1(n749_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n750_s5 (
    .O(n750_9),
    .I0(n750_6),
    .I1(n750_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n751_s5 (
    .O(n751_9),
    .I0(n751_6),
    .I1(n751_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n752_s5 (
    .O(n752_9),
    .I0(n752_6),
    .I1(n752_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n753_s5 (
    .O(n753_9),
    .I0(n753_6),
    .I1(n753_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n754_s5 (
    .O(n754_9),
    .I0(n754_6),
    .I1(n754_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n755_s5 (
    .O(n755_9),
    .I0(n755_6),
    .I1(n755_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n995_s11 (
    .O(n995_14),
    .I0(n995_16),
    .I1(n768_4),
    .S0(n998_17) 
);
  MUX2_LUT5 n996_s11 (
    .O(n996_14),
    .I0(n996_16),
    .I1(n769_4),
    .S0(n998_17) 
);
  MUX2_LUT5 n997_s11 (
    .O(n997_14),
    .I0(n997_16),
    .I1(n770_4),
    .S0(n998_17) 
);
  MUX2_LUT5 n998_s11 (
    .O(n998_14),
    .I0(n998_16),
    .I1(n771_4),
    .S0(n998_17) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_disable,
  n878_17,
  reg_sprite_16x16,
  w_screen_v_active,
  ff_screen_h_active,
  n240_4,
  w_sprite_mode2,
  reg_212lines_mode,
  reg_display_on,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8,
  w_screen_pos_x_Z_9,
  w_screen_pos_x_Z_10,
  w_screen_pos_x_Z_11,
  w_screen_pos_x_Z_12,
  w_horizontal_offset_l,
  reg_screen_mode,
  ff_vram_valid,
  w_selected_en,
  ff_vram_valid_7,
  n327_10,
  n327_12,
  n88_10,
  n440_9,
  ff_vram_valid_9,
  n438_7,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_disable;
input n878_17;
input reg_sprite_16x16;
input w_screen_v_active;
input ff_screen_h_active;
input n240_4;
input w_sprite_mode2;
input reg_212lines_mode;
input reg_display_on;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8;
input w_screen_pos_x_Z_9;
input w_screen_pos_x_Z_10;
input w_screen_pos_x_Z_11;
input w_screen_pos_x_Z_12;
input [2:0] w_horizontal_offset_l;
input [4:0] reg_screen_mode;
output ff_vram_valid;
output w_selected_en;
output ff_vram_valid_7;
output n327_10;
output n327_12;
output n88_10;
output n440_9;
output ff_vram_valid_9;
output n438_7;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire n438_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n321_7;
wire n320_7;
wire n319_7;
wire n327_9;
wire n117_7;
wire n116_7;
wire n88_6;
wire n79_7;
wire n317_7;
wire n440_6;
wire ff_select_finish_9;
wire ff_select_finish_10;
wire ff_selected_en_7;
wire n319_8;
wire n327_11;
wire n88_7;
wire n88_8;
wire n88_9;
wire n78_8;
wire n77_8;
wire n440_7;
wire ff_select_finish_11;
wire ff_select_finish_12;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire ff_selected_count_3_9;
wire n77_10;
wire n78_10;
wire n80_9;
wire n81_9;
wire n322_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT2 n440_s1 (
    .F(n440_4),
    .I0(n440_9),
    .I1(n440_6) 
);
defparam n440_s1.INIT=4'h8;
  LUT2 n438_s1 (
    .F(n438_4),
    .I0(n440_6),
    .I1(n438_7) 
);
defparam n438_s1.INIT=4'h8;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_2),
    .I2(ff_selected_count_3_9),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h40FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_select_finish_9),
    .I1(ff_select_finish_10),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n327_9),
    .I2(ff_select_finish_9),
    .I3(n317_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n320_s2 (
    .F(n320_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_selected_count[2]),
    .I3(n317_7) 
);
defparam n320_s2.INIT=16'h7800;
  LUT3 n319_s2 (
    .F(n319_7),
    .I0(n319_8),
    .I1(w_selected_count[3]),
    .I2(n317_7) 
);
defparam n319_s2.INIT=8'h60;
  LUT4 n327_s4 (
    .F(n327_9),
    .I0(reg_sprite_disable),
    .I1(n878_17),
    .I2(n327_10),
    .I3(n327_11) 
);
defparam n327_s4.INIT=16'h0100;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n88_s1 (
    .F(n88_6),
    .I0(n88_7),
    .I1(n88_8),
    .I2(n88_9),
    .I3(n438_7) 
);
defparam n88_s1.INIT=16'hE000;
  LUT4 n79_s2 (
    .F(n79_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(n88_7),
    .I3(ff_current_plane_num[2]) 
);
defparam n79_s2.INIT=16'h0708;
  LUT3 n317_s2 (
    .F(n317_7),
    .I0(reg_sprite_disable),
    .I1(n878_17),
    .I2(n327_10) 
);
defparam n317_s2.INIT=8'h01;
  LUT4 n440_s3 (
    .F(n440_6),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam n440_s3.INIT=16'h4000;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_select_finish_s4.INIT=16'h8000;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[0]),
    .I1(ff_select_finish_11),
    .I2(n240_4),
    .I3(ff_select_finish_12) 
);
defparam ff_select_finish_s5.INIT=16'h4000;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(ff_selected_en_8),
    .I1(n240_4),
    .I2(n88_8),
    .I3(ff_selected_en_9) 
);
defparam ff_selected_en_s4.INIT=16'h8000;
  LUT3 n319_s3 (
    .F(n319_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]) 
);
defparam n319_s3.INIT=8'h80;
  LUT3 n327_s5 (
    .F(n327_10),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(n327_12) 
);
defparam n327_s5.INIT=8'h40;
  LUT4 n327_s6 (
    .F(n327_11),
    .I0(w_screen_pos_x_Z_3),
    .I1(n440_7),
    .I2(w_screen_pos_x_Z_2),
    .I3(ff_select_finish_10) 
);
defparam n327_s6.INIT=16'h00BF;
  LUT2 n88_s2 (
    .F(n88_7),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10) 
);
defparam n88_s2.INIT=4'h4;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s3.INIT=16'h000B;
  LUT3 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]) 
);
defparam n88_s4.INIT=8'h40;
  LUT3 n78_s3 (
    .F(n78_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]) 
);
defparam n78_s3.INIT=8'h80;
  LUT4 n77_s3 (
    .F(n77_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]),
    .I3(ff_current_plane_num[3]) 
);
defparam n77_s3.INIT=16'h8000;
  LUT2 n440_s4 (
    .F(n440_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1) 
);
defparam n440_s4.INIT=4'h1;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[1]),
    .I1(ff_y[2]),
    .I2(ff_y[5]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s6.INIT=16'h0100;
  LUT4 ff_select_finish_s7 (
    .F(ff_select_finish_12),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s7.INIT=16'h9000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s5.INIT=16'hF331;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s6.INIT=16'h0100;
  LUT4 n327_s7 (
    .F(n327_12),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n327_s7.INIT=16'h07B8;
  LUT4 n88_s5 (
    .F(n88_10),
    .I0(w_screen_pos_x_Z_8),
    .I1(w_screen_pos_x_Z_9),
    .I2(w_screen_pos_x_Z_10),
    .I3(w_screen_pos_x_Z_11) 
);
defparam n88_s5.INIT=16'h0001;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_9),
    .I0(w_selected_en),
    .I1(w_screen_pos_x_Z_0),
    .I2(w_screen_pos_x_Z_1),
    .I3(ff_select_finish_9) 
);
defparam ff_selected_count_3_s5.INIT=16'h0200;
  LUT4 n440_s5 (
    .F(n440_9),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n440_s5.INIT=16'h0008;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n77_s4 (
    .F(n77_10),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(n77_8),
    .I3(ff_current_plane_num[4]) 
);
defparam n77_s4.INIT=16'h0BB0;
  LUT4 n78_s4 (
    .F(n78_10),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(n78_8),
    .I3(ff_current_plane_num[3]) 
);
defparam n78_s4.INIT=16'h0BB0;
  LUT4 n80_s3 (
    .F(n80_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n80_s3.INIT=16'h0BB0;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(ff_current_plane_num[0]),
    .I1(w_screen_pos_x_Z_12),
    .I2(n88_10) 
);
defparam n81_s3.INIT=8'h45;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n878_17),
    .I3(n327_10) 
);
defparam n322_s3.INIT=16'h0001;
  LUT4 n438_s3 (
    .F(n438_7),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n438_s3.INIT=16'h0001;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_10),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_7),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_10),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  w_selected_en,
  ff_vram_valid_7,
  n878_17,
  ff_vram_valid_9,
  n438_7,
  reg_sprite_16x16,
  n538_6,
  w_screen_v_active,
  ff_screen_h_active,
  n88_10,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_7,
  w_screen_pos_x_Z_12,
  w_screen_pos_x_Z_13,
  w_selected_count,
  w_ic_vram_valid,
  ff_active_d1,
  n1245_6,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input w_selected_en;
input ff_vram_valid_7;
input n878_17;
input ff_vram_valid_9;
input n438_7;
input reg_sprite_16x16;
input n538_6;
input w_screen_v_active;
input ff_screen_h_active;
input n88_10;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_7;
input w_screen_pos_x_Z_12;
input w_screen_pos_x_Z_13;
input [3:0] w_selected_count;
output w_ic_vram_valid;
output ff_active_d1;
output n1245_6;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_current_plane_2_10;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_2 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1425_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_11;
wire ff_active_9;
wire ff_active_10;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire ff_current_plane_2_13;
wire ff_active_11;
wire ff_current_plane_2_14;
wire ff_current_plane_2_15;
wire ff_current_plane_2_17;
wire n1473_9;
wire n1280_10;
wire n1245_8;
wire ff_vram_address_16_8;
wire ff_selected_q_31_8;
wire n1424_11;
wire n1427_10;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_3 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_27 ;
wire \ff_selected_ram[0]_ER_init_28 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_29 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_10),
    .I0(w_selected_en),
    .I1(ff_current_plane_2_11),
    .I2(ff_vram_valid_7),
    .I3(ff_current_plane_2_17) 
);
defparam ff_current_plane_2_s5.INIT=16'hACFF;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n878_17),
    .I1(ff_active),
    .I2(ff_active_9),
    .I3(ff_active_10) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_3 ),
    .I1(\ff_selected_ram[0]_ER_init_28 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_2 ),
    .I0(\ff_selected_ram[0]_ER_init_29 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_27 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(n1449_8),
    .I1(ff_active),
    .I2(n438_7) 
);
defparam n1449_s2.INIT=8'h40;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_17) 
);
defparam n1426_s3.INIT=8'h60;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_17) 
);
defparam n1425_s3.INIT=16'h7800;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_17),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(w_screen_pos_x_Z_7),
    .I1(n1245_8),
    .I2(w_screen_pos_x_Z_12),
    .I3(n1245_6) 
);
defparam n1245_s1.INIT=16'h4000;
  LUT4 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_11),
    .I0(ff_current_plane_2_13),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_active) 
);
defparam ff_current_plane_2_s6.INIT=16'h4000;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_vram_valid_7),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_current_plane_2_13) 
);
defparam ff_active_s4.INIT=16'h4000;
  LUT2 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_active_11),
    .I1(n1245_4) 
);
defparam ff_active_s5.INIT=4'h4;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h807F;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'h305F;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n438_7) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT4 n1245_s3 (
    .F(n1245_6),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6),
    .I3(ff_state_1_7) 
);
defparam n1245_s3.INIT=16'h8000;
  LUT4 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_13),
    .I0(ff_current_plane_2_14),
    .I1(ff_current_plane_2_15),
    .I2(n1424_9),
    .I3(w_selected_count[3]) 
);
defparam ff_current_plane_2_s8.INIT=16'h0440;
  LUT4 ff_active_s6 (
    .F(ff_active_11),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s6.INIT=16'h0001;
  LUT4 ff_current_plane_2_s9 (
    .F(ff_current_plane_2_14),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_current_plane_2_s9.INIT=16'hEB7D;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_15),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_current_plane_2_s10.INIT=16'h7887;
  LUT3 ff_current_plane_2_s11 (
    .F(ff_current_plane_2_17),
    .I0(n878_17),
    .I1(ff_active_11),
    .I2(n1245_4) 
);
defparam ff_current_plane_2_s11.INIT=8'h45;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(reg_display_on),
    .I1(ff_active_11),
    .I2(n1245_4) 
);
defparam n1473_s3.INIT=8'h20;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(ff_state[0]),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n878_17) 
);
defparam n1280_s4.INIT=16'h0015;
  LUT4 n1245_s4 (
    .F(n1245_8),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(n88_10) 
);
defparam n1245_s4.INIT=16'h4000;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(ff_current_plane_2_17) 
);
defparam ff_vram_address_16_s4.INIT=8'h7F;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  LUT4 n1424_s5 (
    .F(n1424_11),
    .I0(n1424_9),
    .I1(n878_17),
    .I2(ff_active_11),
    .I3(n1245_4) 
);
defparam n1424_s5.INIT=16'h1011;
  LUT4 n1427_s4 (
    .F(n1427_10),
    .I0(ff_current_plane[0]),
    .I1(n878_17),
    .I2(ff_active_11),
    .I3(n1245_4) 
);
defparam n1427_s4.INIT=16'h1011;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n1427_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1424_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_3 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_4 ,\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 ,\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 ,\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 ,\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 ,\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 ,\ff_selected_ram[0]_ER_25 ,\ff_selected_ram[0]_ER_26 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_27 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_28 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_29 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  reg_sprite_magify,
  n959_37,
  n1050_20,
  n1245_6,
  reg_sprite_16x16,
  ff_active_d1,
  n240_4,
  n965_45,
  reg_color0_opaque,
  w_screen_v_active,
  ff_screen_h_active,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_makeup_plane,
  w_pixel_pos_y_Z,
  ff_status_register_pointer_0,
  ff_status_register_pointer_3,
  ff_state,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_17,
  n1177_7,
  n878_18,
  n878_19,
  n538_6,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input reg_sprite_magify;
input n959_37;
input n1050_20;
input n1245_6;
input reg_sprite_16x16;
input ff_active_d1;
input n240_4;
input n965_45;
input reg_color0_opaque;
input w_screen_v_active;
input ff_screen_h_active;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [2:0] w_makeup_plane;
input [7:0] w_pixel_pos_y_Z;
input ff_status_register_pointer_0;
input ff_status_register_pointer_3;
input [1:0] ff_state;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_17;
output n1177_7;
output n878_18;
output n878_19;
output n538_6;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire n223_4;
wire n239_4;
wire n255_4;
wire n271_4;
wire n287_4;
wire n303_4;
wire n319_4;
wire n335_4;
wire n215_4;
wire n231_4;
wire n247_4;
wire n263_4;
wire n279_4;
wire n295_4;
wire n311_4;
wire n327_4;
wire n538_4;
wire n546_4;
wire n554_4;
wire n562_4;
wire n570_4;
wire n578_4;
wire n586_4;
wire n594_4;
wire n733_4;
wire n741_4;
wire n749_4;
wire n757_4;
wire n765_4;
wire n773_4;
wire n781_4;
wire n789_4;
wire ff_sprite_collision_6;
wire ff_sprite_collision_x_8_7;
wire n1157_7;
wire n1156_7;
wire n1155_7;
wire n1154_7;
wire n1153_7;
wire n1152_7;
wire n1151_7;
wire n1150_7;
wire n1149_7;
wire n1147_7;
wire n1146_7;
wire n1145_8;
wire n1144_7;
wire n1143_7;
wire n1142_7;
wire n1141_7;
wire n1140_7;
wire n1139_7;
wire n1045_7;
wire n1044_7;
wire n1043_7;
wire n1042_7;
wire n891_7;
wire n890_7;
wire n889_7;
wire n1009_4;
wire n1009_5;
wire n1009_7;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1151_8;
wire n1150_8;
wire n1141_8;
wire n889_8;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire ff_sprite_collision_9;
wire n1009_11;
wire ff_sprite_collision_10;
wire n538_8;
wire n1009_13;
wire n892_10;
wire ff_current_plane_3_10;
wire n1041_10;
wire ff_pre_pixel_color_en_14;
wire n1238_10;
wire n1239_10;
wire n1240_10;
wire n1241_10;
wire n1242_10;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT4 n878_s14 (
    .F(n878_17),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(n878_19) 
);
defparam n878_s14.INIT=16'h8000;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_5),
    .I2(n1009_13),
    .I3(n1009_7) 
);
defparam n1009_s0.INIT=16'h0040;
  LUT4 n223_s1 (
    .F(n223_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n223_s1.INIT=16'h8000;
  LUT4 n239_s1 (
    .F(n239_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n239_s1.INIT=16'h4000;
  LUT4 n255_s1 (
    .F(n255_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n255_s1.INIT=16'h4000;
  LUT4 n271_s1 (
    .F(n271_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n271_s1.INIT=16'h1000;
  LUT4 n287_s1 (
    .F(n287_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n287_s1.INIT=16'h4000;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n223_5) 
);
defparam n303_s1.INIT=16'h1000;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n319_s1.INIT=16'h1000;
  LUT4 n335_s1 (
    .F(n335_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n335_s1.INIT=16'h0100;
  LUT4 n215_s1 (
    .F(n215_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s1.INIT=16'h8000;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s1.INIT=16'h4000;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s1.INIT=16'h4000;
  LUT4 n263_s1 (
    .F(n263_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s1.INIT=16'h1000;
  LUT4 n279_s1 (
    .F(n279_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s1.INIT=16'h4000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s1.INIT=16'h1000;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s1.INIT=16'h1000;
  LUT4 n327_s1 (
    .F(n327_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s1.INIT=16'h0100;
  LUT4 n538_s1 (
    .F(n538_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s1.INIT=16'h8000;
  LUT4 n546_s1 (
    .F(n546_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s1.INIT=16'h4000;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s1.INIT=16'h4000;
  LUT4 n562_s1 (
    .F(n562_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s1.INIT=16'h1000;
  LUT4 n570_s1 (
    .F(n570_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s1.INIT=16'h4000;
  LUT4 n578_s1 (
    .F(n578_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s1.INIT=16'h1000;
  LUT4 n586_s1 (
    .F(n586_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s1.INIT=16'h1000;
  LUT4 n594_s1 (
    .F(n594_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s1.INIT=16'h0100;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s1.INIT=16'h8000;
  LUT4 n741_s1 (
    .F(n741_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s1.INIT=16'h4000;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s1.INIT=16'h4000;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s1.INIT=16'h1000;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s1.INIT=16'h4000;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s1.INIT=16'h1000;
  LUT4 n781_s1 (
    .F(n781_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s1.INIT=16'h1000;
  LUT4 n789_s1 (
    .F(n789_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s1.INIT=16'h0100;
  LUT3 ff_sprite_collision_s3 (
    .F(ff_sprite_collision_6),
    .I0(ff_sprite_collision_7),
    .I1(ff_sprite_collision_8),
    .I2(n1177_7) 
);
defparam ff_sprite_collision_s3.INIT=8'h4F;
  LUT3 ff_sprite_collision_x_8_s4 (
    .F(ff_sprite_collision_x_8_7),
    .I0(ff_sprite_collision_8),
    .I1(ff_sprite_collision_7),
    .I2(n1177_7) 
);
defparam ff_sprite_collision_x_8_s4.INIT=8'hE0;
  LUT2 n1157_s2 (
    .F(n1157_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s2.INIT=4'h4;
  LUT2 n1156_s2 (
    .F(n1156_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s2.INIT=4'h4;
  LUT2 n1155_s2 (
    .F(n1155_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s2.INIT=4'h4;
  LUT2 n1154_s2 (
    .F(n1154_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_sprite_collision_7) 
);
defparam n1154_s2.INIT=4'h1;
  LUT3 n1153_s2 (
    .F(n1153_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s2.INIT=8'h14;
  LUT4 n1152_s2 (
    .F(n1152_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n1152_s2.INIT=16'h0708;
  LUT3 n1151_s2 (
    .F(n1151_7),
    .I0(ff_sprite_collision_7),
    .I1(n1151_8),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=8'h14;
  LUT3 n1150_s2 (
    .F(n1150_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_8) 
);
defparam n1150_s2.INIT=8'h14;
  LUT3 n1149_s2 (
    .F(n1149_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_8) 
);
defparam n1149_s2.INIT=8'h40;
  LUT2 n1147_s2 (
    .F(n1147_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[4]) 
);
defparam n1147_s2.INIT=4'h4;
  LUT2 n1146_s2 (
    .F(n1146_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[5]) 
);
defparam n1146_s2.INIT=4'h4;
  LUT2 n1145_s3 (
    .F(n1145_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(ff_sprite_collision_7) 
);
defparam n1145_s3.INIT=4'h1;
  LUT3 n1144_s2 (
    .F(n1144_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1144_s2.INIT=8'h41;
  LUT4 n1143_s2 (
    .F(n1143_7),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[8]) 
);
defparam n1143_s2.INIT=16'h010E;
  LUT4 n1142_s2 (
    .F(n1142_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(ff_sprite_collision_7),
    .I2(w_screen_pos_x_Z[9]),
    .I3(n1143_7) 
);
defparam n1142_s2.INIT=16'h3012;
  LUT3 n1141_s2 (
    .F(n1141_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[10]),
    .I2(n1141_8) 
);
defparam n1141_s2.INIT=8'h14;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1141_8),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1140_s2.INIT=16'h0708;
  LUT4 n1139_s2 (
    .F(n1139_7),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(ff_sprite_collision_7),
    .I3(n878_18) 
);
defparam n1139_s2.INIT=16'h0E00;
  LUT2 n1045_s2 (
    .F(n1045_7),
    .I0(n878_17),
    .I1(ff_color[0]) 
);
defparam n1045_s2.INIT=4'h4;
  LUT2 n1044_s2 (
    .F(n1044_7),
    .I0(n878_17),
    .I1(ff_color[1]) 
);
defparam n1044_s2.INIT=4'h4;
  LUT2 n1043_s2 (
    .F(n1043_7),
    .I0(n878_17),
    .I1(ff_color[2]) 
);
defparam n1043_s2.INIT=4'h4;
  LUT2 n1042_s2 (
    .F(n1042_7),
    .I0(n878_17),
    .I1(ff_color[3]) 
);
defparam n1042_s2.INIT=4'h4;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n890_s2 (
    .F(n890_7),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[2]) 
);
defparam n890_s2.INIT=16'h0708;
  LUT3 n889_s2 (
    .F(n889_7),
    .I0(ff_state_1_7),
    .I1(n889_8),
    .I2(ff_current_plane[3]) 
);
defparam n889_s2.INIT=8'h14;
  LUT3 n1177_s2 (
    .F(n1177_7),
    .I0(ff_status_register_pointer_3),
    .I1(n959_37),
    .I2(n1050_20) 
);
defparam n1177_s2.INIT=8'hBF;
  LUT4 n878_s15 (
    .F(n878_18),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n878_s15.INIT=16'h8000;
  LUT2 n878_s16 (
    .F(n878_19),
    .I0(w_screen_pos_x_Z[7]),
    .I1(n1245_6) 
);
defparam n878_s16.INIT=4'h8;
  LUT4 n1009_s1 (
    .F(n1009_4),
    .I0(n1009_8),
    .I1(n965_9),
    .I2(w_offset_x[8]),
    .I3(w_offset_x[6]) 
);
defparam n1009_s1.INIT=16'hDFFB;
  LUT4 n1009_s2 (
    .F(n1009_5),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam n1009_s2.INIT=16'hF331;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(w_pattern_0_443),
    .I1(w_pattern_0_445),
    .I2(n1009_9),
    .I3(n1009_10) 
);
defparam n1009_s4.INIT=16'h5F30;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n733_s2.INIT=16'h1000;
  LUT4 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(ff_status_register_pointer_3),
    .I1(ff_status_register_pointer_0),
    .I2(n965_45),
    .I3(n1050_20) 
);
defparam ff_sprite_collision_s4.INIT=16'h4000;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(w_sprite_collision),
    .I1(n240_4),
    .I2(ff_sprite_collision_9),
    .I3(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s5.INIT=16'h0100;
  LUT3 n1151_s3 (
    .F(n1151_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n1151_s3.INIT=8'h80;
  LUT4 n1150_s3 (
    .F(n1150_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1150_s3.INIT=16'h8000;
  LUT4 n1141_s3 (
    .F(n1141_8),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1141_s3.INIT=16'hE000;
  LUT3 n889_s3 (
    .F(n889_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]) 
);
defparam n889_s3.INIT=8'h80;
  LUT4 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[7]),
    .I3(w_offset_x[6]) 
);
defparam n1009_s5.INIT=16'h80FE;
  LUT3 n1009_s6 (
    .F(n1009_9),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s6.INIT=8'h35;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(w_pattern_0_447),
    .I1(w_pattern_0_449),
    .I2(n1009_9),
    .I3(n1009_11) 
);
defparam n1009_s7.INIT=16'hF503;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT4 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_pre_pixel_color[0]),
    .I1(ff_pre_pixel_color[1]),
    .I2(ff_pre_pixel_color[2]),
    .I3(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s6.INIT=16'h0100;
  LUT3 n1009_s8 (
    .F(n1009_11),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s8.INIT=8'h35;
  LUT2 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[3]),
    .I1(reg_color0_opaque) 
);
defparam ff_sprite_collision_s7.INIT=4'h1;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n240_4),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n1009_s9 (
    .F(n1009_13),
    .I0(n923_2),
    .I1(ff_active),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_active) 
);
defparam n1009_s9.INIT=16'h8000;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  LUT4 n1041_s4 (
    .F(n1041_10),
    .I0(n240_4),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n878_17) 
);
defparam n1041_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s6 (
    .F(ff_pre_pixel_color_en_14),
    .I0(n878_17),
    .I1(n240_4),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s6.INIT=8'hEF;
  LUT4 n1238_s4 (
    .F(n1238_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n878_17),
    .I3(n240_4) 
);
defparam n1238_s4.INIT=16'h0C0A;
  LUT4 n1239_s4 (
    .F(n1239_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n878_17),
    .I3(n240_4) 
);
defparam n1239_s4.INIT=16'h0C0A;
  LUT4 n1240_s4 (
    .F(n1240_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n878_17),
    .I3(n240_4) 
);
defparam n1240_s4.INIT=16'h0C0A;
  LUT4 n1241_s4 (
    .F(n1241_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n878_17),
    .I3(n240_4) 
);
defparam n1241_s4.INIT=16'h0C0A;
  LUT4 n1242_s4 (
    .F(n1242_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n878_17),
    .I3(n240_4) 
);
defparam n1242_s4.INIT=16'h0C0A;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_8),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_6),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  DFFC ff_pre_pixel_color_en_s5 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s5.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1238_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1239_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1240_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1241_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1242_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_disable,
  reg_sprite_16x16,
  w_screen_v_active,
  n240_4,
  reg_212lines_mode,
  reg_display_on,
  ff_state_1_7,
  ff_reset_n2_1,
  n959_37,
  n1050_20,
  n965_45,
  reg_color0_opaque,
  reg_screen_mode,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer_0,
  ff_status_register_pointer_3,
  w_sprite_mode2_4,
  ff_vram_valid,
  n327_10,
  n327_12,
  n88_10,
  n440_9,
  n438_7,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  n878_18,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_disable;
input reg_sprite_16x16;
input w_screen_v_active;
input n240_4;
input reg_212lines_mode;
input reg_display_on;
input ff_state_1_7;
input ff_reset_n2_1;
input n959_37;
input n1050_20;
input n965_45;
input reg_color0_opaque;
input [4:0] reg_screen_mode;
input [13:0] w_screen_pos_x_Z;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input ff_status_register_pointer_0;
input ff_status_register_pointer_3;
output w_sprite_mode2_4;
output ff_vram_valid;
output n327_10;
output n327_12;
output n88_10;
output n440_9;
output n438_7;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output n878_18;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_sprite_mode2;
wire ff_screen_h_active_8;
wire n40_7;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n1245_6;
wire n878_17;
wire n878_19;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=16'hBC00;
  LUT2 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(n878_17),
    .I1(n40_7) 
);
defparam ff_screen_h_active_s3.INIT=4'hB;
  LUT4 n40_s2 (
    .F(n40_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(n878_19) 
);
defparam n40_s2.INIT=16'hEFFF;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_disable(reg_sprite_disable),
    .n878_17(n878_17),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n240_4(n240_4),
    .w_sprite_mode2(w_sprite_mode2),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_11(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n327_10(n327_10),
    .n327_12(n327_12),
    .n88_10(n88_10),
    .n440_9(n440_9),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n438_7(n438_7),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n878_17(n878_17),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n438_7(n438_7),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n538_6(n538_6),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n88_10(n88_10),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_7(w_screen_pos_x_Z[7]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .w_selected_count(w_selected_count[3:0]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1245_6(n1245_6),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .n959_37(n959_37),
    .n1050_20(n1050_20),
    .n1245_6(n1245_6),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_active_d1(ff_active_d1),
    .n240_4(n240_4),
    .n965_45(n965_45),
    .reg_color0_opaque(reg_color0_opaque),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_status_register_pointer_0(ff_status_register_pointer_0),
    .ff_status_register_pointer_3(ff_status_register_pointer_3),
    .ff_state(ff_state[1:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_17(n878_17),
    .n1177_7(n1177_7),
    .n878_18(n878_18),
    .n878_19(n878_19),
    .n538_6(n538_6),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  reg_50hz_mode,
  ff_v_en_9,
  n103_7,
  reg_interlace_mode,
  w_4colors_mode,
  reg_display_on,
  reg_left_mask,
  w_4colors_mode_5,
  reg_scroll_planes,
  n1798_27,
  n1774_25,
  reg_sprite_magify,
  reg_sprite_disable,
  reg_sprite_16x16,
  n240_4,
  ff_reset_n2_1,
  n959_37,
  n1050_20,
  n965_45,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_pattern_name_table_base,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_color_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer_0,
  ff_status_register_pointer_3,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  n1345_5,
  ff_next_vram4_3_8,
  n1627_7,
  w_sprite_mode2_4,
  ff_vram_valid,
  n327_10,
  n438_7,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  n878_18,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input reg_50hz_mode;
input ff_v_en_9;
input n103_7;
input reg_interlace_mode;
input w_4colors_mode;
input reg_display_on;
input reg_left_mask;
input w_4colors_mode_5;
input reg_scroll_planes;
input n1798_27;
input n1774_25;
input reg_sprite_magify;
input reg_sprite_disable;
input reg_sprite_16x16;
input n240_4;
input ff_reset_n2_1;
input n959_37;
input n1050_20;
input n965_45;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [16:6] reg_color_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input ff_status_register_pointer_0;
input ff_status_register_pointer_3;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output n1345_5;
output ff_next_vram4_3_8;
output n1627_7;
output w_sprite_mode2_4;
output ff_vram_valid;
output n327_10;
output n438_7;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output n878_18;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_field;
wire ff_state_1_7;
wire n327_12;
wire n88_10;
wire n440_9;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_v_en_9(ff_v_en_9),
    .n103_7(n103_7),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_8(ff_v_active_8),
    .ff_field(ff_field),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_4colors_mode(w_4colors_mode),
    .n440_9(n440_9),
    .n438_7(n438_7),
    .n327_10(n327_10),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .n88_10(n88_10),
    .n878_18(n878_18),
    .reg_left_mask(reg_left_mask),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n327_12(n327_12),
    .reg_scroll_planes(reg_scroll_planes),
    .n1798_27(n1798_27),
    .ff_field(ff_field),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n1774_25(n1774_25),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .ff_state_1_7(ff_state_1_7),
    .n1345_5(n1345_5),
    .ff_next_vram4_3_8(ff_next_vram4_3_8),
    .n1627_7(n1627_7),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_screen_v_active(w_screen_v_active),
    .n240_4(n240_4),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n959_37(n959_37),
    .n1050_20(n1050_20),
    .n965_45(n965_45),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer_0(ff_status_register_pointer_0),
    .ff_status_register_pointer_3(ff_status_register_pointer_3),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n327_10(n327_10),
    .n327_12(n327_12),
    .n88_10(n88_10),
    .n440_9(n440_9),
    .n438_7(n438_7),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .n878_18(n878_18),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  n355_7,
  w_pulse1,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n602_3,
  w_command_vram_rdata_en,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_command_vram_valid,
  ff_busy,
  w_cache_vram_rdata_en,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata,
  ff_flush_state
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input n355_7;
input w_pulse1;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n602_3;
input w_command_vram_rdata_en;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_command_vram_valid;
output ff_busy;
output w_cache_vram_rdata_en;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
output [2:0] ff_flush_state;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire n5900_9;
wire n5901_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_flush_state_1_7;
wire n6694_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_vram_address_16_12;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire ff_vram_address_16_14;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5850_9;
wire n5284_7;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_10;
wire n5851_11;
wire n5852_10;
wire n5852_11;
wire n5853_10;
wire n5853_11;
wire n5853_12;
wire n5854_10;
wire n5854_11;
wire n5855_10;
wire n5855_11;
wire n5856_10;
wire n5856_11;
wire n5857_10;
wire n5857_11;
wire n5857_12;
wire n5858_10;
wire n5858_11;
wire n5858_12;
wire n5859_10;
wire n5859_11;
wire n5859_12;
wire n5860_10;
wire n5860_11;
wire n5860_12;
wire n5861_10;
wire n5861_11;
wire n5861_12;
wire n5862_10;
wire n5862_11;
wire n5862_12;
wire n5863_10;
wire n5863_11;
wire n5863_12;
wire n5864_10;
wire n5864_11;
wire n5864_12;
wire n5865_10;
wire n5865_11;
wire n5865_12;
wire n5866_5;
wire n5866_6;
wire n5866_7;
wire n5867_5;
wire n5867_6;
wire n5868_5;
wire n5868_6;
wire n5869_6;
wire n5869_7;
wire n5870_6;
wire n5870_7;
wire n5871_6;
wire n5871_7;
wire n5872_5;
wire n5872_6;
wire n5873_5;
wire n5873_6;
wire n5874_5;
wire n5874_7;
wire n5874_8;
wire n5875_5;
wire n5875_6;
wire n5876_5;
wire n5876_7;
wire n5876_8;
wire n5877_5;
wire n5877_6;
wire n5878_5;
wire n5878_6;
wire n5878_7;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_6;
wire n5880_7;
wire n5881_5;
wire n5881_6;
wire n5881_7;
wire n5882_5;
wire n5882_6;
wire n5882_7;
wire n5883_5;
wire n5883_6;
wire n5884_5;
wire n5884_6;
wire n5884_7;
wire n5885_5;
wire n5885_6;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5887_6;
wire n5888_5;
wire n5888_6;
wire n5888_7;
wire n5889_5;
wire n5889_6;
wire n5890_5;
wire n5890_6;
wire n5890_7;
wire n5891_5;
wire n5891_6;
wire n5892_5;
wire n5892_6;
wire n5892_7;
wire n5893_5;
wire n5893_6;
wire n5893_7;
wire n5894_5;
wire n5894_6;
wire n5895_5;
wire n5895_6;
wire n5896_5;
wire n5896_6;
wire n5896_7;
wire n5897_5;
wire n5897_6;
wire n5897_7;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5899_10;
wire n5900_10;
wire n5900_11;
wire n5900_12;
wire n5901_10;
wire n5901_11;
wire n5901_12;
wire ff_cache0_already_read_10;
wire ff_cache1_already_read_10;
wire ff_cache2_already_read_10;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_8;
wire ff_cache_vram_rdata_en_9;
wire ff_flush_state_2_9;
wire n6693_11;
wire ff_vram_wdata_31_8;
wire ff_cache0_address_15_11;
wire ff_cache1_address_16_11;
wire ff_cache1_data_31_13;
wire ff_cache2_address_16_11;
wire ff_cache2_address_16_12;
wire ff_cache3_address_16_11;
wire ff_cache3_address_16_12;
wire ff_cache3_data_31_13;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_busy_9;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_2_15;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_14;
wire ff_cache3_data_mask_3_15;
wire ff_cache0_data_mask_3_11;
wire ff_vram_valid_8;
wire ff_vram_valid_9;
wire ff_vram_valid_10;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_15;
wire ff_cache1_data_mask_3_16;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_3_15;
wire n6411_10;
wire n6188_8;
wire n6409_11;
wire n6695_12;
wire n6693_15;
wire n5850_10;
wire n5850_11;
wire n5643_9;
wire n5643_10;
wire n5642_9;
wire n5641_9;
wire n5640_9;
wire n5625_9;
wire n5851_13;
wire n5851_14;
wire n5851_15;
wire n5851_16;
wire n5852_12;
wire n5852_13;
wire n5852_14;
wire n5852_15;
wire n5853_13;
wire n5853_15;
wire n5853_16;
wire n5853_17;
wire n5854_12;
wire n5854_13;
wire n5854_14;
wire n5854_15;
wire n5855_12;
wire n5855_13;
wire n5855_14;
wire n5855_15;
wire n5856_12;
wire n5856_13;
wire n5856_14;
wire n5856_15;
wire n5857_14;
wire n5857_15;
wire n5857_16;
wire n5857_17;
wire n5858_14;
wire n5858_15;
wire n5858_16;
wire n5858_17;
wire n5859_14;
wire n5859_15;
wire n5859_16;
wire n5860_14;
wire n5860_15;
wire n5860_16;
wire n5861_14;
wire n5861_15;
wire n5861_16;
wire n5862_14;
wire n5862_15;
wire n5862_16;
wire n5863_14;
wire n5863_15;
wire n5863_16;
wire n5864_14;
wire n5864_15;
wire n5864_16;
wire n5865_14;
wire n5865_15;
wire n5865_16;
wire n5866_8;
wire n5866_9;
wire n5866_10;
wire n5866_12;
wire n5866_13;
wire n5867_7;
wire n5867_8;
wire n5867_9;
wire n5867_10;
wire n5867_11;
wire n5867_13;
wire n5868_7;
wire n5868_8;
wire n5868_9;
wire n5868_10;
wire n5868_11;
wire n5868_12;
wire n5869_8;
wire n5869_9;
wire n5869_10;
wire n5869_11;
wire n5870_8;
wire n5870_9;
wire n5870_10;
wire n5870_11;
wire n5870_12;
wire n5870_13;
wire n5871_9;
wire n5871_10;
wire n5871_11;
wire n5871_12;
wire n5871_13;
wire n5871_14;
wire n5872_9;
wire n5872_10;
wire n5872_11;
wire n5872_12;
wire n5873_8;
wire n5873_9;
wire n5873_10;
wire n5873_11;
wire n5873_12;
wire n5874_9;
wire n5874_10;
wire n5874_11;
wire n5874_12;
wire n5874_13;
wire n5875_8;
wire n5875_9;
wire n5875_10;
wire n5875_11;
wire n5875_12;
wire n5876_11;
wire n5876_13;
wire n5876_14;
wire n5877_8;
wire n5877_9;
wire n5877_10;
wire n5877_11;
wire n5878_8;
wire n5878_9;
wire n5878_10;
wire n5878_11;
wire n5878_12;
wire n5879_8;
wire n5879_9;
wire n5879_10;
wire n5879_11;
wire n5879_12;
wire n5880_8;
wire n5880_9;
wire n5880_11;
wire n5880_12;
wire n5881_8;
wire n5881_9;
wire n5881_10;
wire n5881_11;
wire n5881_12;
wire n5881_13;
wire n5882_8;
wire n5882_9;
wire n5882_10;
wire n5882_11;
wire n5882_12;
wire n5883_7;
wire n5883_8;
wire n5883_10;
wire n5883_11;
wire n5884_10;
wire n5884_11;
wire n5884_12;
wire n5884_13;
wire n5884_14;
wire n5885_7;
wire n5885_8;
wire n5885_9;
wire n5885_11;
wire n5885_12;
wire n5886_7;
wire n5886_8;
wire n5886_9;
wire n5886_10;
wire n5886_11;
wire n5886_12;
wire n5887_8;
wire n5887_9;
wire n5887_10;
wire n5887_11;
wire n5888_8;
wire n5888_9;
wire n5888_11;
wire n5888_12;
wire n5889_8;
wire n5889_9;
wire n5889_10;
wire n5889_11;
wire n5889_12;
wire n5890_8;
wire n5890_9;
wire n5890_11;
wire n5890_12;
wire n5891_8;
wire n5891_9;
wire n5891_11;
wire n5891_12;
wire n5892_8;
wire n5892_9;
wire n5892_10;
wire n5892_11;
wire n5892_12;
wire n5893_8;
wire n5893_9;
wire n5893_10;
wire n5893_11;
wire n5893_12;
wire n5894_7;
wire n5894_8;
wire n5894_9;
wire n5894_10;
wire n5894_11;
wire n5895_7;
wire n5895_8;
wire n5895_9;
wire n5895_11;
wire n5895_12;
wire n5896_8;
wire n5896_9;
wire n5896_10;
wire n5896_11;
wire n5896_12;
wire n5897_8;
wire n5897_9;
wire n5897_10;
wire n5897_11;
wire n5897_12;
wire n5898_13;
wire n5898_14;
wire n5898_16;
wire n5898_17;
wire n5898_18;
wire n5898_19;
wire n5898_20;
wire n5899_12;
wire n5899_13;
wire n5899_14;
wire n5899_15;
wire n5899_16;
wire n5899_17;
wire n5900_13;
wire n5900_14;
wire n5900_15;
wire n5900_16;
wire n5900_17;
wire n5900_18;
wire n5900_19;
wire n5901_13;
wire n5901_14;
wire n5901_15;
wire n5901_16;
wire n5901_17;
wire ff_cache0_already_read_12;
wire ff_cache1_already_read_11;
wire ff_cache1_already_read_12;
wire ff_cache1_already_read_13;
wire ff_cache2_already_read_12;
wire ff_cache2_already_read_13;
wire ff_cache2_already_read_14;
wire n6693_16;
wire n6693_17;
wire n6693_18;
wire ff_cache0_data_31_12;
wire ff_cache1_address_16_12;
wire ff_cache1_address_16_13;
wire ff_cache2_address_16_14;
wire ff_cache3_address_16_13;
wire ff_cache3_address_16_15;
wire ff_cache3_data_31_14;
wire ff_cache0_data_mask_2_16;
wire ff_vram_valid_11;
wire ff_vram_valid_13;
wire ff_cache1_data_mask_3_17;
wire ff_cache2_data_mask_3_17;
wire n6695_13;
wire n5850_12;
wire n5853_18;
wire n5853_19;
wire n5853_20;
wire n5853_21;
wire n5853_22;
wire n5857_18;
wire n5858_18;
wire n5866_16;
wire n5868_15;
wire n5868_16;
wire n5869_14;
wire n5869_15;
wire n5869_16;
wire n5869_17;
wire n5871_15;
wire n5871_16;
wire n5871_20;
wire n5872_15;
wire n5874_14;
wire n5874_17;
wire n5875_13;
wire n5875_14;
wire n5875_18;
wire n5877_12;
wire n5877_15;
wire n5877_16;
wire n5878_13;
wire n5878_17;
wire n5879_13;
wire n5881_16;
wire n5882_13;
wire n5882_17;
wire n5884_17;
wire n5884_19;
wire n5885_14;
wire n5885_15;
wire n5886_15;
wire n5886_16;
wire n5892_13;
wire n5892_16;
wire n5893_13;
wire n5893_16;
wire n5894_14;
wire n5894_15;
wire n5895_16;
wire n5896_17;
wire n5897_17;
wire n5898_21;
wire n5899_18;
wire n5899_20;
wire n5900_20;
wire n5901_19;
wire n5901_20;
wire ff_cache_vram_rdata_en_11;
wire ff_cache_vram_rdata_en_12;
wire ff_vram_valid_14;
wire n6695_14;
wire n5853_23;
wire ff_cache_vram_rdata_en_13;
wire n5899_22;
wire n6693_21;
wire ff_cache3_already_read_14;
wire ff_cache3_already_read_16;
wire ff_vram_address_16_17;
wire n6188_10;
wire n5867_18;
wire ff_cache3_data_31_16;
wire ff_cache2_address_16_16;
wire ff_cache2_already_read_16;
wire n5889_18;
wire n5884_21;
wire n5873_18;
wire ff_cache0_address_15_14;
wire ff_cache0_already_read_15;
wire n5889_20;
wire n5873_20;
wire ff_cache1_data_31_16;
wire ff_cache1_already_read_15;
wire ff_cache2_data_mask_3_19;
wire ff_cache1_data_mask_3_20;
wire ff_cache3_data_31_18;
wire ff_cache2_data_31_14;
wire ff_cache1_data_31_18;
wire ff_cache0_data_31_14;
wire n5622_10;
wire n5630_11;
wire n5635_11;
wire n5640_11;
wire ff_cache2_data_mask_2_14;
wire ff_cache1_data_mask_2_14;
wire ff_cache3_data_23_13;
wire ff_cache2_data_23_13;
wire ff_cache1_data_23_13;
wire ff_cache0_data_23_13;
wire n5623_10;
wire n5631_11;
wire n5636_11;
wire n5641_11;
wire ff_cache2_data_mask_1_14;
wire ff_cache1_data_mask_1_14;
wire ff_cache3_data_15_13;
wire ff_cache2_data_15_13;
wire ff_cache1_data_15_13;
wire ff_cache0_data_15_13;
wire n5624_10;
wire n5632_11;
wire n5637_11;
wire n5642_11;
wire ff_cache2_data_mask_0_14;
wire ff_cache1_data_mask_0_14;
wire ff_cache3_data_7_13;
wire ff_cache2_data_7_13;
wire ff_cache1_data_7_13;
wire ff_cache0_data_7_13;
wire n5625_11;
wire n5633_11;
wire n5638_11;
wire n5643_12;
wire ff_cache3_data_mask_0_15;
wire ff_cache3_data_mask_1_15;
wire ff_cache3_data_mask_2_15;
wire ff_cache3_data_mask_3_20;
wire ff_cache2_data_31_16;
wire ff_vram_wdata_31_11;
wire n6694_13;
wire n5022_10;
wire ff_cache0_already_read_17;
wire n6693_25;
wire ff_cache_vram_rdata_en_17;
wire ff_cache1_data_mask_3_22;
wire ff_cache1_data_31_20;
wire ff_cache0_already_read_19;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire n5891_17;
wire n5884_23;
wire n5875_20;
wire n5871_22;
wire n5851_20;
wire n5890_19;
wire n5889_22;
wire n5888_19;
wire n5880_19;
wire n5876_18;
wire n5873_22;
wire n5882_19;
wire n5878_19;
wire n6411_12;
wire n5871_24;
wire n6693_27;
wire n5884_25;
wire n5876_20;
wire n5875_22;
wire n5874_20;
wire n5871_26;
wire n5870_19;
wire n5851_22;
wire n5850_15;
wire ff_cache0_data_en_12;
wire n5897_19;
wire n5896_19;
wire n5895_18;
wire n5893_19;
wire n5892_19;
wire n5891_19;
wire n5890_21;
wire n5888_21;
wire n5887_17;
wire n5883_16;
wire n5880_21;
wire n5879_18;
wire n5878_21;
wire n5876_22;
wire n5874_22;
wire n5872_18;
wire n5870_21;
wire n5868_18;
wire n5866_19;
wire n5885_17;
wire n5884_27;
wire n5865_18;
wire n5864_18;
wire n5863_18;
wire n5862_18;
wire n5861_18;
wire n5860_18;
wire n5859_18;
wire n5858_20;
wire n5857_20;
wire n5853_25;
wire n5901_22;
wire n5897_21;
wire n5896_21;
wire n5895_20;
wire n5893_21;
wire n5892_21;
wire n5890_25;
wire n5888_23;
wire n5887_19;
wire n5887_21;
wire n5883_18;
wire n5882_21;
wire n5880_23;
wire n5879_20;
wire n5878_23;
wire n5877_18;
wire n5876_24;
wire n5874_24;
wire n5872_20;
wire n5870_23;
wire n5869_19;
wire n5868_20;
wire n5867_20;
wire n5866_21;
wire n5891_21;
wire n5899_24;
wire n5897_23;
wire n5896_23;
wire n5894_17;
wire n5893_23;
wire n5892_23;
wire n5891_23;
wire n5890_27;
wire n5889_24;
wire n5888_25;
wire n5887_23;
wire n5886_18;
wire n5884_29;
wire n5882_23;
wire n5881_18;
wire n5880_25;
wire n5879_22;
wire n5875_24;
wire n5874_26;
wire n5873_24;
wire n5871_28;
wire n5870_25;
wire n5869_21;
wire n5867_22;
wire n5895_22;
wire n5883_20;
wire n5877_20;
wire n5876_26;
wire n5872_22;
wire n5866_23;
wire n5897_25;
wire n5896_25;
wire n5895_24;
wire n5894_19;
wire n5890_29;
wire n5889_26;
wire n5888_27;
wire n5888_29;
wire n5886_20;
wire n5885_19;
wire n5883_22;
wire n5881_20;
wire n5880_27;
wire n5880_29;
wire n5877_22;
wire n5875_26;
wire n5873_26;
wire n5872_24;
wire n5871_30;
wire n5870_27;
wire n5867_24;
wire n5866_25;
wire n5891_25;
wire n5887_25;
wire n5879_24;
wire n5876_28;
wire ff_vram_valid_16;
wire n6694_15;
wire ff_cache_vram_rdata_en_19;
wire n5872_26;
wire ff_cache_vram_rdata_en_21;
wire n5023_10;
wire ff_cache_vram_rdata_en_26;
wire n5851_24;
wire ff_cache3_address_16_19;
wire ff_cache2_data_mask_3_21;
wire ff_cache2_already_read_18;
wire ff_cache0_data_mask_2_18;
wire ff_cache3_data_mask_3_22;
wire ff_cache3_data_mask_3_24;
wire n6692_11;
wire n5869_23;
wire n6693_29;
wire n5898_23;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n592_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s3 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s3.INIT=8'hCA;
  LUT3 n102_s4 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s4.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s3 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s3.INIT=8'hCA;
  LUT3 n550_s4 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s4.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s6 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s6.INIT=8'hCA;
  LUT3 n592_s7 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s7.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(w_command_vram_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hAC;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(w_command_vram_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hAC;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(w_command_vram_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hAC;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(w_command_vram_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hAC;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(w_command_vram_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hAC;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(w_command_vram_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hAC;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(w_command_vram_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hAC;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(w_command_vram_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hAC;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(w_command_vram_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hAC;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(w_command_vram_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hAC;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(w_command_vram_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hAC;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(w_command_vram_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hAC;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(w_command_vram_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hAC;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(w_command_vram_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hAC;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(w_command_vram_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hAC;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT3 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_10),
    .I1(n5851_11),
    .I2(n5851_22) 
);
defparam n5851_s6.INIT=8'h5C;
  LUT3 n5852_s6 (
    .F(n5852_9),
    .I0(n5852_10),
    .I1(n5852_11),
    .I2(n5851_22) 
);
defparam n5852_s6.INIT=8'h5C;
  LUT4 n5853_s6 (
    .F(n5853_9),
    .I0(n5853_10),
    .I1(n5851_22),
    .I2(n5853_11),
    .I3(n5853_12) 
);
defparam n5853_s6.INIT=16'h00BF;
  LUT3 n5854_s6 (
    .F(n5854_9),
    .I0(n5854_10),
    .I1(n5854_11),
    .I2(n5851_22) 
);
defparam n5854_s6.INIT=8'h53;
  LUT3 n5855_s6 (
    .F(n5855_9),
    .I0(n5855_10),
    .I1(n5855_11),
    .I2(n5851_22) 
);
defparam n5855_s6.INIT=8'h53;
  LUT3 n5856_s6 (
    .F(n5856_9),
    .I0(n5856_10),
    .I1(n5856_11),
    .I2(n5851_22) 
);
defparam n5856_s6.INIT=8'h53;
  LUT4 n5857_s6 (
    .F(n5857_9),
    .I0(n5857_10),
    .I1(n5857_11),
    .I2(n5857_12),
    .I3(n5851_22) 
);
defparam n5857_s6.INIT=16'h770F;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(n5858_10),
    .I1(n5858_11),
    .I2(n5858_12),
    .I3(n5851_22) 
);
defparam n5858_s6.INIT=16'h770F;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(n5859_10),
    .I1(n5859_11),
    .I2(n5859_12),
    .I3(n5851_22) 
);
defparam n5859_s6.INIT=16'h770F;
  LUT4 n5860_s6 (
    .F(n5860_9),
    .I0(n5860_10),
    .I1(n5860_11),
    .I2(n5860_12),
    .I3(n5851_22) 
);
defparam n5860_s6.INIT=16'h770F;
  LUT4 n5861_s6 (
    .F(n5861_9),
    .I0(n5861_10),
    .I1(n5861_11),
    .I2(n5861_12),
    .I3(n5851_22) 
);
defparam n5861_s6.INIT=16'h770F;
  LUT4 n5862_s6 (
    .F(n5862_9),
    .I0(n5862_10),
    .I1(n5862_11),
    .I2(n5862_12),
    .I3(n5851_22) 
);
defparam n5862_s6.INIT=16'h770F;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(n5863_10),
    .I1(n5863_11),
    .I2(n5863_12),
    .I3(n5851_22) 
);
defparam n5863_s6.INIT=16'h770F;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(n5864_10),
    .I1(n5864_11),
    .I2(n5864_12),
    .I3(n5851_22) 
);
defparam n5864_s6.INIT=16'h770F;
  LUT4 n5865_s6 (
    .F(n5865_9),
    .I0(n5865_10),
    .I1(n5865_11),
    .I2(n5865_12),
    .I3(n5851_22) 
);
defparam n5865_s6.INIT=16'h770F;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_5),
    .I1(n5866_6),
    .I2(n96_9),
    .I3(n5866_7) 
);
defparam n5866_s1.INIT=16'hF011;
  LUT4 n5867_s1 (
    .F(n5867_4),
    .I0(n5866_7),
    .I1(n97_9),
    .I2(n5867_5),
    .I3(n5867_6) 
);
defparam n5867_s1.INIT=16'h000D;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5868_5),
    .I1(n5868_6),
    .I2(n98_9),
    .I3(n5866_7) 
);
defparam n5868_s1.INIT=16'hF011;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n5866_7),
    .I1(n5869_23),
    .I2(n5869_6),
    .I3(n5869_7) 
);
defparam n5869_s1.INIT=16'hFB00;
  LUT4 n5870_s1 (
    .F(n5870_4),
    .I0(n5870_19),
    .I1(n100_9),
    .I2(n5870_6),
    .I3(n5870_7) 
);
defparam n5870_s1.INIT=16'h000E;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5871_24),
    .I1(n5871_6),
    .I2(n5871_7),
    .I3(n5871_26) 
);
defparam n5871_s1.INIT=16'hFF70;
  LUT4 n5872_s1 (
    .F(n5872_4),
    .I0(n5872_5),
    .I1(n5872_6),
    .I2(n5866_7),
    .I3(n5872_26) 
);
defparam n5872_s1.INIT=16'h00F1;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5873_5),
    .I1(n5873_6),
    .I2(n103_9),
    .I3(n5870_19) 
);
defparam n5873_s1.INIT=16'h11F0;
  LUT4 n5874_s1 (
    .F(n5874_4),
    .I0(n5874_5),
    .I1(n5874_20),
    .I2(n5874_7),
    .I3(n5874_8) 
);
defparam n5874_s1.INIT=16'h0007;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n5871_24),
    .I1(n5875_5),
    .I2(n5875_6),
    .I3(n5875_22) 
);
defparam n5875_s1.INIT=16'hFF70;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5876_5),
    .I1(n5876_20),
    .I2(n5876_7),
    .I3(n5876_8) 
);
defparam n5876_s1.INIT=16'h004F;
  LUT4 n5877_s1 (
    .F(n5877_4),
    .I0(n5877_5),
    .I1(n5877_6),
    .I2(n107_9),
    .I3(n5866_7) 
);
defparam n5877_s1.INIT=16'hF011;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n5878_5),
    .I1(n5878_6),
    .I2(n5878_7),
    .I3(n5874_20) 
);
defparam n5878_s1.INIT=16'h0130;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5879_5),
    .I1(n5879_6),
    .I2(n109_9),
    .I3(n5866_7) 
);
defparam n5879_s1.INIT=16'hF011;
  LUT4 n5880_s1 (
    .F(n5880_4),
    .I0(n5880_5),
    .I1(n5880_6),
    .I2(n5880_7),
    .I3(n5874_20) 
);
defparam n5880_s1.INIT=16'h0130;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5881_5),
    .I1(n5881_6),
    .I2(n5881_7),
    .I3(n5874_20) 
);
defparam n5881_s1.INIT=16'h0130;
  LUT4 n5882_s1 (
    .F(n5882_4),
    .I0(n5882_5),
    .I1(n5882_6),
    .I2(n5882_7),
    .I3(n5874_20) 
);
defparam n5882_s1.INIT=16'h0130;
  LUT4 n5883_s1 (
    .F(n5883_4),
    .I0(n5883_5),
    .I1(n5883_6),
    .I2(n113_9),
    .I3(n5870_19) 
);
defparam n5883_s1.INIT=16'h11F0;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5884_5),
    .I1(n5884_6),
    .I2(n5884_7),
    .I3(n5884_25) 
);
defparam n5884_s1.INIT=16'hFFB0;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n5885_5),
    .I1(n5885_6),
    .I2(n115_9),
    .I3(n5870_19) 
);
defparam n5885_s1.INIT=16'h11F0;
  LUT4 n5886_s1 (
    .F(n5886_4),
    .I0(n5886_5),
    .I1(n5886_6),
    .I2(n116_9),
    .I3(n5870_19) 
);
defparam n5886_s1.INIT=16'h11F0;
  LUT4 n5887_s1 (
    .F(n5887_4),
    .I0(n5887_5),
    .I1(n5887_6),
    .I2(n117_9),
    .I3(n5870_19) 
);
defparam n5887_s1.INIT=16'h11F0;
  LUT4 n5888_s1 (
    .F(n5888_4),
    .I0(n5888_5),
    .I1(n5888_6),
    .I2(n5888_7),
    .I3(n5874_20) 
);
defparam n5888_s1.INIT=16'h0130;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n5889_5),
    .I1(n5889_6),
    .I2(n119_9),
    .I3(n5870_19) 
);
defparam n5889_s1.INIT=16'h11F0;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5890_5),
    .I1(n5890_6),
    .I2(n5890_7),
    .I3(n5874_20) 
);
defparam n5890_s1.INIT=16'h0130;
  LUT4 n5891_s1 (
    .F(n5891_4),
    .I0(n5870_19),
    .I1(n121_9),
    .I2(n5891_5),
    .I3(n5891_6) 
);
defparam n5891_s1.INIT=16'h000E;
  LUT4 n5892_s1 (
    .F(n5892_4),
    .I0(n5892_5),
    .I1(n5874_20),
    .I2(n5892_6),
    .I3(n5892_7) 
);
defparam n5892_s1.INIT=16'h0007;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5893_5),
    .I1(n5874_20),
    .I2(n5893_6),
    .I3(n5893_7) 
);
defparam n5893_s1.INIT=16'h0007;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5894_5),
    .I1(n5894_6),
    .I2(n124_9),
    .I3(n5870_19) 
);
defparam n5894_s1.INIT=16'h11F0;
  LUT4 n5895_s1 (
    .F(n5895_4),
    .I0(n5895_5),
    .I1(n5895_6),
    .I2(n125_9),
    .I3(n5870_19) 
);
defparam n5895_s1.INIT=16'h11F0;
  LUT4 n5896_s1 (
    .F(n5896_4),
    .I0(n5896_5),
    .I1(n5874_20),
    .I2(n5896_6),
    .I3(n5896_7) 
);
defparam n5896_s1.INIT=16'h0007;
  LUT4 n5897_s1 (
    .F(n5897_4),
    .I0(n5897_5),
    .I1(n5874_20),
    .I2(n5897_6),
    .I3(n5897_7) 
);
defparam n5897_s1.INIT=16'h0007;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_10),
    .I1(n5898_11),
    .I2(n5866_7),
    .I3(n5898_12) 
);
defparam n5898_s6.INIT=16'h00F1;
  LUT4 n5900_s6 (
    .F(n5900_9),
    .I0(n5900_10),
    .I1(n5900_11),
    .I2(n5866_7),
    .I3(n5900_12) 
);
defparam n5900_s6.INIT=16'h00F1;
  LUT4 n5901_s6 (
    .F(n5901_9),
    .I0(n5901_10),
    .I1(n5901_11),
    .I2(n5866_7),
    .I3(n5901_12) 
);
defparam n5901_s6.INIT=16'h00F1;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_15),
    .I1(ff_cache0_already_read_10),
    .I2(ff_cache0_already_read_17) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT3 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_15),
    .I1(ff_cache1_already_read_10),
    .I2(ff_cache0_already_read_17) 
);
defparam ff_cache1_already_read_s4.INIT=8'h10;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_16),
    .I1(ff_cache2_already_read_10),
    .I2(ff_cache2_already_read_18) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT2 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache0_already_read_17),
    .I1(ff_cache3_already_read_10) 
);
defparam ff_cache3_already_read_s5.INIT=4'h8;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(n5866_7),
    .I1(n5871_24),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(n6693_11),
    .I1(n6693_29),
    .I2(n6693_27),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFF40;
  LUT4 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(n5874_20),
    .I1(ff_vram_wdata_31_8),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_vram_wdata_31_s4.INIT=16'h0D00;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(n5284_7),
    .I1(ff_cache0_address_15_11),
    .I2(ff_cache0_already_read_15),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_address_15_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_data_31_14),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_data_23_13),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_data_15_13),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_data_7_13),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(n5284_7),
    .I1(ff_cache1_address_16_11),
    .I2(ff_cache1_already_read_15),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache1_address_16_s5.INIT=16'h0B00;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache1_data_31_16),
    .I2(ff_cache1_data_31_18),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_31_16),
    .I2(ff_cache1_data_23_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache1_data_31_16),
    .I2(ff_cache1_data_15_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_31_16),
    .I2(ff_cache1_data_7_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(ff_cache2_address_16_12),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache2_address_16_s5.INIT=16'h0B00;
  LUT4 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache2_already_read_16),
    .I2(ff_cache2_data_31_14),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_already_read_16),
    .I2(ff_cache2_data_23_13),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_cache2_already_read_16),
    .I2(ff_cache2_data_15_13),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_already_read_16),
    .I2(ff_cache2_data_7_13),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(n5284_7),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache3_address_16_12),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache3_address_16_s5.INIT=16'hF400;
  LUT4 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache3_data_31_16),
    .I2(ff_cache3_data_31_18),
    .I3(ff_cache3_data_31_13) 
);
defparam ff_cache3_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_31_16),
    .I2(ff_cache3_data_23_13),
    .I3(ff_cache3_data_31_13) 
);
defparam ff_cache3_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache3_data_31_16),
    .I2(ff_cache3_data_15_13),
    .I3(ff_cache3_data_31_13) 
);
defparam ff_cache3_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_31_16),
    .I2(ff_cache3_data_7_13),
    .I3(ff_cache3_data_31_13) 
);
defparam ff_cache3_data_7_s5.INIT=16'hF800;
  LUT4 ff_vram_address_16_s9 (
    .F(ff_vram_address_16_12),
    .I0(n5874_20),
    .I1(ff_vram_address_16_17),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_vram_address_16_s9.INIT=16'h0D00;
  LUT3 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(ff_cache_vram_rdata_en_19),
    .I2(ff_cache0_already_read_17) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=8'hE0;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_12),
    .I1(ff_cache0_data_en_10),
    .I2(n6693_27),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(n5871_24),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(n5871_24),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_10),
    .I1(n5871_24),
    .I2(ff_cache3_data_en_9),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_9),
    .I2(n5874_20),
    .I3(ff_flush_state_2_9) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_2_13),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_0_11),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h1F00;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache3_data_mask_3_24),
    .I1(ff_cache3_data_mask_3_20),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache3_data_mask_3_24),
    .I1(ff_cache3_data_mask_2_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_2_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache3_data_mask_3_24),
    .I1(ff_cache3_data_mask_1_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_1_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache3_data_mask_3_24),
    .I1(ff_cache3_data_mask_0_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h0D00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_3_11),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h1F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8),
    .I1(ff_vram_valid_9),
    .I2(ff_vram_valid_10),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hBBB0;
  LUT4 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_20),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_3_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_2_14),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_2_s6.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_1_14),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_1_s6.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_0_14),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_19),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_3_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_14),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_2_s6.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_14),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_1_s6.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_14),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_0_s6.INIT=16'h0700;
  LUT4 ff_vram_address_16_s10 (
    .F(ff_vram_address_16_14),
    .I0(ff_vram_valid_8),
    .I1(n5874_20),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_vram_address_16_s10.INIT=16'h0B00;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_cache_flush_start),
    .I1(n6411_12),
    .I2(n6411_10),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT4 n6697_s4 (
    .F(n6697_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6697_s4.INIT=16'h00F1;
  LUT4 n6695_s6 (
    .F(n6695_11),
    .I0(n5866_7),
    .I1(n6695_12),
    .I2(w_command_vram_valid),
    .I3(ff_start) 
);
defparam n6695_s6.INIT=16'h000E;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(ff_priority[0]),
    .I1(n6694_13),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6694_s3.INIT=16'h0C05;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_25),
    .I1(n6693_15),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6693_s4.INIT=16'h0A03;
  LUT4 n5850_s4 (
    .F(n5850_9),
    .I0(n5850_10),
    .I1(ff_busy),
    .I2(n5850_11),
    .I3(w_command_vram_write) 
);
defparam n5850_s4.INIT=16'h0305;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT4 n5851_s7 (
    .F(n5851_10),
    .I0(n5851_13),
    .I1(n5851_14),
    .I2(n5851_15),
    .I3(n5851_16) 
);
defparam n5851_s7.INIT=16'h0100;
  LUT3 n5851_s8 (
    .F(n5851_11),
    .I0(n81_9),
    .I1(ff_cache_vram_address[16]),
    .I2(n5851_24) 
);
defparam n5851_s8.INIT=8'hCA;
  LUT4 n5852_s7 (
    .F(n5852_10),
    .I0(n5852_12),
    .I1(n5852_13),
    .I2(n5852_14),
    .I3(n5852_15) 
);
defparam n5852_s7.INIT=16'h0100;
  LUT3 n5852_s8 (
    .F(n5852_11),
    .I0(n82_9),
    .I1(ff_cache_vram_address[15]),
    .I2(n5851_24) 
);
defparam n5852_s8.INIT=8'hCA;
  LUT4 n5853_s7 (
    .F(n5853_10),
    .I0(ff_cache0_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5853_s7.INIT=16'hAC00;
  LUT3 n5853_s8 (
    .F(n5853_11),
    .I0(n5853_25),
    .I1(ff_cache1_address[14]),
    .I2(n5853_15) 
);
defparam n5853_s8.INIT=8'h70;
  LUT4 n5853_s9 (
    .F(n5853_12),
    .I0(n5853_16),
    .I1(n5853_17),
    .I2(n5851_22),
    .I3(n83_9) 
);
defparam n5853_s9.INIT=16'h020D;
  LUT4 n5854_s7 (
    .F(n5854_10),
    .I0(n5854_12),
    .I1(n5854_13),
    .I2(n5854_14),
    .I3(n5854_15) 
);
defparam n5854_s7.INIT=16'h0100;
  LUT3 n5854_s8 (
    .F(n5854_11),
    .I0(n84_9),
    .I1(ff_cache_vram_address[13]),
    .I2(n5851_24) 
);
defparam n5854_s8.INIT=8'h35;
  LUT4 n5855_s7 (
    .F(n5855_10),
    .I0(n5855_12),
    .I1(n5855_13),
    .I2(n5855_14),
    .I3(n5855_15) 
);
defparam n5855_s7.INIT=16'h0100;
  LUT3 n5855_s8 (
    .F(n5855_11),
    .I0(n85_9),
    .I1(ff_cache_vram_address[12]),
    .I2(n5851_24) 
);
defparam n5855_s8.INIT=8'h35;
  LUT4 n5856_s7 (
    .F(n5856_10),
    .I0(n5856_12),
    .I1(n5856_13),
    .I2(n5856_14),
    .I3(n5856_15) 
);
defparam n5856_s7.INIT=16'h0100;
  LUT3 n5856_s8 (
    .F(n5856_11),
    .I0(n86_9),
    .I1(ff_cache_vram_address[11]),
    .I2(n5851_24) 
);
defparam n5856_s8.INIT=8'h35;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(n6411_12),
    .I1(n5857_20),
    .I2(n5857_14),
    .I3(n5857_15) 
);
defparam n5857_s7.INIT=16'h000D;
  LUT4 n5857_s8 (
    .F(n5857_11),
    .I0(n5857_16),
    .I1(n5857_17),
    .I2(w_command_vram_address[10]),
    .I3(n6411_10) 
);
defparam n5857_s8.INIT=16'h2DCF;
  LUT3 n5857_s9 (
    .F(n5857_12),
    .I0(n87_9),
    .I1(ff_cache_vram_address[10]),
    .I2(n5851_24) 
);
defparam n5857_s9.INIT=8'h35;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(n6411_12),
    .I1(n5858_20),
    .I2(n5858_14),
    .I3(n5858_15) 
);
defparam n5858_s7.INIT=16'h000D;
  LUT4 n5858_s8 (
    .F(n5858_11),
    .I0(n5858_16),
    .I1(n5858_17),
    .I2(w_command_vram_address[9]),
    .I3(n6188_8) 
);
defparam n5858_s8.INIT=16'h2DCF;
  LUT3 n5858_s9 (
    .F(n5858_12),
    .I0(n88_9),
    .I1(ff_cache_vram_address[9]),
    .I2(n5851_24) 
);
defparam n5858_s9.INIT=8'h35;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(n6411_12),
    .I1(n5859_18),
    .I2(n5859_14),
    .I3(n5859_15) 
);
defparam n5859_s7.INIT=16'h000D;
  LUT4 n5859_s8 (
    .F(n5859_11),
    .I0(n5858_16),
    .I1(n5859_16),
    .I2(w_command_vram_address[8]),
    .I3(n6188_8) 
);
defparam n5859_s8.INIT=16'h2DCF;
  LUT3 n5859_s9 (
    .F(n5859_12),
    .I0(n89_9),
    .I1(ff_cache_vram_address[8]),
    .I2(n5851_24) 
);
defparam n5859_s9.INIT=8'h35;
  LUT4 n5860_s7 (
    .F(n5860_10),
    .I0(n6411_12),
    .I1(n5860_18),
    .I2(n5860_14),
    .I3(n5860_15) 
);
defparam n5860_s7.INIT=16'h000D;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(n5857_16),
    .I1(n5860_16),
    .I2(w_command_vram_address[7]),
    .I3(n6411_10) 
);
defparam n5860_s8.INIT=16'h2DCF;
  LUT3 n5860_s9 (
    .F(n5860_12),
    .I0(n90_9),
    .I1(ff_cache_vram_address[7]),
    .I2(n5851_24) 
);
defparam n5860_s9.INIT=8'h35;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(n6411_12),
    .I1(n5861_18),
    .I2(n5861_14),
    .I3(n5861_15) 
);
defparam n5861_s7.INIT=16'h000D;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(n5858_16),
    .I1(n5861_16),
    .I2(w_command_vram_address[6]),
    .I3(n6188_8) 
);
defparam n5861_s8.INIT=16'h2DCF;
  LUT3 n5861_s9 (
    .F(n5861_12),
    .I0(n91_9),
    .I1(ff_cache_vram_address[6]),
    .I2(n5851_24) 
);
defparam n5861_s9.INIT=8'h35;
  LUT4 n5862_s7 (
    .F(n5862_10),
    .I0(n6411_12),
    .I1(n5862_18),
    .I2(n5862_14),
    .I3(n5862_15) 
);
defparam n5862_s7.INIT=16'h000D;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(n5858_16),
    .I1(n5862_16),
    .I2(w_command_vram_address[5]),
    .I3(n6188_8) 
);
defparam n5862_s8.INIT=16'h2DCF;
  LUT3 n5862_s9 (
    .F(n5862_12),
    .I0(n92_9),
    .I1(ff_cache_vram_address[5]),
    .I2(n5851_24) 
);
defparam n5862_s9.INIT=8'h35;
  LUT4 n5863_s7 (
    .F(n5863_10),
    .I0(n6411_12),
    .I1(n5863_18),
    .I2(n5863_14),
    .I3(n5863_15) 
);
defparam n5863_s7.INIT=16'h000D;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(n5857_16),
    .I1(n5863_16),
    .I2(w_command_vram_address[4]),
    .I3(n6411_10) 
);
defparam n5863_s8.INIT=16'h2DCF;
  LUT3 n5863_s9 (
    .F(n5863_12),
    .I0(n93_9),
    .I1(ff_cache_vram_address[4]),
    .I2(n5851_24) 
);
defparam n5863_s9.INIT=8'h35;
  LUT4 n5864_s7 (
    .F(n5864_10),
    .I0(n6411_12),
    .I1(n5864_18),
    .I2(n5864_14),
    .I3(n5864_15) 
);
defparam n5864_s7.INIT=16'h000D;
  LUT4 n5864_s8 (
    .F(n5864_11),
    .I0(n5858_16),
    .I1(n5864_16),
    .I2(w_command_vram_address[3]),
    .I3(n6188_8) 
);
defparam n5864_s8.INIT=16'h2DCF;
  LUT3 n5864_s9 (
    .F(n5864_12),
    .I0(n94_9),
    .I1(ff_cache_vram_address[3]),
    .I2(n5851_24) 
);
defparam n5864_s9.INIT=8'h35;
  LUT4 n5865_s7 (
    .F(n5865_10),
    .I0(n6411_12),
    .I1(n5865_18),
    .I2(n5865_14),
    .I3(n5865_15) 
);
defparam n5865_s7.INIT=16'h000D;
  LUT4 n5865_s8 (
    .F(n5865_11),
    .I0(n5857_16),
    .I1(n5865_16),
    .I2(w_command_vram_address[2]),
    .I3(n6411_10) 
);
defparam n5865_s8.INIT=16'h2DCF;
  LUT3 n5865_s9 (
    .F(n5865_12),
    .I0(n95_9),
    .I1(ff_cache_vram_address[2]),
    .I2(n5851_24) 
);
defparam n5865_s9.INIT=8'h35;
  LUT4 n5866_s2 (
    .F(n5866_5),
    .I0(n5866_8),
    .I1(n5866_9),
    .I2(n5866_10),
    .I3(n5871_24) 
);
defparam n5866_s2.INIT=16'h0100;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_23),
    .I1(n6188_8),
    .I2(n5866_12),
    .I3(n5866_13) 
);
defparam n5866_s3.INIT=16'h00B0;
  LUT2 n5866_s4 (
    .F(n5866_7),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5866_s4.INIT=4'h8;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(n5867_7),
    .I1(n5851_22),
    .I2(n5867_8),
    .I3(n5867_9) 
);
defparam n5867_s2.INIT=16'h4000;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_10),
    .I1(n5867_11),
    .I2(n5867_18),
    .I3(n5867_13) 
);
defparam n5867_s3.INIT=16'h2F00;
  LUT4 n5868_s2 (
    .F(n5868_5),
    .I0(n98_9),
    .I1(ff_cache_vram_write),
    .I2(n5868_7),
    .I3(n5868_8) 
);
defparam n5868_s2.INIT=16'h0700;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_9),
    .I1(n5868_10),
    .I2(n5868_11),
    .I3(n5868_12) 
);
defparam n5868_s3.INIT=16'h0001;
  LUT3 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_8),
    .I1(n5869_9),
    .I2(ff_priority[0]) 
);
defparam n5869_s3.INIT=8'h35;
  LUT4 n5869_s4 (
    .F(n5869_7),
    .I0(n5870_19),
    .I1(n99_9),
    .I2(n5869_10),
    .I3(n5869_11) 
);
defparam n5869_s4.INIT=16'h0EEE;
  LUT4 n5870_s3 (
    .F(n5870_6),
    .I0(n5866_7),
    .I1(n5870_8),
    .I2(n5870_9),
    .I3(n5869_23) 
);
defparam n5870_s3.INIT=16'h0100;
  LUT4 n5870_s4 (
    .F(n5870_7),
    .I0(n5870_10),
    .I1(n5870_11),
    .I2(n5870_12),
    .I3(n5870_13) 
);
defparam n5870_s4.INIT=16'h1000;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(n5871_10),
    .I1(n5871_11),
    .I2(n101_9),
    .I3(ff_cache_vram_write) 
);
defparam n5871_s3.INIT=16'h0FBB;
  LUT4 n5871_s4 (
    .F(n5871_7),
    .I0(n5871_12),
    .I1(n5871_13),
    .I2(n5871_14),
    .I3(n5866_7) 
);
defparam n5871_s4.INIT=16'h00EF;
  LUT4 n5872_s2 (
    .F(n5872_5),
    .I0(n5872_22),
    .I1(n6188_8),
    .I2(n5872_9),
    .I3(n5872_10) 
);
defparam n5872_s2.INIT=16'hB000;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_11),
    .I1(n5872_12),
    .I2(ff_priority[0]),
    .I3(n5869_23) 
);
defparam n5872_s3.INIT=16'hA300;
  LUT4 n5873_s2 (
    .F(n5873_5),
    .I0(n5873_22),
    .I1(n5873_8),
    .I2(n5873_9),
    .I3(n5873_10) 
);
defparam n5873_s2.INIT=16'h0100;
  LUT3 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_11),
    .I1(n5873_12),
    .I2(n5869_23) 
);
defparam n5873_s3.INIT=8'hE0;
  LUT4 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_9),
    .I1(n5874_10),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[1]) 
);
defparam n5874_s2.INIT=16'h0A03;
  LUT4 n5874_s4 (
    .F(n5874_7),
    .I0(ff_cache_vram_write),
    .I1(n5874_20),
    .I2(n5866_7),
    .I3(n104_9) 
);
defparam n5874_s4.INIT=16'h00F8;
  LUT4 n5874_s5 (
    .F(n5874_8),
    .I0(n5874_11),
    .I1(n5866_7),
    .I2(n5874_12),
    .I3(n5874_13) 
);
defparam n5874_s5.INIT=16'h1000;
  LUT4 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_8),
    .I1(n5875_9),
    .I2(n105_9),
    .I3(ff_cache_vram_write) 
);
defparam n5875_s2.INIT=16'h0FBB;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_10),
    .I1(n5875_11),
    .I2(n5875_12),
    .I3(n5866_7) 
);
defparam n5875_s3.INIT=16'h00EF;
  LUT4 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_26),
    .I1(n5876_28),
    .I2(ff_priority[1]),
    .I3(n5876_11) 
);
defparam n5876_s2.INIT=16'hAFC0;
  LUT3 n5876_s4 (
    .F(n5876_7),
    .I0(n5876_20),
    .I1(n106_9),
    .I2(n5851_22) 
);
defparam n5876_s4.INIT=8'h0B;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(n5866_7),
    .I1(n5876_18),
    .I2(n5876_13),
    .I3(n5876_14) 
);
defparam n5876_s5.INIT=16'h1000;
  LUT4 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_20),
    .I1(n6188_8),
    .I2(n5877_8),
    .I3(n5877_9) 
);
defparam n5877_s2.INIT=16'h0B00;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(n107_9),
    .I1(ff_cache_vram_write),
    .I2(n5877_10),
    .I3(n5877_11) 
);
defparam n5877_s3.INIT=16'h0700;
  LUT4 n5878_s2 (
    .F(n5878_5),
    .I0(n5878_8),
    .I1(n5878_9),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[1]) 
);
defparam n5878_s2.INIT=16'h0A03;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(n5866_7),
    .I1(n5878_10),
    .I2(n5878_11),
    .I3(n5878_12) 
);
defparam n5878_s3.INIT=16'h1000;
  LUT4 n5878_s4 (
    .F(n5878_7),
    .I0(ff_cache_vram_write),
    .I1(n108_9),
    .I2(n5866_7),
    .I3(n5874_20) 
);
defparam n5878_s4.INIT=16'h32CF;
  LUT4 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_24),
    .I1(n6411_10),
    .I2(n5879_8),
    .I3(n5879_9) 
);
defparam n5879_s2.INIT=16'hB000;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(ff_cache_vram_write),
    .I1(n5879_10),
    .I2(n5879_11),
    .I3(n5879_12) 
);
defparam n5879_s3.INIT=16'hFE00;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_8),
    .I1(n5880_9),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[0]) 
);
defparam n5880_s2.INIT=16'h0A0C;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(n5866_7),
    .I1(n5880_19),
    .I2(n5880_11),
    .I3(n5880_12) 
);
defparam n5880_s3.INIT=16'h1000;
  LUT4 n5880_s4 (
    .F(n5880_7),
    .I0(ff_cache_vram_write),
    .I1(n110_9),
    .I2(n5866_7),
    .I3(n5874_20) 
);
defparam n5880_s4.INIT=16'h32CF;
  LUT4 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_8),
    .I1(ff_cache_vram_write),
    .I2(n5881_9),
    .I3(n5881_10) 
);
defparam n5881_s2.INIT=16'h0001;
  LUT4 n5881_s3 (
    .F(n5881_6),
    .I0(n5866_7),
    .I1(n5881_11),
    .I2(n5881_12),
    .I3(n5881_13) 
);
defparam n5881_s3.INIT=16'h0100;
  LUT4 n5881_s4 (
    .F(n5881_7),
    .I0(ff_cache_vram_write),
    .I1(n111_9),
    .I2(n5866_7),
    .I3(n5874_20) 
);
defparam n5881_s4.INIT=16'h32CF;
  LUT4 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_8),
    .I1(n5882_9),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[0]) 
);
defparam n5882_s2.INIT=16'h0A03;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(n5866_7),
    .I1(n5882_10),
    .I2(n5882_11),
    .I3(n5882_12) 
);
defparam n5882_s3.INIT=16'h1000;
  LUT4 n5882_s4 (
    .F(n5882_7),
    .I0(ff_cache_vram_write),
    .I1(n112_9),
    .I2(n5866_7),
    .I3(n5874_20) 
);
defparam n5882_s4.INIT=16'h32CF;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_7),
    .I1(n5883_8),
    .I2(ff_priority[0]),
    .I3(n5869_23) 
);
defparam n5883_s2.INIT=16'hA300;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(n5883_20),
    .I1(n6188_8),
    .I2(n5883_10),
    .I3(n5883_11) 
);
defparam n5883_s3.INIT=16'hB000;
  LUT4 n5884_s2 (
    .F(n5884_5),
    .I0(n5884_27),
    .I1(w_command_vram_wdata[13]),
    .I2(n5884_10),
    .I3(n5884_11) 
);
defparam n5884_s2.INIT=16'hF800;
  LUT3 n5884_s3 (
    .F(n5884_6),
    .I0(n114_9),
    .I1(ff_cache_vram_write),
    .I2(n5871_24) 
);
defparam n5884_s3.INIT=8'h70;
  LUT4 n5884_s4 (
    .F(n5884_7),
    .I0(n5884_12),
    .I1(n5884_13),
    .I2(n5884_14),
    .I3(n5866_7) 
);
defparam n5884_s4.INIT=16'h00EF;
  LUT4 n5885_s2 (
    .F(n5885_5),
    .I0(n5885_7),
    .I1(n5885_8),
    .I2(n5885_9),
    .I3(n5869_23) 
);
defparam n5885_s2.INIT=16'h0100;
  LUT4 n5885_s3 (
    .F(n5885_6),
    .I0(n5885_17),
    .I1(n6411_12),
    .I2(n5885_11),
    .I3(n5885_12) 
);
defparam n5885_s3.INIT=16'hB000;
  LUT4 n5886_s2 (
    .F(n5886_5),
    .I0(n5886_7),
    .I1(n5886_8),
    .I2(n5886_9),
    .I3(n5869_23) 
);
defparam n5886_s2.INIT=16'hFE00;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_10),
    .I1(n5871_9),
    .I2(n5886_11),
    .I3(n5886_12) 
);
defparam n5886_s3.INIT=16'h5300;
  LUT4 n5887_s2 (
    .F(n5887_5),
    .I0(n5887_25),
    .I1(n6411_10),
    .I2(n5887_8),
    .I3(n5887_9) 
);
defparam n5887_s2.INIT=16'h0B00;
  LUT3 n5887_s3 (
    .F(n5887_6),
    .I0(n5887_10),
    .I1(n5887_11),
    .I2(n5869_23) 
);
defparam n5887_s3.INIT=8'h70;
  LUT4 n5888_s2 (
    .F(n5888_5),
    .I0(n5888_8),
    .I1(n5888_9),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[0]) 
);
defparam n5888_s2.INIT=16'h0A0C;
  LUT4 n5888_s3 (
    .F(n5888_6),
    .I0(n5866_7),
    .I1(n5888_19),
    .I2(n5888_11),
    .I3(n5888_12) 
);
defparam n5888_s3.INIT=16'h1000;
  LUT4 n5888_s4 (
    .F(n5888_7),
    .I0(ff_cache_vram_write),
    .I1(n118_9),
    .I2(n5866_7),
    .I3(n5874_20) 
);
defparam n5888_s4.INIT=16'h32CF;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_22),
    .I1(n5889_8),
    .I2(n5889_9),
    .I3(n5889_10) 
);
defparam n5889_s2.INIT=16'h0100;
  LUT3 n5889_s3 (
    .F(n5889_6),
    .I0(n5889_11),
    .I1(n5889_12),
    .I2(n5869_23) 
);
defparam n5889_s3.INIT=8'hE0;
  LUT4 n5890_s2 (
    .F(n5890_5),
    .I0(n5890_8),
    .I1(n5890_9),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[1]) 
);
defparam n5890_s2.INIT=16'h0C0A;
  LUT4 n5890_s3 (
    .F(n5890_6),
    .I0(n5866_7),
    .I1(n5890_19),
    .I2(n5890_11),
    .I3(n5890_12) 
);
defparam n5890_s3.INIT=16'h1000;
  LUT4 n5890_s4 (
    .F(n5890_7),
    .I0(ff_cache_vram_write),
    .I1(n120_9),
    .I2(n5866_7),
    .I3(n5874_20) 
);
defparam n5890_s4.INIT=16'h32CF;
  LUT4 n5891_s2 (
    .F(n5891_5),
    .I0(n5891_25),
    .I1(n5891_8),
    .I2(ff_priority[1]),
    .I3(n5891_9) 
);
defparam n5891_s2.INIT=16'hE300;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(n5891_21),
    .I1(n6409_11),
    .I2(n5891_11),
    .I3(n5891_12) 
);
defparam n5891_s3.INIT=16'hB000;
  LUT4 n5892_s2 (
    .F(n5892_5),
    .I0(n5892_8),
    .I1(n5892_9),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[1]) 
);
defparam n5892_s2.INIT=16'h0A03;
  LUT4 n5892_s3 (
    .F(n5892_6),
    .I0(ff_cache_vram_write),
    .I1(n5874_20),
    .I2(n5866_7),
    .I3(n122_9) 
);
defparam n5892_s3.INIT=16'h00F8;
  LUT4 n5892_s4 (
    .F(n5892_7),
    .I0(n5892_10),
    .I1(n5866_7),
    .I2(n5892_11),
    .I3(n5892_12) 
);
defparam n5892_s4.INIT=16'h1000;
  LUT4 n5893_s2 (
    .F(n5893_5),
    .I0(n5893_8),
    .I1(n5893_9),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[1]) 
);
defparam n5893_s2.INIT=16'h0A03;
  LUT4 n5893_s3 (
    .F(n5893_6),
    .I0(ff_cache_vram_write),
    .I1(n5874_20),
    .I2(n5866_7),
    .I3(n123_9) 
);
defparam n5893_s3.INIT=16'h00F8;
  LUT4 n5893_s4 (
    .F(n5893_7),
    .I0(n5893_10),
    .I1(n5866_7),
    .I2(n5893_11),
    .I3(n5893_12) 
);
defparam n5893_s4.INIT=16'h1000;
  LUT4 n5894_s2 (
    .F(n5894_5),
    .I0(n5894_7),
    .I1(n5894_8),
    .I2(n5894_9),
    .I3(n5869_23) 
);
defparam n5894_s2.INIT=16'hFE00;
  LUT4 n5894_s3 (
    .F(n5894_6),
    .I0(n5894_10),
    .I1(n5871_9),
    .I2(n5886_10),
    .I3(n5894_11) 
);
defparam n5894_s3.INIT=16'h2B00;
  LUT4 n5895_s2 (
    .F(n5895_5),
    .I0(n5895_7),
    .I1(n5895_8),
    .I2(n5895_9),
    .I3(n5871_24) 
);
defparam n5895_s2.INIT=16'hF200;
  LUT4 n5895_s3 (
    .F(n5895_6),
    .I0(n5895_22),
    .I1(n6188_8),
    .I2(n5895_11),
    .I3(n5895_12) 
);
defparam n5895_s3.INIT=16'h0B00;
  LUT4 n5896_s2 (
    .F(n5896_5),
    .I0(n5896_8),
    .I1(n5896_9),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[1]) 
);
defparam n5896_s2.INIT=16'h0A03;
  LUT4 n5896_s3 (
    .F(n5896_6),
    .I0(ff_cache_vram_write),
    .I1(n5874_20),
    .I2(n5866_7),
    .I3(n126_9) 
);
defparam n5896_s3.INIT=16'h00F8;
  LUT4 n5896_s4 (
    .F(n5896_7),
    .I0(n5866_7),
    .I1(n5896_10),
    .I2(n5896_11),
    .I3(n5896_12) 
);
defparam n5896_s4.INIT=16'h1000;
  LUT4 n5897_s2 (
    .F(n5897_5),
    .I0(n5897_8),
    .I1(n5897_9),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[1]) 
);
defparam n5897_s2.INIT=16'h0A03;
  LUT4 n5897_s3 (
    .F(n5897_6),
    .I0(ff_cache_vram_write),
    .I1(n5874_20),
    .I2(n5866_7),
    .I3(n127_9) 
);
defparam n5897_s3.INIT=16'h00F8;
  LUT4 n5897_s4 (
    .F(n5897_7),
    .I0(n5866_7),
    .I1(n5897_10),
    .I2(n5897_11),
    .I3(n5897_12) 
);
defparam n5897_s4.INIT=16'h1000;
  LUT4 n5898_s7 (
    .F(n5898_10),
    .I0(n5884_27),
    .I1(n5898_13),
    .I2(n5898_14),
    .I3(n5898_23) 
);
defparam n5898_s7.INIT=16'hF400;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(n5898_16),
    .I1(n5898_17),
    .I2(n5898_18),
    .I3(n5898_19) 
);
defparam n5898_s8.INIT=16'h0100;
  LUT3 n5898_s9 (
    .F(n5898_12),
    .I0(n5898_20),
    .I1(n5898_13),
    .I2(n5870_19) 
);
defparam n5898_s9.INIT=8'h0E;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(n5899_12),
    .I1(n5899_13),
    .I2(n5899_14),
    .I3(n5899_15) 
);
defparam n5899_s7.INIT=16'h00EF;
  LUT4 n5900_s7 (
    .F(n5900_10),
    .I0(n5884_27),
    .I1(n5900_13),
    .I2(n5900_14),
    .I3(n5898_23) 
);
defparam n5900_s7.INIT=16'hF400;
  LUT4 n5900_s8 (
    .F(n5900_11),
    .I0(n5900_15),
    .I1(n5900_16),
    .I2(n5900_17),
    .I3(n5900_18) 
);
defparam n5900_s8.INIT=16'h0100;
  LUT3 n5900_s9 (
    .F(n5900_12),
    .I0(n5900_19),
    .I1(n5900_13),
    .I2(n5870_19) 
);
defparam n5900_s9.INIT=8'h0E;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(n5853_25),
    .I1(ff_cache1_data_mask[0]),
    .I2(n5901_13),
    .I3(n5901_14) 
);
defparam n5901_s7.INIT=16'h0700;
  LUT4 n5901_s8 (
    .F(n5901_11),
    .I0(n5884_27),
    .I1(n5901_15),
    .I2(n5901_16),
    .I3(n5898_23) 
);
defparam n5901_s8.INIT=16'hF400;
  LUT3 n5901_s9 (
    .F(n5901_12),
    .I0(n5901_15),
    .I1(n5901_17),
    .I2(n5870_19) 
);
defparam n5901_s9.INIT=8'h0E;
  LUT4 ff_cache0_already_read_s6 (
    .F(ff_cache0_already_read_10),
    .I0(ff_cache0_data_en),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_already_read_s6.INIT=16'h1000;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_already_read_12),
    .I2(ff_cache1_already_read_13),
    .I3(n5284_7) 
);
defparam ff_cache1_already_read_s6.INIT=16'h007F;
  LUT4 ff_cache2_already_read_s6 (
    .F(ff_cache2_already_read_10),
    .I0(ff_cache2_data_en),
    .I1(n5284_7),
    .I2(n5643_10),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_already_read_s6.INIT=16'h0100;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(n5284_7),
    .I1(ff_cache3_already_read_14),
    .I2(ff_cache3_data_31_16),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache3_already_read_s6.INIT=16'h00F4;
  LUT2 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(ff_cache_vram_rdata_en_26),
    .I1(n6694_15) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=4'h4;
  LUT2 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(n6693_27),
    .I1(n6692_11) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=4'h8;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s4.INIT=4'h1;
  LUT4 n6693_s5 (
    .F(n6693_11),
    .I0(n6693_16),
    .I1(n6693_17),
    .I2(n6693_18),
    .I3(ff_cache_vram_rdata_en_19) 
);
defparam n6693_s5.INIT=16'h00FE;
  LUT4 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(n6693_17),
    .I3(ff_vram_wdata_31_11) 
);
defparam ff_vram_wdata_31_s5.INIT=16'h0100;
  LUT4 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_address_15_14),
    .I1(ff_vram_wdata_31_11),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_data_mask_2_12) 
);
defparam ff_cache0_address_15_s6.INIT=16'h004F;
  LUT4 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache2_already_read_14),
    .I2(ff_cache1_already_read_13),
    .I3(ff_cache1_address_16_13) 
);
defparam ff_cache1_address_16_s6.INIT=16'h00BF;
  LUT4 ff_cache1_data_31_s8 (
    .F(ff_cache1_data_31_13),
    .I0(n5625_9),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache1_data_31_s8.INIT=16'hF400;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_cache_vram_write),
    .I1(n5858_16),
    .I2(ff_vram_wdata_31_11),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_16_s6.INIT=16'h4000;
  LUT4 ff_cache2_address_16_s7 (
    .F(ff_cache2_address_16_12),
    .I0(ff_cache_vram_write),
    .I1(ff_vram_wdata_31_11),
    .I2(ff_cache2_address_16_14),
    .I3(n5284_7) 
);
defparam ff_cache2_address_16_s7.INIT=16'h007F;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_cache_vram_write),
    .I1(n5857_16),
    .I2(ff_vram_wdata_31_11),
    .I3(ff_cache3_address_16_13) 
);
defparam ff_cache3_address_16_s6.INIT=16'h4000;
  LUT4 ff_cache3_address_16_s7 (
    .F(ff_cache3_address_16_12),
    .I0(ff_cache3_address_16_19),
    .I1(ff_cache3_data_31_16),
    .I2(n5284_7),
    .I3(ff_cache3_address_16_15) 
);
defparam ff_cache3_address_16_s7.INIT=16'hCEC0;
  LUT3 ff_cache3_data_31_s8 (
    .F(ff_cache3_data_31_13),
    .I0(ff_cache3_address_16_19),
    .I1(n5284_7),
    .I2(ff_cache0_already_read_17) 
);
defparam ff_cache3_data_31_s8.INIT=8'hE0;
  LUT4 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(n6693_17),
    .I1(n5022_10),
    .I2(ff_cache0_already_read_19),
    .I3(ff_cache0_data_mask_2_18) 
);
defparam ff_cache0_data_en_s5.INIT=16'h7F00;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(n5284_7),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_already_read_15),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache1_data_en_s4.INIT=16'h000E;
  LUT4 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[2]),
    .I1(w_cache_vram_rdata_en),
    .I2(n5871_9),
    .I3(n6693_27) 
);
defparam ff_cache1_data_en_s5.INIT=16'hB000;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(n5284_7),
    .I1(ff_cache2_already_read_13),
    .I2(ff_cache2_already_read_16),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache2_data_en_s4.INIT=16'h00F4;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(n6693_29),
    .I1(n6188_8),
    .I2(n6693_27) 
);
defparam ff_cache2_data_en_s5.INIT=8'hE0;
  LUT3 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(n6693_29),
    .I1(n6411_10),
    .I2(n6693_27) 
);
defparam ff_cache3_data_en_s4.INIT=8'hE0;
  LUT3 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache_vram_rdata_en_19),
    .I2(n6694_15) 
);
defparam ff_busy_s4.INIT=8'h01;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(n5853_13),
    .I1(ff_vram_wdata_31_11),
    .I2(ff_cache0_already_read_12),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h007F;
  LUT4 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(n5641_9),
    .I3(n6693_18) 
);
defparam ff_cache0_data_mask_2_s8.INIT=16'hBF00;
  LUT4 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(n6693_29),
    .I1(n6409_11),
    .I2(ff_start),
    .I3(ff_cache0_data_mask_2_16) 
);
defparam ff_cache0_data_mask_2_s10.INIT=16'h0E00;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(n5642_9),
    .I3(n6693_18) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'hBF00;
  LUT4 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(n5643_9),
    .I3(n6693_18) 
);
defparam ff_cache0_data_mask_0_s6.INIT=16'hBF00;
  LUT4 ff_cache3_data_mask_3_s9 (
    .F(ff_cache3_data_mask_3_14),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache3_address_16_19),
    .I2(n5284_7),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_3_s9.INIT=16'hF100;
  LUT4 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(n6693_29),
    .I1(n6411_10),
    .I2(ff_start),
    .I3(n6693_27) 
);
defparam ff_cache3_data_mask_3_s10.INIT=16'h0E00;
  LUT4 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(n5640_9),
    .I3(n6693_18) 
);
defparam ff_cache0_data_mask_3_s6.INIT=16'hBF00;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(ff_cache_vram_rdata_en_26),
    .I1(ff_vram_valid_11),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_valid_16) 
);
defparam ff_vram_valid_s5.INIT=16'hCA00;
  LUT3 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(ff_start),
    .I1(w_command_vram_valid),
    .I2(n5874_20) 
);
defparam ff_vram_valid_s6.INIT=8'h10;
  LUT3 ff_vram_valid_s7 (
    .F(ff_vram_valid_10),
    .I0(ff_vram_valid_13),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start) 
);
defparam ff_vram_valid_s7.INIT=8'h0B;
  LUT3 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(n5284_7),
    .I1(ff_cache_vram_write),
    .I2(n5871_24) 
);
defparam ff_cache1_data_mask_3_s8.INIT=8'h40;
  LUT3 ff_cache1_data_mask_3_s10 (
    .F(ff_cache1_data_mask_3_15),
    .I0(ff_cache1_already_read_15),
    .I1(ff_cache1_data_mask_3_17),
    .I2(n5871_24) 
);
defparam ff_cache1_data_mask_3_s10.INIT=8'hE0;
  LUT3 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_16),
    .I0(ff_cache1_data_mask_3_22),
    .I1(ff_start),
    .I2(ff_cache1_data_en_10) 
);
defparam ff_cache1_data_mask_3_s11.INIT=8'h10;
  LUT3 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_cache2_address_16_16),
    .I1(ff_cache2_data_mask_3_21),
    .I2(n5871_24) 
);
defparam ff_cache2_data_mask_3_s9.INIT=8'hE0;
  LUT4 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(n6693_29),
    .I1(n6188_8),
    .I2(ff_start),
    .I3(ff_cache2_data_mask_3_17) 
);
defparam ff_cache2_data_mask_3_s10.INIT=16'h0E00;
  LUT3 n6411_s5 (
    .F(n6411_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s5.INIT=8'h10;
  LUT3 n6188_s3 (
    .F(n6188_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6188_s3.INIT=8'h40;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT4 n6695_s7 (
    .F(n6695_12),
    .I0(n6695_13),
    .I1(ff_cache_vram_write),
    .I2(n5871_24),
    .I3(n5850_10) 
);
defparam n6695_s7.INIT=16'h007F;
  LUT2 n6693_s9 (
    .F(n6693_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s9.INIT=4'h9;
  LUT4 n5850_s5 (
    .F(n5850_10),
    .I0(n5850_12),
    .I1(ff_flush_state[2]),
    .I2(n5853_25),
    .I3(n5850_15) 
);
defparam n5850_s5.INIT=16'h000D;
  LUT2 n5850_s6 (
    .F(n5850_11),
    .I0(n5853_17),
    .I1(n5869_23) 
);
defparam n5850_s6.INIT=4'h4;
  LUT2 n5643_s4 (
    .F(n5643_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam n5643_s4.INIT=4'h1;
  LUT2 n5643_s5 (
    .F(n5643_10),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n5643_s5.INIT=4'h4;
  LUT2 n5642_s4 (
    .F(n5642_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam n5642_s4.INIT=4'h4;
  LUT2 n5641_s4 (
    .F(n5641_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5641_s4.INIT=4'h4;
  LUT2 n5640_s4 (
    .F(n5640_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam n5640_s4.INIT=4'h8;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT4 n5851_s10 (
    .F(n5851_13),
    .I0(ff_cache3_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5851_s10.INIT=16'hAC00;
  LUT4 n5851_s11 (
    .F(n5851_14),
    .I0(ff_cache0_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5851_s11.INIT=16'hAC00;
  LUT4 n5851_s12 (
    .F(n5851_15),
    .I0(ff_cache2_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5851_s12.INIT=16'hAC00;
  LUT4 n5851_s13 (
    .F(n5851_16),
    .I0(n5853_25),
    .I1(ff_cache1_address[16]),
    .I2(n5851_20),
    .I3(w_command_vram_address[16]) 
);
defparam n5851_s13.INIT=16'h7077;
  LUT4 n5852_s9 (
    .F(n5852_12),
    .I0(ff_cache0_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5852_s9.INIT=16'hAC00;
  LUT4 n5852_s10 (
    .F(n5852_13),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5852_s10.INIT=16'hAC00;
  LUT4 n5852_s11 (
    .F(n5852_14),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5852_s11.INIT=16'hAC00;
  LUT4 n5852_s12 (
    .F(n5852_15),
    .I0(n5853_25),
    .I1(ff_cache1_address[15]),
    .I2(n5851_20),
    .I3(w_command_vram_address[15]) 
);
defparam n5852_s12.INIT=16'h7077;
  LUT2 n5853_s10 (
    .F(n5853_13),
    .I0(n5853_18),
    .I1(ff_cache0_data_en) 
);
defparam n5853_s10.INIT=4'h4;
  LUT4 n5853_s12 (
    .F(n5853_15),
    .I0(n5851_20),
    .I1(w_command_vram_address[14]),
    .I2(n5853_20),
    .I3(n5853_21) 
);
defparam n5853_s12.INIT=16'h000B;
  LUT4 n5853_s13 (
    .F(n5853_16),
    .I0(ff_cache_vram_write),
    .I1(n5866_7),
    .I2(n83_9),
    .I3(ff_cache_vram_address[14]) 
);
defparam n5853_s13.INIT=16'h0110;
  LUT4 n5853_s14 (
    .F(n5853_17),
    .I0(ff_priority[1]),
    .I1(n5884_27),
    .I2(n5853_22),
    .I3(ff_vram_wdata_31_11) 
);
defparam n5853_s14.INIT=16'hF100;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(ff_cache0_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5854_s9.INIT=16'hAC00;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(ff_cache3_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5854_s10.INIT=16'hAC00;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(ff_cache2_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5854_s11.INIT=16'hAC00;
  LUT4 n5854_s12 (
    .F(n5854_15),
    .I0(n5853_25),
    .I1(ff_cache1_address[13]),
    .I2(n5851_20),
    .I3(w_command_vram_address[13]) 
);
defparam n5854_s12.INIT=16'h7077;
  LUT4 n5855_s9 (
    .F(n5855_12),
    .I0(ff_cache0_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5855_s9.INIT=16'hAC00;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5855_s10.INIT=16'hAC00;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(ff_cache2_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5855_s11.INIT=16'hAC00;
  LUT4 n5855_s12 (
    .F(n5855_15),
    .I0(n5853_25),
    .I1(ff_cache1_address[12]),
    .I2(n5851_20),
    .I3(w_command_vram_address[12]) 
);
defparam n5855_s12.INIT=16'h7077;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(ff_cache0_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5856_s9.INIT=16'hAC00;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(ff_cache3_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5856_s10.INIT=16'hAC00;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(ff_cache2_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5856_s11.INIT=16'hAC00;
  LUT4 n5856_s12 (
    .F(n5856_15),
    .I0(n5853_25),
    .I1(ff_cache1_address[11]),
    .I2(n5851_20),
    .I3(w_command_vram_address[11]) 
);
defparam n5856_s12.INIT=16'h7077;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(ff_cache2_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5857_s11.INIT=16'hAC00;
  LUT4 n5857_s12 (
    .F(n5857_15),
    .I0(ff_cache0_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5857_s12.INIT=16'hAC00;
  LUT2 n5857_s13 (
    .F(n5857_16),
    .I0(n5857_18),
    .I1(ff_cache3_data_en) 
);
defparam n5857_s13.INIT=4'h4;
  LUT4 n5857_s14 (
    .F(n5857_17),
    .I0(ff_cache3_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n6411_10),
    .I3(n5886_10) 
);
defparam n5857_s14.INIT=16'hD09D;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(ff_cache0_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5858_s11.INIT=16'hAC00;
  LUT4 n5858_s12 (
    .F(n5858_15),
    .I0(ff_cache3_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5858_s12.INIT=16'hAC00;
  LUT2 n5858_s13 (
    .F(n5858_16),
    .I0(n5858_18),
    .I1(ff_cache2_data_en) 
);
defparam n5858_s13.INIT=4'h4;
  LUT4 n5858_s14 (
    .F(n5858_17),
    .I0(ff_cache2_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n6188_8),
    .I3(n5886_10) 
);
defparam n5858_s14.INIT=16'hD09D;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5859_s11.INIT=16'hAC00;
  LUT4 n5859_s12 (
    .F(n5859_15),
    .I0(ff_cache0_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5859_s12.INIT=16'hAC00;
  LUT4 n5859_s13 (
    .F(n5859_16),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n6188_8),
    .I3(n5886_10) 
);
defparam n5859_s13.INIT=16'hD09D;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(ff_cache2_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5860_s11.INIT=16'hAC00;
  LUT4 n5860_s12 (
    .F(n5860_15),
    .I0(ff_cache0_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5860_s12.INIT=16'hAC00;
  LUT4 n5860_s13 (
    .F(n5860_16),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n6411_10),
    .I3(n5886_10) 
);
defparam n5860_s13.INIT=16'hD09D;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5861_s11.INIT=16'hAC00;
  LUT4 n5861_s12 (
    .F(n5861_15),
    .I0(ff_cache0_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5861_s12.INIT=16'hAC00;
  LUT4 n5861_s13 (
    .F(n5861_16),
    .I0(ff_cache2_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n6188_8),
    .I3(n5886_10) 
);
defparam n5861_s13.INIT=16'hD09D;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(ff_cache3_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5862_s11.INIT=16'hAC00;
  LUT4 n5862_s12 (
    .F(n5862_15),
    .I0(ff_cache0_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5862_s12.INIT=16'hAC00;
  LUT4 n5862_s13 (
    .F(n5862_16),
    .I0(ff_cache2_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n6188_8),
    .I3(n5886_10) 
);
defparam n5862_s13.INIT=16'hD09D;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(ff_cache2_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5863_s11.INIT=16'hAC00;
  LUT4 n5863_s12 (
    .F(n5863_15),
    .I0(ff_cache0_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5863_s12.INIT=16'hAC00;
  LUT4 n5863_s13 (
    .F(n5863_16),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n6411_10),
    .I3(n5886_10) 
);
defparam n5863_s13.INIT=16'hD09D;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(ff_cache3_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5864_s11.INIT=16'hAC00;
  LUT4 n5864_s12 (
    .F(n5864_15),
    .I0(ff_cache0_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5864_s12.INIT=16'hAC00;
  LUT4 n5864_s13 (
    .F(n5864_16),
    .I0(ff_cache2_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n6188_8),
    .I3(n5886_10) 
);
defparam n5864_s13.INIT=16'hD09D;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(ff_cache2_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5865_s11.INIT=16'hAC00;
  LUT4 n5865_s12 (
    .F(n5865_15),
    .I0(ff_cache0_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5865_s12.INIT=16'hAC00;
  LUT4 n5865_s13 (
    .F(n5865_16),
    .I0(ff_cache3_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n6411_10),
    .I3(n5886_10) 
);
defparam n5865_s13.INIT=16'hD09D;
  LUT2 n5866_s5 (
    .F(n5866_8),
    .I0(ff_cache_vram_write),
    .I1(n96_9) 
);
defparam n5866_s5.INIT=4'h8;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(n5866_21),
    .I1(n5866_19),
    .I2(ff_priority[0]),
    .I3(n5866_16) 
);
defparam n5866_s6.INIT=16'h3500;
  LUT4 n5866_s7 (
    .F(n5866_10),
    .I0(n5866_23),
    .I1(n5866_25),
    .I2(ff_priority[0]),
    .I3(n5895_7) 
);
defparam n5866_s7.INIT=16'h3500;
  LUT4 n5866_s9 (
    .F(n5866_12),
    .I0(n6411_10),
    .I1(n5866_25),
    .I2(n6409_11),
    .I3(n5866_21) 
);
defparam n5866_s9.INIT=16'hDD0D;
  LUT4 n5866_s10 (
    .F(n5866_13),
    .I0(n5866_19),
    .I1(w_command_vram_wdata[31]),
    .I2(n5871_9),
    .I3(n5886_10) 
);
defparam n5866_s10.INIT=16'hFC50;
  LUT4 n5867_s4 (
    .F(n5867_7),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5853_19),
    .I3(n5871_9) 
);
defparam n5867_s4.INIT=16'hAC00;
  LUT4 n5867_s5 (
    .F(n5867_8),
    .I0(n6411_10),
    .I1(n5867_24),
    .I2(n6409_11),
    .I3(n5867_20) 
);
defparam n5867_s5.INIT=16'hDD0D;
  LUT4 n5867_s6 (
    .F(n5867_9),
    .I0(n6188_8),
    .I1(n5867_22),
    .I2(n5886_10),
    .I3(w_command_vram_wdata[30]) 
);
defparam n5867_s6.INIT=16'h0DDD;
  LUT4 n5867_s7 (
    .F(n5867_10),
    .I0(n5867_20),
    .I1(n5867_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5867_s7.INIT=16'h0CFA;
  LUT4 n5867_s8 (
    .F(n5867_11),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5853_19),
    .I3(ff_priority[0]) 
);
defparam n5867_s8.INIT=16'hAC00;
  LUT3 n5867_s10 (
    .F(n5867_13),
    .I0(n97_9),
    .I1(ff_cache_vram_write),
    .I2(n5874_20) 
);
defparam n5867_s10.INIT=8'h70;
  LUT4 n5868_s4 (
    .F(n5868_7),
    .I0(n5868_18),
    .I1(n5868_20),
    .I2(ff_priority[0]),
    .I3(n5866_16) 
);
defparam n5868_s4.INIT=16'h5300;
  LUT4 n5868_s5 (
    .F(n5868_8),
    .I0(n5868_15),
    .I1(n5868_16),
    .I2(n5895_7),
    .I3(n5871_24) 
);
defparam n5868_s5.INIT=16'h1F00;
  LUT4 n5868_s6 (
    .F(n5868_9),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5868_s6.INIT=16'hAC00;
  LUT4 n5868_s7 (
    .F(n5868_10),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5868_s7.INIT=16'hAC00;
  LUT4 n5868_s8 (
    .F(n5868_11),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5868_s8.INIT=16'hAC00;
  LUT4 n5868_s9 (
    .F(n5868_12),
    .I0(n5868_18),
    .I1(w_command_vram_wdata[29]),
    .I2(n5871_9),
    .I3(n5886_10) 
);
defparam n5868_s9.INIT=16'hFC50;
  LUT3 n5869_s5 (
    .F(n5869_8),
    .I0(n5869_21),
    .I1(n5869_19),
    .I2(ff_priority[1]) 
);
defparam n5869_s5.INIT=8'hAC;
  LUT4 n5869_s6 (
    .F(n5869_9),
    .I0(ff_cache3_data[28]),
    .I1(n5869_14),
    .I2(ff_priority[1]),
    .I3(n5857_16) 
);
defparam n5869_s6.INIT=16'h5CCC;
  LUT4 n5869_s7 (
    .F(n5869_10),
    .I0(n6188_8),
    .I1(n5869_21),
    .I2(n5851_20),
    .I3(w_command_vram_wdata[28]) 
);
defparam n5869_s7.INIT=16'hD0DD;
  LUT4 n5869_s8 (
    .F(n5869_11),
    .I0(n5869_15),
    .I1(n5866_7),
    .I2(n5869_16),
    .I3(n5869_17) 
);
defparam n5869_s8.INIT=16'h0001;
  LUT4 n5870_s5 (
    .F(n5870_8),
    .I0(n5870_27),
    .I1(n5870_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5870_s5.INIT=16'h5C00;
  LUT4 n5870_s6 (
    .F(n5870_9),
    .I0(n5870_23),
    .I1(n5870_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5870_s6.INIT=16'h0C05;
  LUT4 n5870_s7 (
    .F(n5870_10),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5853_19),
    .I3(n5871_9) 
);
defparam n5870_s7.INIT=16'hAC00;
  LUT4 n5870_s8 (
    .F(n5870_11),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5870_s8.INIT=16'hAC00;
  LUT4 n5870_s9 (
    .F(n5870_12),
    .I0(n6411_10),
    .I1(n5870_27),
    .I2(n6409_11),
    .I3(n5870_23) 
);
defparam n5870_s9.INIT=16'hDD0D;
  LUT4 n5870_s10 (
    .F(n5870_13),
    .I0(n5871_9),
    .I1(w_command_vram_wdata[27]),
    .I2(n5886_10),
    .I3(n5866_7) 
);
defparam n5870_s10.INIT=16'h001F;
  LUT2 n5871_s6 (
    .F(n5871_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam n5871_s6.INIT=4'h1;
  LUT4 n5871_s7 (
    .F(n5871_10),
    .I0(n5853_19),
    .I1(n5871_15),
    .I2(ff_priority[0]),
    .I3(n5871_16) 
);
defparam n5871_s7.INIT=16'hE300;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(n5871_28),
    .I1(ff_cache2_already_read_12),
    .I2(n5871_30),
    .I3(ff_cache3_address_16_13) 
);
defparam n5871_s8.INIT=16'h7077;
  LUT4 n5871_s9 (
    .F(n5871_12),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5871_s9.INIT=16'hAC00;
  LUT4 n5871_s10 (
    .F(n5871_13),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5871_s10.INIT=16'hAC00;
  LUT4 n5871_s11 (
    .F(n5871_14),
    .I0(n5871_28),
    .I1(n6188_8),
    .I2(n5871_22),
    .I3(n5871_20) 
);
defparam n5871_s11.INIT=16'h000B;
  LUT4 n5872_s6 (
    .F(n5872_9),
    .I0(n5872_20),
    .I1(n6409_11),
    .I2(n6411_12),
    .I3(n5872_18) 
);
defparam n5872_s6.INIT=16'hBB0B;
  LUT4 n5872_s7 (
    .F(n5872_10),
    .I0(w_command_vram_wdata[25]),
    .I1(n5871_9),
    .I2(n5886_10),
    .I3(n5872_15) 
);
defparam n5872_s7.INIT=16'h001F;
  LUT3 n5872_s8 (
    .F(n5872_11),
    .I0(n5872_18),
    .I1(n5872_24),
    .I2(ff_priority[1]) 
);
defparam n5872_s8.INIT=8'hCA;
  LUT3 n5872_s9 (
    .F(n5872_12),
    .I0(n5872_20),
    .I1(n5872_22),
    .I2(ff_priority[1]) 
);
defparam n5872_s9.INIT=8'h35;
  LUT4 n5873_s5 (
    .F(n5873_8),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5873_s5.INIT=16'hAC00;
  LUT4 n5873_s6 (
    .F(n5873_9),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5853_19),
    .I3(n6411_12) 
);
defparam n5873_s6.INIT=16'hAC00;
  LUT4 n5873_s7 (
    .F(n5873_10),
    .I0(n5873_24),
    .I1(n6188_8),
    .I2(n6411_10),
    .I3(n5873_26) 
);
defparam n5873_s7.INIT=16'hBB0B;
  LUT4 n5873_s8 (
    .F(n5873_11),
    .I0(n5873_24),
    .I1(n5873_26),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5873_s8.INIT=16'hCA00;
  LUT4 n5873_s9 (
    .F(n5873_12),
    .I0(n5873_20),
    .I1(n5873_18),
    .I2(n5884_27),
    .I3(w_command_vram_wdata[24]) 
);
defparam n5873_s9.INIT=16'h0EEE;
  LUT4 n5874_s6 (
    .F(n5874_9),
    .I0(ff_cache3_data[23]),
    .I1(n5874_14),
    .I2(ff_priority[0]),
    .I3(n5857_16) 
);
defparam n5874_s6.INIT=16'h5CCC;
  LUT3 n5874_s7 (
    .F(n5874_10),
    .I0(n5874_24),
    .I1(n5874_22),
    .I2(ff_priority[0]) 
);
defparam n5874_s7.INIT=8'h35;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5874_s8.INIT=16'hAC00;
  LUT4 n5874_s9 (
    .F(n5874_12),
    .I0(n5874_22),
    .I1(ff_flush_state[1]),
    .I2(n5874_17),
    .I3(ff_flush_state[2]) 
);
defparam n5874_s9.INIT=16'h3ECF;
  LUT4 n5874_s10 (
    .F(n5874_13),
    .I0(n6409_11),
    .I1(n5874_24),
    .I2(n5874_26),
    .I3(n6188_8) 
);
defparam n5874_s10.INIT=16'hD0DD;
  LUT4 n5875_s5 (
    .F(n5875_8),
    .I0(ff_priority[0]),
    .I1(n5853_19),
    .I2(n5875_13),
    .I3(n5875_14) 
);
defparam n5875_s5.INIT=16'hF800;
  LUT4 n5875_s6 (
    .F(n5875_9),
    .I0(n5875_26),
    .I1(ff_cache3_address_16_13),
    .I2(n5875_24),
    .I3(ff_cache2_already_read_12) 
);
defparam n5875_s6.INIT=16'h7077;
  LUT4 n5875_s7 (
    .F(n5875_10),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5875_s7.INIT=16'hAC00;
  LUT4 n5875_s8 (
    .F(n5875_11),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5875_s8.INIT=16'hAC00;
  LUT4 n5875_s9 (
    .F(n5875_12),
    .I0(n5875_26),
    .I1(n6411_10),
    .I2(n5875_20),
    .I3(n5875_18) 
);
defparam n5875_s9.INIT=16'h000B;
  LUT4 n5876_s8 (
    .F(n5876_11),
    .I0(n5876_24),
    .I1(n5876_22),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5876_s8.INIT=16'h0CFA;
  LUT4 n5876_s10 (
    .F(n5876_13),
    .I0(n5876_28),
    .I1(n6411_10),
    .I2(n6409_11),
    .I3(n5876_24) 
);
defparam n5876_s10.INIT=16'hBB0B;
  LUT4 n5876_s11 (
    .F(n5876_14),
    .I0(n6188_8),
    .I1(n5876_26),
    .I2(n6411_12),
    .I3(n5876_22) 
);
defparam n5876_s11.INIT=16'hDD0D;
  LUT4 n5877_s5 (
    .F(n5877_8),
    .I0(n5877_12),
    .I1(n5871_9),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5877_s5.INIT=16'hEC4E;
  LUT4 n5877_s6 (
    .F(n5877_9),
    .I0(n6411_10),
    .I1(n5877_22),
    .I2(n5877_18),
    .I3(n6409_11) 
);
defparam n5877_s6.INIT=16'hD0DD;
  LUT4 n5877_s7 (
    .F(n5877_10),
    .I0(n5877_20),
    .I1(n5877_22),
    .I2(ff_priority[0]),
    .I3(n5895_7) 
);
defparam n5877_s7.INIT=16'h3500;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(n5877_15),
    .I1(n5877_16),
    .I2(n5866_16),
    .I3(n5871_24) 
);
defparam n5877_s8.INIT=16'h1F00;
  LUT4 n5878_s5 (
    .F(n5878_8),
    .I0(ff_cache3_data[19]),
    .I1(n5878_13),
    .I2(ff_priority[0]),
    .I3(n5857_16) 
);
defparam n5878_s5.INIT=16'h5CCC;
  LUT3 n5878_s6 (
    .F(n5878_9),
    .I0(n5878_23),
    .I1(n5878_21),
    .I2(ff_priority[0]) 
);
defparam n5878_s6.INIT=8'h35;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5878_s7.INIT=16'hAC00;
  LUT4 n5878_s8 (
    .F(n5878_11),
    .I0(n6409_11),
    .I1(n5878_23),
    .I2(n5878_19),
    .I3(n5886_10) 
);
defparam n5878_s8.INIT=16'hD0DD;
  LUT3 n5878_s9 (
    .F(n5878_12),
    .I0(n5878_21),
    .I1(n6411_12),
    .I2(n5878_17) 
);
defparam n5878_s9.INIT=8'h0B;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(n5871_9),
    .I1(w_command_vram_wdata[18]),
    .I2(n5886_10),
    .I3(n5879_13) 
);
defparam n5879_s5.INIT=16'h001F;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(n6409_11),
    .I1(n5879_20),
    .I2(n6411_12),
    .I3(n5879_18) 
);
defparam n5879_s6.INIT=16'hDD0D;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(n5879_20),
    .I1(n5879_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5879_s7.INIT=16'h030A;
  LUT4 n5879_s8 (
    .F(n5879_11),
    .I0(n5879_18),
    .I1(n5879_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5879_s8.INIT=16'hCA00;
  LUT3 n5879_s9 (
    .F(n5879_12),
    .I0(n109_9),
    .I1(ff_cache_vram_write),
    .I2(n5871_24) 
);
defparam n5879_s9.INIT=8'h70;
  LUT3 n5880_s5 (
    .F(n5880_8),
    .I0(n5880_21),
    .I1(n5880_29),
    .I2(ff_priority[1]) 
);
defparam n5880_s5.INIT=8'hCA;
  LUT3 n5880_s6 (
    .F(n5880_9),
    .I0(n5880_23),
    .I1(n5880_25),
    .I2(ff_priority[1]) 
);
defparam n5880_s6.INIT=8'hCA;
  LUT4 n5880_s8 (
    .F(n5880_11),
    .I0(n6188_8),
    .I1(n5880_25),
    .I2(n6409_11),
    .I3(n5880_23) 
);
defparam n5880_s8.INIT=16'hDD0D;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(n6411_12),
    .I1(n5880_21),
    .I2(n5880_27),
    .I3(n6411_10) 
);
defparam n5880_s9.INIT=16'h0DDD;
  LUT4 n5881_s5 (
    .F(n5881_8),
    .I0(n5881_18),
    .I1(n5881_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s5.INIT=16'h3500;
  LUT4 n5881_s6 (
    .F(n5881_9),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5853_19),
    .I3(ff_cache1_already_read_11) 
);
defparam n5881_s6.INIT=16'hAC00;
  LUT4 n5881_s7 (
    .F(n5881_10),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5853_13),
    .I3(ff_cache0_already_read_12) 
);
defparam n5881_s7.INIT=16'hAC00;
  LUT4 n5881_s8 (
    .F(n5881_11),
    .I0(n5881_16),
    .I1(n5871_9),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5881_s8.INIT=16'hEC4E;
  LUT4 n5881_s9 (
    .F(n5881_12),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5881_s9.INIT=16'hAC00;
  LUT4 n5881_s10 (
    .F(n5881_13),
    .I0(n5881_18),
    .I1(n6188_8),
    .I2(n6411_10),
    .I3(n5881_20) 
);
defparam n5881_s10.INIT=16'hBB0B;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(ff_cache3_data[15]),
    .I1(n5882_13),
    .I2(ff_priority[1]),
    .I3(n5857_16) 
);
defparam n5882_s5.INIT=16'h5CCC;
  LUT3 n5882_s6 (
    .F(n5882_9),
    .I0(n5882_21),
    .I1(n5882_23),
    .I2(ff_priority[1]) 
);
defparam n5882_s6.INIT=8'h35;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5882_s7.INIT=16'hAC00;
  LUT4 n5882_s8 (
    .F(n5882_11),
    .I0(n6188_8),
    .I1(n5882_23),
    .I2(n5882_19),
    .I3(n5886_10) 
);
defparam n5882_s8.INIT=16'hD0DD;
  LUT3 n5882_s9 (
    .F(n5882_12),
    .I0(n5882_21),
    .I1(n6409_11),
    .I2(n5882_17) 
);
defparam n5882_s9.INIT=8'h0B;
  LUT3 n5883_s4 (
    .F(n5883_7),
    .I0(n5883_16),
    .I1(n5883_22),
    .I2(ff_priority[1]) 
);
defparam n5883_s4.INIT=8'hCA;
  LUT3 n5883_s5 (
    .F(n5883_8),
    .I0(n5883_18),
    .I1(n5883_20),
    .I2(ff_priority[1]) 
);
defparam n5883_s5.INIT=8'h35;
  LUT4 n5883_s7 (
    .F(n5883_10),
    .I0(n5883_16),
    .I1(w_command_vram_wdata[14]),
    .I2(n5886_10),
    .I3(n5871_9) 
);
defparam n5883_s7.INIT=16'h0A3F;
  LUT4 n5883_s8 (
    .F(n5883_11),
    .I0(n5883_22),
    .I1(n6411_10),
    .I2(n6409_11),
    .I3(n5883_18) 
);
defparam n5883_s8.INIT=16'hBB0B;
  LUT4 n5884_s7 (
    .F(n5884_10),
    .I0(ff_cache1_data[13]),
    .I1(n5853_19),
    .I2(ff_cache1_already_read_11),
    .I3(n5884_21) 
);
defparam n5884_s7.INIT=16'h008F;
  LUT4 n5884_s8 (
    .F(n5884_11),
    .I0(n5884_29),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache_vram_write),
    .I3(n5884_17) 
);
defparam n5884_s8.INIT=16'h0007;
  LUT4 n5884_s9 (
    .F(n5884_12),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5884_s9.INIT=16'hAC00;
  LUT4 n5884_s10 (
    .F(n5884_13),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5884_s10.INIT=16'hAC00;
  LUT4 n5884_s11 (
    .F(n5884_14),
    .I0(n5884_29),
    .I1(n6188_8),
    .I2(n5884_23),
    .I3(n5884_19) 
);
defparam n5884_s11.INIT=16'h000B;
  LUT4 n5885_s4 (
    .F(n5885_7),
    .I0(n5885_17),
    .I1(n5885_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5885_s4.INIT=16'h3500;
  LUT4 n5885_s5 (
    .F(n5885_8),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5853_13),
    .I3(ff_cache0_already_read_12) 
);
defparam n5885_s5.INIT=16'hAC00;
  LUT4 n5885_s6 (
    .F(n5885_9),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5858_16),
    .I3(ff_cache2_already_read_12) 
);
defparam n5885_s6.INIT=16'hAC00;
  LUT3 n5885_s8 (
    .F(n5885_11),
    .I0(n5885_19),
    .I1(n6411_10),
    .I2(n5885_14) 
);
defparam n5885_s8.INIT=8'h0B;
  LUT4 n5885_s9 (
    .F(n5885_12),
    .I0(w_command_vram_wdata[12]),
    .I1(n5871_9),
    .I2(n5886_10),
    .I3(n5885_15) 
);
defparam n5885_s9.INIT=16'h001F;
  LUT4 n5886_s4 (
    .F(n5886_7),
    .I0(n5886_18),
    .I1(n5886_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5886_s4.INIT=16'hCA00;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5853_19),
    .I3(ff_cache1_already_read_11) 
);
defparam n5886_s5.INIT=16'h5300;
  LUT4 n5886_s6 (
    .F(n5886_9),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5853_13),
    .I3(ff_cache0_already_read_12) 
);
defparam n5886_s6.INIT=16'h5300;
  LUT2 n5886_s7 (
    .F(n5886_10),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5886_s7.INIT=4'h9;
  LUT4 n5886_s8 (
    .F(n5886_11),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5853_19),
    .I3(n5871_9) 
);
defparam n5886_s8.INIT=16'h53CC;
  LUT4 n5886_s9 (
    .F(n5886_12),
    .I0(n5886_18),
    .I1(n6188_8),
    .I2(n5886_15),
    .I3(n5886_16) 
);
defparam n5886_s9.INIT=16'h000B;
  LUT4 n5887_s5 (
    .F(n5887_8),
    .I0(n5887_17),
    .I1(w_command_vram_wdata[10]),
    .I2(n5871_9),
    .I3(n5886_10) 
);
defparam n5887_s5.INIT=16'hFC50;
  LUT4 n5887_s6 (
    .F(n5887_9),
    .I0(n6188_8),
    .I1(n5887_23),
    .I2(n5887_21),
    .I3(n6409_11) 
);
defparam n5887_s6.INIT=16'hD0DD;
  LUT4 n5887_s7 (
    .F(n5887_10),
    .I0(n5887_25),
    .I1(ff_cache3_address_16_13),
    .I2(n5887_19),
    .I3(ff_cache0_already_read_12) 
);
defparam n5887_s7.INIT=16'h7077;
  LUT4 n5887_s8 (
    .F(n5887_11),
    .I0(n5887_17),
    .I1(ff_cache1_already_read_11),
    .I2(n5887_23),
    .I3(ff_cache2_already_read_12) 
);
defparam n5887_s8.INIT=16'h0777;
  LUT3 n5888_s5 (
    .F(n5888_8),
    .I0(n5888_21),
    .I1(n5888_29),
    .I2(ff_priority[1]) 
);
defparam n5888_s5.INIT=8'hCA;
  LUT3 n5888_s6 (
    .F(n5888_9),
    .I0(n5888_23),
    .I1(n5888_25),
    .I2(ff_priority[1]) 
);
defparam n5888_s6.INIT=8'hCA;
  LUT4 n5888_s8 (
    .F(n5888_11),
    .I0(n5888_25),
    .I1(n6188_8),
    .I2(n6409_11),
    .I3(n5888_23) 
);
defparam n5888_s8.INIT=16'hBB0B;
  LUT4 n5888_s9 (
    .F(n5888_12),
    .I0(n6411_12),
    .I1(n5888_21),
    .I2(n5888_27),
    .I3(n6411_10) 
);
defparam n5888_s9.INIT=16'h0DDD;
  LUT4 n5889_s5 (
    .F(n5889_8),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5889_s5.INIT=16'hAC00;
  LUT4 n5889_s6 (
    .F(n5889_9),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5853_19),
    .I3(n6411_12) 
);
defparam n5889_s6.INIT=16'hAC00;
  LUT4 n5889_s7 (
    .F(n5889_10),
    .I0(n5889_24),
    .I1(n6188_8),
    .I2(n6411_10),
    .I3(n5889_26) 
);
defparam n5889_s7.INIT=16'hBB0B;
  LUT4 n5889_s8 (
    .F(n5889_11),
    .I0(n5889_24),
    .I1(n5889_26),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5889_s8.INIT=16'hCA00;
  LUT4 n5889_s9 (
    .F(n5889_12),
    .I0(n5889_20),
    .I1(n5889_18),
    .I2(n5884_27),
    .I3(w_command_vram_wdata[8]) 
);
defparam n5889_s9.INIT=16'h0EEE;
  LUT3 n5890_s5 (
    .F(n5890_8),
    .I0(n5890_25),
    .I1(n5890_21),
    .I2(ff_priority[0]) 
);
defparam n5890_s5.INIT=8'hCA;
  LUT3 n5890_s6 (
    .F(n5890_9),
    .I0(n5890_27),
    .I1(n5890_29),
    .I2(ff_priority[0]) 
);
defparam n5890_s6.INIT=8'hCA;
  LUT4 n5890_s8 (
    .F(n5890_11),
    .I0(n6188_8),
    .I1(n5890_27),
    .I2(n6411_10),
    .I3(n5890_29) 
);
defparam n5890_s8.INIT=16'hDD0D;
  LUT4 n5890_s9 (
    .F(n5890_12),
    .I0(n6409_11),
    .I1(n5890_25),
    .I2(n5890_21),
    .I3(n6411_12) 
);
defparam n5890_s9.INIT=16'hD0DD;
  LUT4 n5891_s5 (
    .F(n5891_8),
    .I0(n5891_21),
    .I1(n5891_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5891_s5.INIT=16'h03F5;
  LUT4 n5891_s6 (
    .F(n5891_9),
    .I0(n5891_23),
    .I1(ff_cache2_already_read_12),
    .I2(n5866_7),
    .I3(n5869_23) 
);
defparam n5891_s6.INIT=16'h0B00;
  LUT4 n5891_s8 (
    .F(n5891_11),
    .I0(n6411_10),
    .I1(n5891_25),
    .I2(n5871_9),
    .I3(n5891_19) 
);
defparam n5891_s8.INIT=16'hDD0D;
  LUT4 n5891_s9 (
    .F(n5891_12),
    .I0(n5891_23),
    .I1(n6188_8),
    .I2(n5891_17),
    .I3(n5851_22) 
);
defparam n5891_s9.INIT=16'h0B00;
  LUT4 n5892_s5 (
    .F(n5892_8),
    .I0(ff_cache3_data[5]),
    .I1(n5892_13),
    .I2(n5857_16),
    .I3(ff_priority[0]) 
);
defparam n5892_s5.INIT=16'h5C33;
  LUT3 n5892_s6 (
    .F(n5892_9),
    .I0(n5892_21),
    .I1(n5892_19),
    .I2(ff_priority[0]) 
);
defparam n5892_s6.INIT=8'h35;
  LUT4 n5892_s7 (
    .F(n5892_10),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5892_s7.INIT=16'hAC00;
  LUT4 n5892_s8 (
    .F(n5892_11),
    .I0(n5892_19),
    .I1(ff_flush_state[1]),
    .I2(n5892_16),
    .I3(ff_flush_state[2]) 
);
defparam n5892_s8.INIT=16'hF2CF;
  LUT4 n5892_s9 (
    .F(n5892_12),
    .I0(n6409_11),
    .I1(n5892_21),
    .I2(n5892_23),
    .I3(n6188_8) 
);
defparam n5892_s9.INIT=16'h0DDD;
  LUT4 n5893_s5 (
    .F(n5893_8),
    .I0(ff_cache3_data[4]),
    .I1(n5893_13),
    .I2(n5857_16),
    .I3(ff_priority[0]) 
);
defparam n5893_s5.INIT=16'h5C33;
  LUT3 n5893_s6 (
    .F(n5893_9),
    .I0(n5893_21),
    .I1(n5893_19),
    .I2(ff_priority[0]) 
);
defparam n5893_s6.INIT=8'h35;
  LUT4 n5893_s7 (
    .F(n5893_10),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5893_s7.INIT=16'hAC00;
  LUT4 n5893_s8 (
    .F(n5893_11),
    .I0(n5893_19),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(n5893_16) 
);
defparam n5893_s8.INIT=16'h3FF8;
  LUT4 n5893_s9 (
    .F(n5893_12),
    .I0(n6409_11),
    .I1(n5893_21),
    .I2(n5893_23),
    .I3(n6188_8) 
);
defparam n5893_s9.INIT=16'h0DDD;
  LUT4 n5894_s4 (
    .F(n5894_7),
    .I0(n5894_17),
    .I1(n5894_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5894_s4.INIT=16'hCA00;
  LUT4 n5894_s5 (
    .F(n5894_8),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5853_13),
    .I3(ff_cache0_already_read_12) 
);
defparam n5894_s5.INIT=16'h5300;
  LUT4 n5894_s6 (
    .F(n5894_9),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5853_19),
    .I3(ff_cache1_already_read_11) 
);
defparam n5894_s6.INIT=16'h5300;
  LUT4 n5894_s7 (
    .F(n5894_10),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5871_9),
    .I3(n5853_19) 
);
defparam n5894_s7.INIT=16'h5333;
  LUT4 n5894_s8 (
    .F(n5894_11),
    .I0(n5894_19),
    .I1(n6411_10),
    .I2(n5894_14),
    .I3(n5894_15) 
);
defparam n5894_s8.INIT=16'h000B;
  LUT2 n5895_s4 (
    .F(n5895_7),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[1]) 
);
defparam n5895_s4.INIT=4'h4;
  LUT3 n5895_s5 (
    .F(n5895_8),
    .I0(n5895_22),
    .I1(n5895_24),
    .I2(ff_priority[0]) 
);
defparam n5895_s5.INIT=8'h35;
  LUT4 n5895_s6 (
    .F(n5895_9),
    .I0(n5895_20),
    .I1(n5895_18),
    .I2(ff_priority[0]),
    .I3(n5866_16) 
);
defparam n5895_s6.INIT=16'h3A00;
  LUT4 n5895_s8 (
    .F(n5895_11),
    .I0(n5895_16),
    .I1(n5871_9),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5895_s8.INIT=16'hD40D;
  LUT4 n5895_s9 (
    .F(n5895_12),
    .I0(n6411_10),
    .I1(n5895_24),
    .I2(n6409_11),
    .I3(n5895_20) 
);
defparam n5895_s9.INIT=16'hDD0D;
  LUT3 n5896_s5 (
    .F(n5896_8),
    .I0(n5896_25),
    .I1(n5896_23),
    .I2(ff_priority[0]) 
);
defparam n5896_s5.INIT=8'hA3;
  LUT3 n5896_s6 (
    .F(n5896_9),
    .I0(n5896_21),
    .I1(n5896_19),
    .I2(ff_priority[0]) 
);
defparam n5896_s6.INIT=8'h35;
  LUT4 n5896_s7 (
    .F(n5896_10),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5896_s7.INIT=16'hAC00;
  LUT4 n5896_s8 (
    .F(n5896_11),
    .I0(n5896_19),
    .I1(ff_flush_state[1]),
    .I2(n5896_17),
    .I3(ff_flush_state[2]) 
);
defparam n5896_s8.INIT=16'hE3FC;
  LUT4 n5896_s9 (
    .F(n5896_12),
    .I0(n6411_10),
    .I1(n5896_25),
    .I2(n6409_11),
    .I3(n5896_21) 
);
defparam n5896_s9.INIT=16'hDD0D;
  LUT3 n5897_s5 (
    .F(n5897_8),
    .I0(n5897_25),
    .I1(n5897_23),
    .I2(ff_priority[0]) 
);
defparam n5897_s5.INIT=8'hA3;
  LUT3 n5897_s6 (
    .F(n5897_9),
    .I0(n5897_21),
    .I1(n5897_19),
    .I2(ff_priority[0]) 
);
defparam n5897_s6.INIT=8'h35;
  LUT4 n5897_s7 (
    .F(n5897_10),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5897_s7.INIT=16'hAC00;
  LUT4 n5897_s8 (
    .F(n5897_11),
    .I0(n5897_19),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(n5897_17) 
);
defparam n5897_s8.INIT=16'h3FF8;
  LUT4 n5897_s9 (
    .F(n5897_12),
    .I0(n6411_10),
    .I1(n5897_25),
    .I2(n6409_11),
    .I3(n5897_21) 
);
defparam n5897_s9.INIT=16'hDD0D;
  LUT4 n5898_s10 (
    .F(n5898_13),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5898_s10.INIT=16'h0503;
  LUT4 n5898_s11 (
    .F(n5898_14),
    .I0(n5858_16),
    .I1(n5857_16),
    .I2(ff_priority[0]),
    .I3(n5898_20) 
);
defparam n5898_s11.INIT=16'hCA00;
  LUT3 n5898_s13 (
    .F(n5898_16),
    .I0(n5871_24),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5851_20) 
);
defparam n5898_s13.INIT=8'h0E;
  LUT4 n5898_s14 (
    .F(n5898_17),
    .I0(ff_cache2_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5898_s14.INIT=16'hAC00;
  LUT4 n5898_s15 (
    .F(n5898_18),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5898_s15.INIT=16'hCA00;
  LUT4 n5898_s16 (
    .F(n5898_19),
    .I0(ff_cache1_data_mask[3]),
    .I1(n6411_12),
    .I2(n5853_19),
    .I3(n5898_21) 
);
defparam n5898_s16.INIT=16'h007F;
  LUT4 n5898_s17 (
    .F(n5898_20),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5898_s17.INIT=16'h5300;
  LUT4 n5899_s9 (
    .F(n5899_12),
    .I0(n5871_24),
    .I1(n5851_20),
    .I2(n5899_18),
    .I3(w_command_vram_wdata_mask[2]) 
);
defparam n5899_s9.INIT=16'hF32F;
  LUT4 n5899_s10 (
    .F(n5899_13),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5899_s10.INIT=16'hCA00;
  LUT4 n5899_s11 (
    .F(n5899_14),
    .I0(n5853_25),
    .I1(ff_cache1_data_mask[2]),
    .I2(n5899_24),
    .I3(n6188_8) 
);
defparam n5899_s11.INIT=16'h0777;
  LUT4 n5899_s12 (
    .F(n5899_15),
    .I0(n5884_27),
    .I1(n5899_16),
    .I2(n5899_20),
    .I3(n5898_23) 
);
defparam n5899_s12.INIT=16'hF400;
  LUT4 n5899_s13 (
    .F(n5899_16),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5899_s13.INIT=16'h0503;
  LUT4 n5899_s14 (
    .F(n5899_17),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5899_s14.INIT=16'h5300;
  LUT4 n5900_s10 (
    .F(n5900_13),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5900_s10.INIT=16'h0503;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(n5858_16),
    .I1(n5857_16),
    .I2(ff_priority[0]),
    .I3(n5900_19) 
);
defparam n5900_s11.INIT=16'hCA00;
  LUT3 n5900_s12 (
    .F(n5900_15),
    .I0(n5871_24),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5851_20) 
);
defparam n5900_s12.INIT=8'h0E;
  LUT4 n5900_s13 (
    .F(n5900_16),
    .I0(ff_cache2_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5900_s13.INIT=16'hAC00;
  LUT4 n5900_s14 (
    .F(n5900_17),
    .I0(ff_cache3_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5900_s14.INIT=16'hAC00;
  LUT4 n5900_s15 (
    .F(n5900_18),
    .I0(ff_cache1_data_mask[1]),
    .I1(n6411_12),
    .I2(n5853_19),
    .I3(n5900_20) 
);
defparam n5900_s15.INIT=16'h007F;
  LUT4 n5900_s16 (
    .F(n5900_19),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5900_s16.INIT=16'h5300;
  LUT3 n5901_s10 (
    .F(n5901_13),
    .I0(n5871_24),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5851_20) 
);
defparam n5901_s10.INIT=8'h0E;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(n6409_11),
    .I1(n5901_22),
    .I2(n5901_19),
    .I3(n5901_20) 
);
defparam n5901_s11.INIT=16'h000D;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5901_s12.INIT=16'h0503;
  LUT4 n5901_s13 (
    .F(n5901_16),
    .I0(n5858_16),
    .I1(n5857_16),
    .I2(ff_priority[0]),
    .I3(n5901_17) 
);
defparam n5901_s13.INIT=16'hCA00;
  LUT4 n5901_s14 (
    .F(n5901_17),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5901_s14.INIT=16'h5300;
  LUT2 ff_cache0_already_read_s8 (
    .F(ff_cache0_already_read_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s8.INIT=4'h1;
  LUT2 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam ff_cache1_already_read_s7.INIT=4'h4;
  LUT3 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_12),
    .I0(ff_cache1_data_en),
    .I1(ff_cache_vram_write),
    .I2(n18_3) 
);
defparam ff_cache1_already_read_s8.INIT=8'h40;
  LUT4 ff_cache1_already_read_s9 (
    .F(ff_cache1_already_read_13),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s9.INIT=16'hB0BB;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_already_read_s8.INIT=4'h4;
  LUT2 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s9.INIT=4'h8;
  LUT2 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_14),
    .I0(ff_cache_vram_write),
    .I1(n6693_25) 
);
defparam ff_cache2_already_read_s10.INIT=4'h8;
  LUT4 n6693_s10 (
    .F(n6693_16),
    .I0(ff_vram_wdata_31_11),
    .I1(ff_cache_vram_rdata_en_11),
    .I2(ff_cache_vram_rdata_en_12),
    .I3(ff_cache_vram_write) 
);
defparam n6693_s10.INIT=16'h00FE;
  LUT2 n6693_s11 (
    .F(n6693_17),
    .I0(n6693_21),
    .I1(ff_cache_vram_write) 
);
defparam n6693_s11.INIT=4'h4;
  LUT3 n6693_s12 (
    .F(n6693_18),
    .I0(n5022_10),
    .I1(ff_cache0_already_read_19),
    .I2(n6694_15) 
);
defparam n6693_s12.INIT=8'h07;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_15_14),
    .I1(ff_cache0_already_read_19),
    .I2(n5625_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT4 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(ff_cache1_already_read_11),
    .I1(n6693_21),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s7.INIT=16'h7077;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache_vram_write),
    .I1(n5853_19),
    .I2(ff_vram_wdata_31_11),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_address_16_s8.INIT=16'h4000;
  LUT4 ff_cache2_address_16_s9 (
    .F(ff_cache2_address_16_14),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_address_16_s9.INIT=16'h8F00;
  LUT2 ff_cache3_address_16_s8 (
    .F(ff_cache3_address_16_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache3_address_16_s8.INIT=4'h8;
  LUT4 ff_cache3_address_16_s10 (
    .F(ff_cache3_address_16_15),
    .I0(n69_3),
    .I1(ff_cache3_address_16_13),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_14) 
);
defparam ff_cache3_address_16_s10.INIT=16'h8F00;
  LUT4 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_14),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_already_read_14),
    .I2(ff_cache3_data_en),
    .I3(n69_3) 
);
defparam ff_cache3_data_31_s9.INIT=16'h7303;
  LUT4 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_16),
    .I0(n18_3),
    .I1(ff_cache0_address_15_14),
    .I2(ff_cache1_data_mask_3_13),
    .I3(n6693_27) 
);
defparam ff_cache0_data_mask_2_s11.INIT=16'h7F00;
  LUT2 ff_vram_valid_s8 (
    .F(ff_vram_valid_11),
    .I0(ff_vram_wdata_31_11),
    .I1(n6693_21) 
);
defparam ff_vram_valid_s8.INIT=4'h8;
  LUT4 ff_vram_valid_s10 (
    .F(ff_vram_valid_13),
    .I0(n355_7),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_valid_14) 
);
defparam ff_vram_valid_s10.INIT=16'h3A00;
  LUT4 ff_cache1_data_mask_3_s12 (
    .F(ff_cache1_data_mask_3_17),
    .I0(n5625_9),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(ff_cache1_address_16_13) 
);
defparam ff_cache1_data_mask_3_s12.INIT=16'h000B;
  LUT4 ff_cache2_data_mask_3_s12 (
    .F(ff_cache2_data_mask_3_17),
    .I0(w_cache2_hit),
    .I1(ff_cache2_address_16_14),
    .I2(ff_cache1_data_mask_3_13),
    .I3(n6693_27) 
);
defparam ff_cache2_data_mask_3_s12.INIT=16'hEF00;
  LUT4 n6695_s8 (
    .F(n6695_13),
    .I0(n5857_18),
    .I1(n5858_18),
    .I2(ff_priority[1]),
    .I3(n6695_14) 
);
defparam n6695_s8.INIT=16'hC0AF;
  LUT4 n5850_s7 (
    .F(n5850_12),
    .I0(n5857_16),
    .I1(n5858_16),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5850_s7.INIT=16'hC0AF;
  LUT4 n5853_s15 (
    .F(n5853_18),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5853_s15.INIT=16'h8000;
  LUT2 n5853_s16 (
    .F(n5853_19),
    .I0(n5853_23),
    .I1(ff_cache1_data_en) 
);
defparam n5853_s16.INIT=4'h4;
  LUT4 n5853_s17 (
    .F(n5853_20),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5853_s17.INIT=16'hAC00;
  LUT4 n5853_s18 (
    .F(n5853_21),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5853_s18.INIT=16'hAC00;
  LUT4 n5853_s19 (
    .F(n5853_22),
    .I0(n5858_16),
    .I1(n5857_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5853_s19.INIT=16'hCA00;
  LUT4 n5857_s15 (
    .F(n5857_18),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5857_s15.INIT=16'h8000;
  LUT4 n5858_s15 (
    .F(n5858_18),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5858_s15.INIT=16'h8000;
  LUT2 n5866_s13 (
    .F(n5866_16),
    .I0(ff_priority[1]),
    .I1(ff_cache_vram_write) 
);
defparam n5866_s13.INIT=4'h1;
  LUT4 n5868_s12 (
    .F(n5868_15),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_priority[0]),
    .I3(n5858_16) 
);
defparam n5868_s12.INIT=16'h0A0C;
  LUT4 n5868_s13 (
    .F(n5868_16),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5857_16),
    .I3(ff_priority[0]) 
);
defparam n5868_s13.INIT=16'hAC00;
  LUT4 n5869_s11 (
    .F(n5869_14),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_priority[1]),
    .I3(n5853_19) 
);
defparam n5869_s11.INIT=16'h3533;
  LUT4 n5869_s12 (
    .F(n5869_15),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5869_s12.INIT=16'hAC00;
  LUT4 n5869_s13 (
    .F(n5869_16),
    .I0(n5853_19),
    .I1(ff_cache1_data[28]),
    .I2(n5886_10),
    .I3(n5871_9) 
);
defparam n5869_s13.INIT=16'hF800;
  LUT4 n5869_s14 (
    .F(n5869_17),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5869_s14.INIT=16'hAC00;
  LUT4 n5871_s12 (
    .F(n5871_15),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5853_13),
    .I3(ff_priority[0]) 
);
defparam n5871_s12.INIT=16'h33AC;
  LUT4 n5871_s13 (
    .F(n5871_16),
    .I0(ff_priority[0]),
    .I1(ff_cache1_data[26]),
    .I2(n5853_19),
    .I3(ff_priority[1]) 
);
defparam n5871_s13.INIT=16'h007F;
  LUT4 n5871_s17 (
    .F(n5871_20),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5853_19),
    .I3(n6411_12) 
);
defparam n5871_s17.INIT=16'hAC00;
  LUT4 n5872_s12 (
    .F(n5872_15),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5872_s12.INIT=16'hAC00;
  LUT4 n5874_s11 (
    .F(n5874_14),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_priority[0]),
    .I3(n5858_16) 
);
defparam n5874_s11.INIT=16'h3533;
  LUT4 n5874_s14 (
    .F(n5874_17),
    .I0(w_command_vram_wdata[23]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5874_s14.INIT=16'hBA8F;
  LUT4 n5875_s10 (
    .F(n5875_13),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_priority[0]),
    .I3(n5853_13) 
);
defparam n5875_s10.INIT=16'h3533;
  LUT4 n5875_s11 (
    .F(n5875_14),
    .I0(ff_priority[0]),
    .I1(ff_cache1_data[22]),
    .I2(n5853_19),
    .I3(ff_priority[1]) 
);
defparam n5875_s11.INIT=16'h007F;
  LUT4 n5875_s15 (
    .F(n5875_18),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5853_19),
    .I3(n6411_12) 
);
defparam n5875_s15.INIT=16'hAC00;
  LUT4 n5877_s9 (
    .F(n5877_12),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5853_19),
    .I3(n5871_9) 
);
defparam n5877_s9.INIT=16'h53CC;
  LUT4 n5877_s12 (
    .F(n5877_15),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_priority[0]),
    .I3(n5853_13) 
);
defparam n5877_s12.INIT=16'h0A0C;
  LUT4 n5877_s13 (
    .F(n5877_16),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5853_19),
    .I3(ff_priority[0]) 
);
defparam n5877_s13.INIT=16'hAC00;
  LUT4 n5878_s10 (
    .F(n5878_13),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_priority[0]),
    .I3(n5858_16) 
);
defparam n5878_s10.INIT=16'h3533;
  LUT4 n5878_s14 (
    .F(n5878_17),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5878_s14.INIT=16'hAC00;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5879_s10.INIT=16'hAC00;
  LUT4 n5881_s13 (
    .F(n5881_16),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5853_19),
    .I3(n5871_9) 
);
defparam n5881_s13.INIT=16'h53CC;
  LUT4 n5882_s10 (
    .F(n5882_13),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_priority[1]),
    .I3(n5853_19) 
);
defparam n5882_s10.INIT=16'h3533;
  LUT4 n5882_s14 (
    .F(n5882_17),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5853_19),
    .I3(n6411_12) 
);
defparam n5882_s14.INIT=16'hAC00;
  LUT4 n5884_s14 (
    .F(n5884_17),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5857_16),
    .I3(ff_cache3_address_16_13) 
);
defparam n5884_s14.INIT=16'h5300;
  LUT4 n5884_s16 (
    .F(n5884_19),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5853_19),
    .I3(n6411_12) 
);
defparam n5884_s16.INIT=16'hAC00;
  LUT4 n5885_s11 (
    .F(n5885_14),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5885_s11.INIT=16'hAC00;
  LUT4 n5885_s12 (
    .F(n5885_15),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5885_s12.INIT=16'hAC00;
  LUT4 n5886_s12 (
    .F(n5886_15),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5886_s12.INIT=16'hAC00;
  LUT4 n5886_s13 (
    .F(n5886_16),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5886_s13.INIT=16'hAC00;
  LUT4 n5892_s10 (
    .F(n5892_13),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5858_16),
    .I3(ff_priority[0]) 
);
defparam n5892_s10.INIT=16'h33AC;
  LUT4 n5892_s13 (
    .F(n5892_16),
    .I0(w_command_vram_wdata[5]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5892_s13.INIT=16'h5CFB;
  LUT4 n5893_s10 (
    .F(n5893_13),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5858_16),
    .I3(ff_priority[0]) 
);
defparam n5893_s10.INIT=16'h33AC;
  LUT4 n5893_s13 (
    .F(n5893_16),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(w_command_vram_wdata[4]) 
);
defparam n5893_s13.INIT=16'hC850;
  LUT4 n5894_s11 (
    .F(n5894_14),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5894_s11.INIT=16'hAC00;
  LUT4 n5894_s12 (
    .F(n5894_15),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5894_s12.INIT=16'hAC00;
  LUT4 n5895_s13 (
    .F(n5895_16),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5871_9),
    .I3(n5853_19) 
);
defparam n5895_s13.INIT=16'h5333;
  LUT4 n5896_s14 (
    .F(n5896_17),
    .I0(ff_flush_state[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5896_s14.INIT=16'h2B70;
  LUT4 n5897_s14 (
    .F(n5897_17),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(w_command_vram_wdata[0]) 
);
defparam n5897_s14.INIT=16'hC850;
  LUT4 n5898_s18 (
    .F(n5898_21),
    .I0(ff_cache3_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5898_s18.INIT=16'hAC00;
  LUT4 n5899_s15 (
    .F(n5899_18),
    .I0(n6411_10),
    .I1(ff_cache3_data_mask[2]),
    .I2(n5857_16),
    .I3(w_command_vram_wdata_mask[2]) 
);
defparam n5899_s15.INIT=16'h8A7F;
  LUT4 n5899_s17 (
    .F(n5899_20),
    .I0(n5858_16),
    .I1(n5857_16),
    .I2(ff_priority[0]),
    .I3(n5899_17) 
);
defparam n5899_s17.INIT=16'hCA00;
  LUT4 n5900_s17 (
    .F(n5900_20),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(n5853_13),
    .I3(n6409_11) 
);
defparam n5900_s17.INIT=16'hCA00;
  LUT4 n5901_s16 (
    .F(n5901_19),
    .I0(ff_cache3_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5857_16),
    .I3(n6411_10) 
);
defparam n5901_s16.INIT=16'hAC00;
  LUT4 n5901_s17 (
    .F(n5901_20),
    .I0(ff_cache2_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5901_s17.INIT=16'hAC00;
  LUT2 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(n6693_25),
    .I1(ff_cache_vram_rdata_en_13) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=4'h8;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(ff_cache0_already_read),
    .I1(n466_9),
    .I2(ff_cache_vram_rdata_en_17),
    .I3(n5625_9) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'hBBF0;
  LUT3 ff_vram_valid_s11 (
    .F(ff_vram_valid_14),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n602_3) 
);
defparam ff_vram_valid_s11.INIT=8'h10;
  LUT4 n6695_s9 (
    .F(n6695_14),
    .I0(n5853_18),
    .I1(n5853_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6695_s9.INIT=16'h03F5;
  LUT4 n5853_s20 (
    .F(n5853_23),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n5853_s20.INIT=16'h8000;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(ff_cache3_already_read),
    .I1(n592_9),
    .I2(ff_cache_vram_rdata_en_21),
    .I3(w_cache2_hit) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'h0FBB;
  LUT4 n5899_s18 (
    .F(n5899_22),
    .I0(n5899_10),
    .I1(n5899_16),
    .I2(n5899_17),
    .I3(n5870_19) 
);
defparam n5899_s18.INIT=16'hAA03;
  LUT4 n6693_s14 (
    .F(n6693_21),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_data_en) 
);
defparam n6693_s14.INIT=16'h8000;
  LUT3 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_14),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s9.INIT=8'h80;
  LUT4 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_16),
    .I0(n6693_21),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_11),
    .I3(n5284_7) 
);
defparam ff_cache3_already_read_s10.INIT=16'h00BF;
  LUT4 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_17),
    .I0(w_cache_vram_rdata_en),
    .I1(n6693_21),
    .I2(ff_cache_vram_write),
    .I3(n6693_18) 
);
defparam ff_vram_address_16_s12.INIT=16'h0045;
  LUT4 n6188_s4 (
    .F(n6188_10),
    .I0(n6188_8),
    .I1(n6411_12),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s4.INIT=16'h000E;
  LUT4 n5867_s14 (
    .F(n5867_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5867_24),
    .I3(ff_cache_vram_write) 
);
defparam n5867_s14.INIT=16'h007F;
  LUT3 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache_vram_rdata_en_19) 
);
defparam ff_cache3_data_31_s10.INIT=8'h80;
  LUT4 ff_cache2_address_16_s10 (
    .F(ff_cache2_address_16_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache2_address_16_s10.INIT=16'hBF00;
  LUT3 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache_vram_rdata_en_19) 
);
defparam ff_cache2_already_read_s11.INIT=8'h40;
  LUT4 n5889_s14 (
    .F(n5889_18),
    .I0(n5853_13),
    .I1(ff_cache0_data[8]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5889_s14.INIT=16'h0007;
  LUT4 n5884_s17 (
    .F(n5884_21),
    .I0(n5853_13),
    .I1(ff_cache0_data[13]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5884_s17.INIT=16'h0007;
  LUT4 n5873_s14 (
    .F(n5873_18),
    .I0(n5853_13),
    .I1(ff_cache0_data[24]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5873_s14.INIT=16'h0007;
  LUT4 ff_cache0_address_15_s8 (
    .F(ff_cache0_address_15_14),
    .I0(n6693_21),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s8.INIT=16'hFD00;
  LUT3 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache_vram_rdata_en_19) 
);
defparam ff_cache0_already_read_s10.INIT=8'h10;
  LUT4 n5889_s15 (
    .F(n5889_20),
    .I0(n5853_19),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5889_s15.INIT=16'h0700;
  LUT4 n5873_s15 (
    .F(n5873_20),
    .I0(n5853_19),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5873_s15.INIT=16'h0700;
  LUT3 ff_cache1_data_31_s10 (
    .F(ff_cache1_data_31_16),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(ff_cache_vram_rdata_en_19) 
);
defparam ff_cache1_data_31_s10.INIT=8'h40;
  LUT4 ff_cache1_already_read_s10 (
    .F(ff_cache1_already_read_15),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache1_already_read_s10.INIT=16'hBF00;
  LUT4 ff_cache2_data_mask_3_s13 (
    .F(ff_cache2_data_mask_3_19),
    .I0(n5643_10),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_3_s13.INIT=16'h3FAA;
  LUT4 ff_cache1_data_mask_3_s14 (
    .F(ff_cache1_data_mask_3_20),
    .I0(ff_cache1_already_read_13),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n1350_4) 
);
defparam ff_cache1_data_mask_3_s14.INIT=16'h3F55;
  LUT4 ff_cache3_data_31_s11 (
    .F(ff_cache3_data_31_18),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_14),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_31_s11.INIT=16'h1000;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_31_s8.INIT=16'h1000;
  LUT4 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_18),
    .I0(n5284_7),
    .I1(ff_cache1_data_31_20),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_31_s11.INIT=16'h1000;
  LUT4 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_14),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_31_s8.INIT=16'h4000;
  LUT4 n5622_s4 (
    .F(n5622_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5622_s4.INIT=16'h07FF;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5630_s5.INIT=16'h07FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5635_s5.INIT=16'h07FF;
  LUT4 n5640_s5 (
    .F(n5640_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_10),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5640_s5.INIT=16'h07FF;
  LUT4 ff_cache2_data_mask_2_s8 (
    .F(ff_cache2_data_mask_2_14),
    .I0(n5643_10),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_2_s8.INIT=16'hCFAA;
  LUT4 ff_cache1_data_mask_2_s8 (
    .F(ff_cache1_data_mask_2_14),
    .I0(ff_cache1_already_read_13),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n1350_4) 
);
defparam ff_cache1_data_mask_2_s8.INIT=16'hCF55;
  LUT4 ff_cache3_data_23_s7 (
    .F(ff_cache3_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_14),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_23_s7 (
    .F(ff_cache2_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_23_s7 (
    .F(ff_cache1_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache1_data_31_20),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s7.INIT=16'h0400;
  LUT4 n5623_s4 (
    .F(n5623_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5623_s4.INIT=16'h0BFF;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5631_s5.INIT=16'h0BFF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5636_s5.INIT=16'h0BFF;
  LUT4 n5641_s5 (
    .F(n5641_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5641_s5.INIT=16'h0BFF;
  LUT4 ff_cache2_data_mask_1_s8 (
    .F(ff_cache2_data_mask_1_14),
    .I0(n5643_10),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_1_s8.INIT=16'hCFAA;
  LUT4 ff_cache1_data_mask_1_s8 (
    .F(ff_cache1_data_mask_1_14),
    .I0(ff_cache1_already_read_13),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n1350_4) 
);
defparam ff_cache1_data_mask_1_s8.INIT=16'hCF55;
  LUT4 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_14),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_15_s7 (
    .F(ff_cache2_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_15_s7 (
    .F(ff_cache1_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache1_data_31_20),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s7.INIT=16'h0400;
  LUT4 n5624_s4 (
    .F(n5624_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5624_s4.INIT=16'h0BFF;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5632_s5.INIT=16'h0BFF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5637_s5.INIT=16'h0BFF;
  LUT4 n5642_s5 (
    .F(n5642_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_10),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5642_s5.INIT=16'h0BFF;
  LUT4 ff_cache2_data_mask_0_s8 (
    .F(ff_cache2_data_mask_0_14),
    .I0(n5643_10),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_0_s8.INIT=16'hFCAA;
  LUT4 ff_cache1_data_mask_0_s8 (
    .F(ff_cache1_data_mask_0_14),
    .I0(ff_cache1_already_read_13),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n1350_4) 
);
defparam ff_cache1_data_mask_0_s8.INIT=16'hFC55;
  LUT4 ff_cache3_data_7_s7 (
    .F(ff_cache3_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_14),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache2_data_7_s7 (
    .F(ff_cache2_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache1_data_7_s7 (
    .F(ff_cache1_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache1_data_31_20),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_7_s7.INIT=16'h0004;
  LUT4 n5625_s5 (
    .F(n5625_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5625_s5.INIT=16'h0EFF;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5633_s5.INIT=16'h0EFF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5638_s5.INIT=16'h0EFF;
  LUT4 n5643_s6 (
    .F(n5643_12),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_10),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5643_s6.INIT=16'h0EFF;
  LUT4 ff_cache3_data_mask_0_s8 (
    .F(ff_cache3_data_mask_0_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_mask_0_s8.INIT=16'h0004;
  LUT4 ff_cache3_data_mask_1_s8 (
    .F(ff_cache3_data_mask_1_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_mask_1_s8.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_2_s8 (
    .F(ff_cache3_data_mask_2_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_2_s8.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_3_s13 (
    .F(ff_cache3_data_mask_3_20),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_mask_3_s13.INIT=16'h4000;
  LUT4 ff_cache2_data_31_s9 (
    .F(ff_cache2_data_31_16),
    .I0(ff_cache2_address_16_14),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s9.INIT=16'h0075;
  LUT4 ff_vram_wdata_31_s7 (
    .F(ff_vram_wdata_31_11),
    .I0(n1350_4),
    .I1(n18_3),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_already_read_13) 
);
defparam ff_vram_wdata_31_s7.INIT=16'h4500;
  LUT4 n6694_s6 (
    .F(n6694_13),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s6.INIT=16'hB0BB;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT4 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_17),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en),
    .I2(n5871_24),
    .I3(n6693_27) 
);
defparam ff_cache0_already_read_s11.INIT=16'h1000;
  LUT4 n6693_s16 (
    .F(n6693_25),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s16.INIT=16'hB0BB;
  LUT4 ff_cache_vram_rdata_en_s13 (
    .F(ff_cache_vram_rdata_en_17),
    .I0(n508_9),
    .I1(ff_cache1_already_read),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache_vram_rdata_en_s13.INIT=16'h0D00;
  LUT4 ff_cache1_data_mask_3_s15 (
    .F(ff_cache1_data_mask_3_22),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_16_12),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam ff_cache1_data_mask_3_s15.INIT=16'hB000;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_20),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_already_read_13),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s12.INIT=16'hB0BB;
  LUT3 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_19),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_13) 
);
defparam ff_cache0_already_read_s12.INIT=8'hB0;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT3 n5891_s13 (
    .F(n5891_17),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[6]) 
);
defparam n5891_s13.INIT=8'h90;
  LUT4 n5884_s18 (
    .F(n5884_23),
    .I0(n5871_9),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5884_s18.INIT=16'hE00E;
  LUT4 n5875_s16 (
    .F(n5875_20),
    .I0(n5871_9),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5875_s16.INIT=16'hE00E;
  LUT4 n5871_s18 (
    .F(n5871_22),
    .I0(n5871_9),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5871_s18.INIT=16'hE00E;
  LUT4 n5851_s16 (
    .F(n5851_20),
    .I0(n5853_19),
    .I1(n5871_9),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5851_s16.INIT=16'h0BB0;
  LUT4 n5890_s15 (
    .F(n5890_19),
    .I0(n5871_9),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5890_s15.INIT=16'hE00E;
  LUT4 n5889_s16 (
    .F(n5889_22),
    .I0(n5871_9),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5889_s16.INIT=16'hE00E;
  LUT4 n5888_s15 (
    .F(n5888_19),
    .I0(n5871_9),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5888_s15.INIT=16'hE00E;
  LUT4 n5880_s15 (
    .F(n5880_19),
    .I0(n5871_9),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5880_s15.INIT=16'hE00E;
  LUT4 n5876_s14 (
    .F(n5876_18),
    .I0(n5871_9),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5876_s14.INIT=16'hE00E;
  LUT4 n5873_s16 (
    .F(n5873_22),
    .I0(n5871_9),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5873_s16.INIT=16'hE00E;
  LUT3 n5882_s15 (
    .F(n5882_19),
    .I0(w_command_vram_wdata[15]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5882_s15.INIT=8'h54;
  LUT3 n5878_s15 (
    .F(n5878_19),
    .I0(w_command_vram_wdata[19]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5878_s15.INIT=8'h54;
  LUT3 n6411_s6 (
    .F(n6411_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s6.INIT=8'h02;
  LUT3 n5871_s19 (
    .F(n5871_24),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5871_s19.INIT=8'h01;
  LUT4 n6693_s17 (
    .F(n6693_27),
    .I0(ff_cache_flush_start),
    .I1(w_command_vram_valid),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6693_s17.INIT=16'h0111;
  LUT3 n5884_s19 (
    .F(n5884_25),
    .I0(n114_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5884_s19.INIT=8'h80;
  LUT3 n5876_s15 (
    .F(n5876_20),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5876_s15.INIT=8'h15;
  LUT3 n5875_s17 (
    .F(n5875_22),
    .I0(n105_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5875_s17.INIT=8'h80;
  LUT3 n5874_s16 (
    .F(n5874_20),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5871_24) 
);
defparam n5874_s16.INIT=8'h70;
  LUT3 n5871_s20 (
    .F(n5871_26),
    .I0(n101_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5871_s20.INIT=8'h80;
  LUT4 n5870_s15 (
    .F(n5870_19),
    .I0(n5871_24),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5870_s15.INIT=16'h0777;
  LUT3 n5851_s17 (
    .F(n5851_22),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5871_24) 
);
defparam n5851_s17.INIT=8'h07;
  LUT4 n5850_s9 (
    .F(n5850_15),
    .I0(n5853_13),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5850_s9.INIT=16'h2000;
  LUT4 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_12),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(n6693_29) 
);
defparam ff_cache0_data_en_s6.INIT=16'h00BF;
  LUT4 n5897_s15 (
    .F(n5897_19),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5897_s15.INIT=16'h3533;
  LUT4 n5896_s15 (
    .F(n5896_19),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s15.INIT=16'h3533;
  LUT4 n5895_s14 (
    .F(n5895_18),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5895_s14.INIT=16'hCACC;
  LUT4 n5893_s15 (
    .F(n5893_19),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5893_s15.INIT=16'h3533;
  LUT4 n5892_s15 (
    .F(n5892_19),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5892_s15.INIT=16'h3533;
  LUT4 n5891_s14 (
    .F(n5891_19),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5891_s14.INIT=16'h3533;
  LUT4 n5890_s16 (
    .F(n5890_21),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s16.INIT=16'h3533;
  LUT4 n5888_s16 (
    .F(n5888_21),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5888_s16.INIT=16'h3533;
  LUT4 n5887_s13 (
    .F(n5887_17),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s13.INIT=16'h3533;
  LUT4 n5883_s12 (
    .F(n5883_16),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s12.INIT=16'h3533;
  LUT4 n5880_s16 (
    .F(n5880_21),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s16.INIT=16'h3533;
  LUT4 n5879_s14 (
    .F(n5879_18),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s14.INIT=16'h3533;
  LUT4 n5878_s16 (
    .F(n5878_21),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s16.INIT=16'h3533;
  LUT4 n5876_s16 (
    .F(n5876_22),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5876_s16.INIT=16'h3533;
  LUT4 n5874_s17 (
    .F(n5874_22),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s17.INIT=16'h3533;
  LUT4 n5872_s14 (
    .F(n5872_18),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s14.INIT=16'h3533;
  LUT4 n5870_s16 (
    .F(n5870_21),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s16.INIT=16'hCACC;
  LUT4 n5868_s14 (
    .F(n5868_18),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s14.INIT=16'h3533;
  LUT4 n5866_s15 (
    .F(n5866_19),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s15.INIT=16'h3533;
  LUT4 n5885_s13 (
    .F(n5885_17),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5885_s13.INIT=16'h3533;
  LUT4 n5884_s20 (
    .F(n5884_27),
    .I0(n5853_13),
    .I1(n5853_23),
    .I2(ff_cache1_data_en),
    .I3(ff_priority[0]) 
);
defparam n5884_s20.INIT=16'hCF55;
  LUT4 n5865_s14 (
    .F(n5865_18),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5865_s14.INIT=16'h3533;
  LUT4 n5864_s14 (
    .F(n5864_18),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5864_s14.INIT=16'h3533;
  LUT4 n5863_s14 (
    .F(n5863_18),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5863_s14.INIT=16'h3533;
  LUT4 n5862_s14 (
    .F(n5862_18),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5862_s14.INIT=16'h3533;
  LUT4 n5861_s14 (
    .F(n5861_18),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5861_s14.INIT=16'h3533;
  LUT4 n5860_s14 (
    .F(n5860_18),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5860_s14.INIT=16'h3533;
  LUT4 n5859_s14 (
    .F(n5859_18),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5859_s14.INIT=16'h3533;
  LUT4 n5858_s16 (
    .F(n5858_20),
    .I0(ff_cache1_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5858_s16.INIT=16'h3533;
  LUT4 n5857_s16 (
    .F(n5857_20),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5853_23),
    .I3(ff_cache1_data_en) 
);
defparam n5857_s16.INIT=16'h3533;
  LUT3 n5853_s21 (
    .F(n5853_25),
    .I0(n6411_12),
    .I1(n5853_23),
    .I2(ff_cache1_data_en) 
);
defparam n5853_s21.INIT=8'h20;
  LUT4 n5901_s18 (
    .F(n5901_22),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5901_s18.INIT=16'h5355;
  LUT4 n5897_s16 (
    .F(n5897_21),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5897_s16.INIT=16'h3533;
  LUT4 n5896_s16 (
    .F(n5896_21),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5896_s16.INIT=16'h3533;
  LUT4 n5895_s15 (
    .F(n5895_20),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5895_s15.INIT=16'h3533;
  LUT4 n5893_s16 (
    .F(n5893_21),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5893_s16.INIT=16'h3533;
  LUT4 n5892_s16 (
    .F(n5892_21),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s16.INIT=16'h3533;
  LUT4 n5890_s18 (
    .F(n5890_25),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5890_s18.INIT=16'h3533;
  LUT4 n5888_s17 (
    .F(n5888_23),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s17.INIT=16'h3533;
  LUT4 n5887_s14 (
    .F(n5887_19),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s14.INIT=16'hCACC;
  LUT4 n5887_s15 (
    .F(n5887_21),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s15.INIT=16'h3533;
  LUT4 n5883_s13 (
    .F(n5883_18),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s13.INIT=16'h3533;
  LUT4 n5882_s16 (
    .F(n5882_21),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s16.INIT=16'h3533;
  LUT4 n5880_s17 (
    .F(n5880_23),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s17.INIT=16'h3533;
  LUT4 n5879_s15 (
    .F(n5879_20),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5879_s15.INIT=16'h3533;
  LUT4 n5878_s17 (
    .F(n5878_23),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s17.INIT=16'h3533;
  LUT4 n5877_s14 (
    .F(n5877_18),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s14.INIT=16'h3533;
  LUT4 n5876_s17 (
    .F(n5876_24),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s17.INIT=16'h3533;
  LUT4 n5874_s18 (
    .F(n5874_24),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5874_s18.INIT=16'h3533;
  LUT4 n5872_s15 (
    .F(n5872_20),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s15.INIT=16'h3533;
  LUT4 n5870_s17 (
    .F(n5870_23),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s17.INIT=16'h3533;
  LUT4 n5869_s15 (
    .F(n5869_19),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s15.INIT=16'h3533;
  LUT4 n5868_s15 (
    .F(n5868_20),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s15.INIT=16'h3533;
  LUT4 n5867_s15 (
    .F(n5867_20),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s15.INIT=16'h3533;
  LUT4 n5866_s16 (
    .F(n5866_21),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s16.INIT=16'h3533;
  LUT4 n5891_s15 (
    .F(n5891_21),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5853_18),
    .I3(ff_cache0_data_en) 
);
defparam n5891_s15.INIT=16'h3533;
  LUT4 n5899_s19 (
    .F(n5899_24),
    .I0(ff_cache2_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5899_s19.INIT=16'hCACC;
  LUT4 n5897_s17 (
    .F(n5897_23),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5897_s17.INIT=16'hCACC;
  LUT4 n5896_s17 (
    .F(n5896_23),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5896_s17.INIT=16'hCACC;
  LUT4 n5894_s13 (
    .F(n5894_17),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5894_s13.INIT=16'h3533;
  LUT4 n5893_s17 (
    .F(n5893_23),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5893_s17.INIT=16'hCACC;
  LUT4 n5892_s17 (
    .F(n5892_23),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5892_s17.INIT=16'hCACC;
  LUT4 n5891_s16 (
    .F(n5891_23),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5891_s16.INIT=16'h3533;
  LUT4 n5890_s19 (
    .F(n5890_27),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5890_s19.INIT=16'h3533;
  LUT4 n5889_s17 (
    .F(n5889_24),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5889_s17.INIT=16'h3533;
  LUT4 n5888_s18 (
    .F(n5888_25),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5888_s18.INIT=16'h3533;
  LUT4 n5887_s16 (
    .F(n5887_23),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5887_s16.INIT=16'h3533;
  LUT4 n5886_s14 (
    .F(n5886_18),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5886_s14.INIT=16'h3533;
  LUT4 n5884_s21 (
    .F(n5884_29),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5884_s21.INIT=16'h3533;
  LUT4 n5882_s17 (
    .F(n5882_23),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s17.INIT=16'h3533;
  LUT4 n5881_s14 (
    .F(n5881_18),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s14.INIT=16'h3533;
  LUT4 n5880_s18 (
    .F(n5880_25),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5880_s18.INIT=16'h3533;
  LUT4 n5879_s16 (
    .F(n5879_22),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s16.INIT=16'hCACC;
  LUT4 n5875_s18 (
    .F(n5875_24),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s18.INIT=16'hCACC;
  LUT4 n5874_s19 (
    .F(n5874_26),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s19.INIT=16'h3533;
  LUT4 n5873_s17 (
    .F(n5873_24),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s17.INIT=16'h3533;
  LUT4 n5871_s21 (
    .F(n5871_28),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s21.INIT=16'h3533;
  LUT4 n5870_s18 (
    .F(n5870_25),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s18.INIT=16'hCACC;
  LUT4 n5869_s16 (
    .F(n5869_21),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5869_s16.INIT=16'h3533;
  LUT4 n5867_s16 (
    .F(n5867_22),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s16.INIT=16'h3533;
  LUT4 n5895_s16 (
    .F(n5895_22),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s16.INIT=16'h3533;
  LUT4 n5883_s14 (
    .F(n5883_20),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5883_s14.INIT=16'h3533;
  LUT4 n5877_s15 (
    .F(n5877_20),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5877_s15.INIT=16'h3533;
  LUT4 n5876_s18 (
    .F(n5876_26),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s18.INIT=16'h3533;
  LUT4 n5872_s16 (
    .F(n5872_22),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s16.INIT=16'h3533;
  LUT4 n5866_s17 (
    .F(n5866_23),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5858_18),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s17.INIT=16'h3533;
  LUT4 n5897_s18 (
    .F(n5897_25),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5897_s18.INIT=16'h3533;
  LUT4 n5896_s18 (
    .F(n5896_25),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5896_s18.INIT=16'h3533;
  LUT4 n5895_s17 (
    .F(n5895_24),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5895_s17.INIT=16'h3533;
  LUT4 n5894_s14 (
    .F(n5894_19),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5894_s14.INIT=16'h3533;
  LUT4 n5890_s20 (
    .F(n5890_29),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s20.INIT=16'h3533;
  LUT4 n5889_s18 (
    .F(n5889_26),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5889_s18.INIT=16'h3533;
  LUT4 n5888_s19 (
    .F(n5888_27),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5888_s19.INIT=16'hCACC;
  LUT4 n5888_s20 (
    .F(n5888_29),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5888_s20.INIT=16'h3533;
  LUT4 n5886_s15 (
    .F(n5886_20),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5886_s15.INIT=16'h3533;
  LUT4 n5885_s14 (
    .F(n5885_19),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s14.INIT=16'h3533;
  LUT4 n5883_s15 (
    .F(n5883_22),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5883_s15.INIT=16'h3533;
  LUT4 n5881_s15 (
    .F(n5881_20),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s15.INIT=16'h3533;
  LUT4 n5880_s19 (
    .F(n5880_27),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s19.INIT=16'hCACC;
  LUT4 n5880_s20 (
    .F(n5880_29),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s20.INIT=16'h3533;
  LUT4 n5877_s16 (
    .F(n5877_22),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s16.INIT=16'h3533;
  LUT4 n5875_s19 (
    .F(n5875_26),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s19.INIT=16'h3533;
  LUT4 n5873_s18 (
    .F(n5873_26),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5873_s18.INIT=16'h3533;
  LUT4 n5872_s17 (
    .F(n5872_24),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s17.INIT=16'h3533;
  LUT4 n5871_s22 (
    .F(n5871_30),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5871_s22.INIT=16'hCACC;
  LUT4 n5870_s19 (
    .F(n5870_27),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s19.INIT=16'h3533;
  LUT4 n5867_s17 (
    .F(n5867_24),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s17.INIT=16'h3533;
  LUT4 n5866_s18 (
    .F(n5866_25),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s18.INIT=16'h3533;
  LUT4 n5891_s17 (
    .F(n5891_25),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5891_s17.INIT=16'h3533;
  LUT4 n5887_s17 (
    .F(n5887_25),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5887_s17.INIT=16'h3533;
  LUT4 n5879_s17 (
    .F(n5879_24),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s17.INIT=16'h3533;
  LUT4 n5876_s19 (
    .F(n5876_28),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5857_18),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s19.INIT=16'h3533;
  LUT4 ff_vram_valid_s12 (
    .F(ff_vram_valid_16),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_vram_valid_s12.INIT=16'h0100;
  LUT4 n6694_s7 (
    .F(n6694_15),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6694_s7.INIT=16'h0100;
  LUT4 ff_cache_vram_rdata_en_s14 (
    .F(ff_cache_vram_rdata_en_19),
    .I0(w_command_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_rdata_en_s14.INIT=16'hA8AA;
  LUT4 n5872_s18 (
    .F(n5872_26),
    .I0(n102_6),
    .I1(n102_7),
    .I2(ff_priority[1]),
    .I3(n5870_19) 
);
defparam n5872_s18.INIT=16'h0035;
  LUT4 ff_cache_vram_rdata_en_s15 (
    .F(ff_cache_vram_rdata_en_21),
    .I0(ff_cache2_already_read),
    .I1(n550_6),
    .I2(n550_7),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache_vram_rdata_en_s15.INIT=16'h5044;
  LUT4 n5023_s4 (
    .F(n5023_10),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(ff_cache_vram_rdata_en_19),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5023_s4.INIT=16'h0EF0;
  LUT4 ff_cache_vram_rdata_en_s18 (
    .F(ff_cache_vram_rdata_en_26),
    .I0(n6693_25),
    .I1(ff_cache_vram_rdata_en_13),
    .I2(ff_cache1_already_read_13),
    .I3(ff_cache_vram_rdata_en_12) 
);
defparam ff_cache_vram_rdata_en_s18.INIT=16'h00F7;
  LUT4 n5851_s18 (
    .F(n5851_24),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5853_17) 
);
defparam n5851_s18.INIT=16'h0015;
  LUT4 ff_cache3_address_16_s12 (
    .F(ff_cache3_address_16_19),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache_vram_write),
    .I3(n6693_25) 
);
defparam ff_cache3_address_16_s12.INIT=16'hB000;
  LUT4 ff_cache2_data_mask_3_s14 (
    .F(ff_cache2_data_mask_3_21),
    .I0(n5284_7),
    .I1(ff_cache_vram_write),
    .I2(n6693_25),
    .I3(ff_cache2_address_16_11) 
);
defparam ff_cache2_data_mask_3_s14.INIT=16'h0015;
  LUT4 ff_cache2_already_read_s12 (
    .F(ff_cache2_already_read_18),
    .I0(ff_cache_vram_write),
    .I1(n6693_25),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache2_already_read_s12.INIT=16'hF800;
  LUT4 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache_vram_rdata_en_19),
    .I3(n5871_24) 
);
defparam ff_cache0_data_mask_2_s12.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_3_s14 (
    .F(ff_cache3_data_mask_3_22),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache_vram_rdata_en_19),
    .I3(n5871_24) 
);
defparam ff_cache3_data_mask_3_s14.INIT=16'h7F00;
  LUT4 ff_cache3_data_mask_3_s15 (
    .F(ff_cache3_data_mask_3_24),
    .I0(ff_cache3_address_16_15),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(n5871_24) 
);
defparam ff_cache3_data_mask_3_s15.INIT=16'h1000;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 n5869_s17 (
    .F(n5869_23),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5869_s17.INIT=16'h0001;
  LUT4 n6693_s18 (
    .F(n6693_29),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6693_s18.INIT=16'h0001;
  LUT4 n5898_s19 (
    .F(n5898_23),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_vram_wdata_31_11) 
);
defparam n5898_s19.INIT=16'h0100;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_22),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  DFFC ff_cache_vram_rdata_en_s16 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_cache_vram_rdata_en_s16.INIT=1'b0;
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n592_s5 (
    .O(n592_9),
    .I0(n592_6),
    .I1(n592_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1645_4,
  n1635_4,
  w_register_write,
  n1669_4,
  ff_reset_n2_1,
  n1345_5,
  w_vram_interleave,
  w_4colors_mode_5,
  ff_next_vram4_3_8,
  w_4colors_mode,
  w_sprite_mode2_4,
  n355_7,
  w_pulse1,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n602_3,
  w_command_vram_rdata_en,
  w_register_data,
  w_register_num,
  reg_screen_mode,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_command_enable,
  n1774_25,
  n1798_27,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1645_4;
input n1635_4;
input w_register_write;
input n1669_4;
input ff_reset_n2_1;
input n1345_5;
input w_vram_interleave;
input w_4colors_mode_5;
input ff_next_vram4_3_8;
input w_4colors_mode;
input w_sprite_mode2_4;
input n355_7;
input w_pulse1;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n602_3;
input w_command_vram_rdata_en;
input [7:0] w_register_data;
input [5:0] w_register_num;
input [4:2] reg_screen_mode;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_command_enable;
output n1774_25;
output n1798_27;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n1320_6;
wire n1320_7;
wire n1321_6;
wire n1321_7;
wire n2491_3;
wire n263_4;
wire n264_4;
wire n265_4;
wire n266_4;
wire n267_4;
wire n268_4;
wire n269_4;
wire n270_4;
wire n271_4;
wire n305_3;
wire n313_3;
wire n366_3;
wire n367_3;
wire n368_3;
wire n369_3;
wire n370_3;
wire n371_3;
wire n372_3;
wire n373_3;
wire n374_3;
wire n375_3;
wire n2595_3;
wire n2596_3;
wire n571_6;
wire n572_6;
wire n573_6;
wire n574_6;
wire n575_6;
wire n576_6;
wire n577_6;
wire n578_6;
wire n579_6;
wire n606_3;
wire n614_3;
wire n689_3;
wire n690_3;
wire n691_3;
wire n692_3;
wire n693_3;
wire n694_3;
wire n695_3;
wire n696_3;
wire n697_3;
wire n698_3;
wire n2728_3;
wire n954_3;
wire n955_3;
wire n956_3;
wire n957_3;
wire n958_3;
wire n959_3;
wire n960_3;
wire n961_3;
wire n962_3;
wire n995_4;
wire n997_4;
wire n1084_3;
wire n1085_3;
wire n1086_3;
wire n1087_3;
wire n1088_3;
wire n1089_3;
wire n1090_3;
wire n1091_3;
wire n1092_3;
wire n1093_3;
wire n1142_3;
wire n1143_3;
wire n1144_3;
wire n1145_3;
wire n1146_3;
wire n1147_3;
wire n1148_3;
wire n1149_3;
wire n2834_3;
wire n2842_3;
wire n1919_3;
wire n1920_3;
wire n1921_3;
wire n1922_3;
wire n1923_3;
wire n1924_3;
wire n1925_3;
wire n1926_3;
wire n1880_3;
wire n1881_3;
wire n1882_3;
wire n1883_3;
wire ff_sx_9_8;
wire ff_command_enable_6;
wire ff_state_5_8;
wire ff_cache_vram_valid_8;
wire ff_source_7_6;
wire ff_cache_vram_address_16_11;
wire ff_cache_flush_start_9;
wire ff_cache_vram_write_11;
wire ff_cache_vram_wdata_7_8;
wire ff_next_state_0_10;
wire n1835_13;
wire n1839_13;
wire n1843_13;
wire n1847_13;
wire n1851_13;
wire n1855_13;
wire n1859_13;
wire n1863_13;
wire n1825_21;
wire n1734_21;
wire n1738_21;
wire n1742_21;
wire n1746_21;
wire n1750_21;
wire n1754_21;
wire n1758_21;
wire n1762_21;
wire n1766_21;
wire n1770_21;
wire n1774_21;
wire n1778_21;
wire n1782_21;
wire n1786_21;
wire n1790_21;
wire n1794_21;
wire n1798_21;
wire n1706_27;
wire n1808_19;
wire n1811_19;
wire n1814_21;
wire n1818_21;
wire n1822_21;
wire n1828_21;
wire n1831_21;
wire ff_dx_8_8;
wire n1385_7;
wire n1918_7;
wire n1879_7;
wire n1878_7;
wire n1337_7;
wire n1336_7;
wire n1335_7;
wire n1334_7;
wire n1141_7;
wire n1140_7;
wire w_next_0_4;
wire n2490_4;
wire n263_5;
wire n263_6;
wire n264_5;
wire n265_5;
wire n266_5;
wire n267_5;
wire n268_5;
wire n269_5;
wire n270_5;
wire n271_5;
wire n305_4;
wire n571_7;
wire n571_8;
wire n606_4;
wire n606_5;
wire n2727_4;
wire n954_4;
wire n954_5;
wire n954_6;
wire n955_4;
wire n955_5;
wire n956_5;
wire n956_6;
wire n957_4;
wire n957_5;
wire n958_4;
wire n958_5;
wire n959_4;
wire n959_5;
wire n960_4;
wire n960_5;
wire n961_4;
wire n961_5;
wire n962_4;
wire n962_5;
wire n995_5;
wire n1084_4;
wire n1085_4;
wire n1086_4;
wire n1087_4;
wire n1088_4;
wire n1091_4;
wire n1142_4;
wire n1143_4;
wire n1144_4;
wire n1145_4;
wire n1146_4;
wire n1147_4;
wire n1148_4;
wire n1149_4;
wire n1880_4;
wire n1880_5;
wire n1880_6;
wire n1880_7;
wire n1881_4;
wire n1881_5;
wire n1881_6;
wire n1882_4;
wire n1882_5;
wire n1882_6;
wire n1883_4;
wire n1883_5;
wire n1883_6;
wire ff_command_enable_7;
wire ff_source_7_7;
wire ff_cache_vram_address_16_12;
wire ff_cache_vram_address_16_13;
wire ff_cache_vram_address_16_14;
wire ff_cache_vram_address_16_15;
wire ff_cache_flush_start_10;
wire ff_cache_flush_start_11;
wire ff_cache_flush_start_12;
wire ff_cache_vram_wdata_7_9;
wire ff_cache_vram_wdata_7_10;
wire ff_xsel_1_12;
wire n1835_14;
wire n1835_15;
wire n1835_16;
wire n1835_17;
wire n1839_14;
wire n1839_15;
wire n1839_16;
wire n1843_14;
wire n1847_14;
wire n1847_15;
wire n1847_16;
wire n1851_14;
wire n1851_15;
wire n1851_16;
wire n1855_14;
wire n1855_15;
wire n1855_16;
wire n1859_16;
wire n1863_15;
wire n1825_22;
wire n1825_23;
wire n1825_24;
wire n1825_25;
wire n1734_22;
wire n1734_23;
wire n1738_22;
wire n1738_23;
wire n1742_22;
wire n1742_23;
wire n1746_22;
wire n1746_23;
wire n1750_22;
wire n1750_23;
wire n1754_22;
wire n1754_23;
wire n1758_22;
wire n1758_23;
wire n1762_22;
wire n1762_23;
wire n1766_22;
wire n1766_23;
wire n1770_22;
wire n1770_23;
wire n1774_22;
wire n1774_23;
wire n1778_22;
wire n1778_23;
wire n1782_22;
wire n1782_23;
wire n1786_22;
wire n1786_23;
wire n1790_22;
wire n1790_23;
wire n1794_22;
wire n1794_23;
wire n1798_22;
wire n1798_23;
wire n1706_28;
wire n1706_29;
wire n1811_20;
wire n1814_22;
wire n1814_23;
wire n1818_22;
wire n1822_23;
wire n1822_24;
wire n1828_22;
wire n1831_22;
wire n1385_8;
wire n1918_8;
wire n1918_9;
wire n1879_8;
wire n1878_8;
wire n1878_9;
wire n1337_8;
wire n1337_9;
wire n1336_8;
wire n1335_8;
wire n1334_8;
wire n1141_8;
wire n263_7;
wire n263_8;
wire n305_5;
wire n606_6;
wire n954_7;
wire n954_8;
wire n955_6;
wire n956_7;
wire n956_8;
wire n957_6;
wire n957_7;
wire n959_6;
wire n960_6;
wire n961_6;
wire n962_6;
wire n962_7;
wire n995_6;
wire n1085_5;
wire n1880_8;
wire n1880_9;
wire n1880_10;
wire n1880_11;
wire n1880_12;
wire n1880_16;
wire n1881_7;
wire n1881_8;
wire n1881_9;
wire n1881_10;
wire n1881_11;
wire n1882_7;
wire n1882_8;
wire n1882_9;
wire n1882_10;
wire n1882_11;
wire n1883_8;
wire n1883_9;
wire n1883_10;
wire n1883_11;
wire n1883_12;
wire ff_cache_vram_address_16_16;
wire ff_cache_vram_address_16_17;
wire ff_cache_flush_start_13;
wire n1835_18;
wire n1835_19;
wire n1835_20;
wire n1835_22;
wire n1835_23;
wire n1835_24;
wire n1835_25;
wire n1839_17;
wire n1839_20;
wire n1839_21;
wire n1839_22;
wire n1839_23;
wire n1843_16;
wire n1843_17;
wire n1843_18;
wire n1847_17;
wire n1847_18;
wire n1847_19;
wire n1851_17;
wire n1855_18;
wire n1859_17;
wire n1859_18;
wire n1825_27;
wire n1825_29;
wire n1825_30;
wire n1734_24;
wire n1770_24;
wire n1770_25;
wire n1774_24;
wire n1774_26;
wire n1778_24;
wire n1778_25;
wire n1782_24;
wire n1782_25;
wire n1786_24;
wire n1786_25;
wire n1790_24;
wire n1790_25;
wire n1794_24;
wire n1794_25;
wire n1798_25;
wire n1798_26;
wire n1706_30;
wire n1706_31;
wire n1828_23;
wire n1918_11;
wire n1918_13;
wire n1879_9;
wire n1879_10;
wire n1878_10;
wire n1878_12;
wire n1141_9;
wire n1141_10;
wire n263_9;
wire n954_9;
wire n955_7;
wire n956_10;
wire n961_7;
wire n995_7;
wire n1880_17;
wire n1880_18;
wire n1880_19;
wire n1881_12;
wire n1881_13;
wire n1881_14;
wire n1882_12;
wire n1883_13;
wire ff_cache_vram_address_16_18;
wire n1835_26;
wire n1835_27;
wire n1835_29;
wire n1835_30;
wire n1835_31;
wire n1835_32;
wire n1839_24;
wire n1839_26;
wire n1843_19;
wire n1843_20;
wire n1847_20;
wire n1847_21;
wire n1847_22;
wire n1855_19;
wire n1774_27;
wire n1706_32;
wire n1918_14;
wire n1141_11;
wire n1880_20;
wire n1881_15;
wire n1835_33;
wire n1835_34;
wire n1835_35;
wire n1835_36;
wire n1839_28;
wire n1839_29;
wire n1843_21;
wire n1847_23;
wire n1847_24;
wire n1847_25;
wire n1330_9;
wire n1331_9;
wire n1332_9;
wire n1333_9;
wire n1839_31;
wire n1839_33;
wire n1843_23;
wire n1835_38;
wire n1839_35;
wire n1851_20;
wire n1825_32;
wire n1808_22;
wire n1880_22;
wire n1825_34;
wire n1883_15;
wire n958_8;
wire n956_12;
wire ff_cache_vram_write_14;
wire ff_xsel_1_14;
wire n1878_14;
wire n1090_6;
wire n1089_6;
wire n1798_29;
wire n2849_5;
wire n956_14;
wire n2727_6;
wire n2490_6;
wire n1822_26;
wire n1863_17;
wire n1859_20;
wire n1918_16;
wire n1918_18;
wire n1880_24;
wire n1859_22;
wire n262_9;
wire n1855_21;
wire n1839_37;
wire n1835_40;
wire n1338_10;
wire ff_read_pixel_7_15;
wire n1339_10;
wire n1340_10;
wire n1341_10;
wire n1342_10;
wire n1343_10;
wire n1344_10;
wire n1345_10;
wire n1880_26;
wire n1734_27;
wire n1805_23;
wire n263_15;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_cache_vram_write;
wire ff_count_valid;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n1119_1;
wire n1119_2;
wire n1118_1;
wire n1118_2;
wire n1117_1;
wire n1117_2;
wire n1116_1;
wire n1116_2;
wire n1115_1;
wire n1115_2;
wire n1114_1;
wire n1114_2;
wire n1113_1;
wire n1113_2;
wire n1112_1;
wire n1112_2;
wire n1111_1;
wire n1111_2;
wire n1110_1;
wire n1110_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n1200_9;
wire n926_2;
wire n926_3;
wire n925_2;
wire n925_3;
wire n924_2;
wire n924_3;
wire n923_2;
wire n923_3;
wire n922_2;
wire n922_3;
wire n921_2;
wire n921_3;
wire n920_2;
wire n920_3;
wire n919_2;
wire n919_3;
wire n918_2;
wire n918_0_COUT;
wire n1480_1_SUM;
wire n1480_3;
wire n1481_1_SUM;
wire n1481_3;
wire n1482_1_SUM;
wire n1482_3;
wire n1483_1_SUM;
wire n1483_3;
wire n1484_1_SUM;
wire n1484_3;
wire n1485_1_SUM;
wire n1485_3;
wire n1486_1_SUM;
wire n1486_3;
wire n1487_1_SUM;
wire n1487_3;
wire n1320_9;
wire n1321_9;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire ff_busy;
wire w_cache_vram_rdata_en;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [7:0] ff_color;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [5:0] ff_state;
wire [8:0] ff_dx;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [9:0] w_next_sy;
wire [8:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire [2:0] ff_flush_state;
wire VCC;
wire GND;
  LUT3 n1320_s6 (
    .F(n1320_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1320_s6.INIT=8'hCA;
  LUT3 n1320_s7 (
    .F(n1320_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1320_s7.INIT=8'hCA;
  LUT3 n1321_s6 (
    .F(n1321_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1321_s6.INIT=8'hCA;
  LUT3 n1321_s7 (
    .F(n1321_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1321_s7.INIT=8'hCA;
  LUT4 n2491_s0 (
    .F(n2491_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2491_s0.INIT=16'h0100;
  LUT3 n263_s1 (
    .F(n263_4),
    .I0(w_next_sx[8]),
    .I1(n263_5),
    .I2(n263_6) 
);
defparam n263_s1.INIT=8'hA3;
  LUT3 n264_s1 (
    .F(n264_4),
    .I0(w_next_sx[7]),
    .I1(n264_5),
    .I2(n263_6) 
);
defparam n264_s1.INIT=8'hA3;
  LUT3 n265_s1 (
    .F(n265_4),
    .I0(w_next_sx[6]),
    .I1(n265_5),
    .I2(n263_6) 
);
defparam n265_s1.INIT=8'hA3;
  LUT3 n266_s1 (
    .F(n266_4),
    .I0(w_next_sx[5]),
    .I1(n266_5),
    .I2(n263_6) 
);
defparam n266_s1.INIT=8'hA3;
  LUT3 n267_s1 (
    .F(n267_4),
    .I0(w_next_sx[4]),
    .I1(n267_5),
    .I2(n263_6) 
);
defparam n267_s1.INIT=8'hA3;
  LUT3 n268_s1 (
    .F(n268_4),
    .I0(w_next_sx[3]),
    .I1(n268_5),
    .I2(n263_6) 
);
defparam n268_s1.INIT=8'hA3;
  LUT3 n269_s1 (
    .F(n269_4),
    .I0(w_next_sx[2]),
    .I1(n269_5),
    .I2(n263_6) 
);
defparam n269_s1.INIT=8'hA3;
  LUT3 n270_s1 (
    .F(n270_4),
    .I0(w_next_sx[1]),
    .I1(n270_5),
    .I2(n263_6) 
);
defparam n270_s1.INIT=8'hA3;
  LUT3 n271_s1 (
    .F(n271_4),
    .I0(w_next_sx[0]),
    .I1(n271_5),
    .I2(n263_6) 
);
defparam n271_s1.INIT=8'hA3;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(n2490_4),
    .I1(n1645_4),
    .I2(n305_4) 
);
defparam n305_s0.INIT=8'hF8;
  LUT3 n313_s0 (
    .F(n313_3),
    .I0(n2490_4),
    .I1(n1635_4),
    .I2(n305_4) 
);
defparam n313_s0.INIT=8'hF8;
  LUT3 n366_s0 (
    .F(n366_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n366_s0.INIT=8'hCA;
  LUT3 n367_s0 (
    .F(n367_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n367_s0.INIT=8'hCA;
  LUT3 n368_s0 (
    .F(n368_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n368_s0.INIT=8'hCA;
  LUT3 n369_s0 (
    .F(n369_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n369_s0.INIT=8'hCA;
  LUT3 n370_s0 (
    .F(n370_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n370_s0.INIT=8'hCA;
  LUT3 n371_s0 (
    .F(n371_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n371_s0.INIT=8'hCA;
  LUT3 n372_s0 (
    .F(n372_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n372_s0.INIT=8'hCA;
  LUT3 n373_s0 (
    .F(n373_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n373_s0.INIT=8'hCA;
  LUT3 n374_s0 (
    .F(n374_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n374_s0.INIT=8'hCA;
  LUT3 n375_s0 (
    .F(n375_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n375_s0.INIT=8'hCA;
  LUT4 n2595_s0 (
    .F(n2595_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2595_s0.INIT=16'h4000;
  LUT4 n2596_s0 (
    .F(n2596_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2596_s0.INIT=16'h1000;
  LUT4 n571_s3 (
    .F(n571_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n571_7),
    .I3(n571_8) 
);
defparam n571_s3.INIT=16'hCACC;
  LUT4 n572_s3 (
    .F(n572_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n571_7),
    .I3(n571_8) 
);
defparam n572_s3.INIT=16'hCACC;
  LUT4 n573_s3 (
    .F(n573_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n571_7),
    .I3(n571_8) 
);
defparam n573_s3.INIT=16'hCACC;
  LUT4 n574_s3 (
    .F(n574_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n571_7),
    .I3(n571_8) 
);
defparam n574_s3.INIT=16'hCACC;
  LUT4 n575_s3 (
    .F(n575_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n571_7),
    .I3(n571_8) 
);
defparam n575_s3.INIT=16'hCACC;
  LUT4 n576_s3 (
    .F(n576_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n571_7),
    .I3(n571_8) 
);
defparam n576_s3.INIT=16'hCACC;
  LUT4 n577_s3 (
    .F(n577_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n571_7),
    .I3(n571_8) 
);
defparam n577_s3.INIT=16'hCACC;
  LUT4 n578_s3 (
    .F(n578_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n571_7),
    .I3(n571_8) 
);
defparam n578_s3.INIT=16'hCACC;
  LUT4 n579_s3 (
    .F(n579_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n571_7),
    .I3(n571_8) 
);
defparam n579_s3.INIT=16'hCACC;
  LUT2 n606_s0 (
    .F(n606_3),
    .I0(n606_4),
    .I1(n606_5) 
);
defparam n606_s0.INIT=4'hE;
  LUT3 n614_s0 (
    .F(n614_3),
    .I0(n2490_4),
    .I1(n1669_4),
    .I2(n606_5) 
);
defparam n614_s0.INIT=8'hF8;
  LUT3 n689_s0 (
    .F(n689_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n689_s0.INIT=8'hCA;
  LUT3 n690_s0 (
    .F(n690_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n690_s0.INIT=8'hCA;
  LUT3 n691_s0 (
    .F(n691_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n691_s0.INIT=8'hCA;
  LUT3 n692_s0 (
    .F(n692_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n692_s0.INIT=8'hCA;
  LUT3 n693_s0 (
    .F(n693_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n693_s0.INIT=8'hCA;
  LUT3 n694_s0 (
    .F(n694_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n694_s0.INIT=8'hCA;
  LUT3 n695_s0 (
    .F(n695_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n695_s0.INIT=8'hCA;
  LUT3 n696_s0 (
    .F(n696_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n696_s0.INIT=8'hCA;
  LUT3 n697_s0 (
    .F(n697_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n697_s0.INIT=8'hCA;
  LUT3 n698_s0 (
    .F(n698_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n698_s0.INIT=8'hCA;
  LUT4 n2728_s0 (
    .F(n2728_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2727_4) 
);
defparam n2728_s0.INIT=16'h0100;
  LUT4 n954_s0 (
    .F(n954_3),
    .I0(n954_4),
    .I1(n954_5),
    .I2(ff_start),
    .I3(n954_6) 
);
defparam n954_s0.INIT=16'h3533;
  LUT4 n955_s0 (
    .F(n955_3),
    .I0(n955_4),
    .I1(n955_5),
    .I2(ff_start),
    .I3(n954_6) 
);
defparam n955_s0.INIT=16'h3533;
  LUT4 n956_s0 (
    .F(n956_3),
    .I0(n956_14),
    .I1(n956_5),
    .I2(n571_8),
    .I3(n956_6) 
);
defparam n956_s0.INIT=16'h0BFF;
  LUT4 n957_s0 (
    .F(n957_3),
    .I0(n957_4),
    .I1(n957_5),
    .I2(ff_start),
    .I3(n954_6) 
);
defparam n957_s0.INIT=16'h3533;
  LUT4 n958_s0 (
    .F(n958_3),
    .I0(n958_4),
    .I1(n958_5),
    .I2(ff_start),
    .I3(n954_6) 
);
defparam n958_s0.INIT=16'h3533;
  LUT4 n959_s0 (
    .F(n959_3),
    .I0(n959_4),
    .I1(n959_5),
    .I2(n954_6),
    .I3(ff_start) 
);
defparam n959_s0.INIT=16'hCC53;
  LUT4 n960_s0 (
    .F(n960_3),
    .I0(n956_14),
    .I1(n960_4),
    .I2(n571_8),
    .I3(n960_5) 
);
defparam n960_s0.INIT=16'h0EFF;
  LUT4 n961_s0 (
    .F(n961_3),
    .I0(n961_4),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(n961_5) 
);
defparam n961_s0.INIT=16'hC355;
  LUT4 n962_s0 (
    .F(n962_3),
    .I0(n961_5),
    .I1(ff_nx[0]),
    .I2(n962_4),
    .I3(n962_5) 
);
defparam n962_s0.INIT=16'h0007;
  LUT3 n995_s1 (
    .F(n995_4),
    .I0(n2727_4),
    .I1(n1645_4),
    .I2(n995_5) 
);
defparam n995_s1.INIT=8'hF8;
  LUT3 n997_s1 (
    .F(n997_4),
    .I0(n2727_4),
    .I1(n1635_4),
    .I2(n995_5) 
);
defparam n997_s1.INIT=8'hF8;
  LUT4 n1084_s0 (
    .F(n1084_3),
    .I0(w_register_data[1]),
    .I1(n1084_4),
    .I2(ff_ny[9]),
    .I3(w_register_write) 
);
defparam n1084_s0.INIT=16'hAA3C;
  LUT4 n1085_s0 (
    .F(n1085_3),
    .I0(w_register_data[0]),
    .I1(ff_ny[8]),
    .I2(n1085_4),
    .I3(w_register_write) 
);
defparam n1085_s0.INIT=16'hAA3C;
  LUT4 n1086_s0 (
    .F(n1086_3),
    .I0(w_register_data[7]),
    .I1(n1086_4),
    .I2(ff_ny[7]),
    .I3(w_register_write) 
);
defparam n1086_s0.INIT=16'hAA3C;
  LUT4 n1087_s0 (
    .F(n1087_3),
    .I0(w_register_data[6]),
    .I1(n1087_4),
    .I2(ff_ny[6]),
    .I3(w_register_write) 
);
defparam n1087_s0.INIT=16'hAA3C;
  LUT4 n1088_s0 (
    .F(n1088_3),
    .I0(w_register_data[5]),
    .I1(ff_ny[5]),
    .I2(n1088_4),
    .I3(w_register_write) 
);
defparam n1088_s0.INIT=16'hAA3C;
  LUT4 n1089_s0 (
    .F(n1089_3),
    .I0(w_register_data[4]),
    .I1(n1089_6),
    .I2(ff_ny[4]),
    .I3(w_register_write) 
);
defparam n1089_s0.INIT=16'hAA3C;
  LUT4 n1090_s0 (
    .F(n1090_3),
    .I0(w_register_data[3]),
    .I1(n1090_6),
    .I2(ff_ny[3]),
    .I3(w_register_write) 
);
defparam n1090_s0.INIT=16'hAA3C;
  LUT4 n1091_s0 (
    .F(n1091_3),
    .I0(w_register_data[2]),
    .I1(ff_ny[2]),
    .I2(n1091_4),
    .I3(w_register_write) 
);
defparam n1091_s0.INIT=16'hAA3C;
  LUT4 n1092_s0 (
    .F(n1092_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1092_s0.INIT=16'hAAC3;
  LUT3 n1093_s0 (
    .F(n1093_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1093_s0.INIT=8'hC5;
  LUT3 n1142_s0 (
    .F(n1142_3),
    .I0(reg_nx[8]),
    .I1(n1142_4),
    .I2(ff_start) 
);
defparam n1142_s0.INIT=8'hA3;
  LUT3 n1143_s0 (
    .F(n1143_3),
    .I0(reg_nx[7]),
    .I1(n1143_4),
    .I2(ff_start) 
);
defparam n1143_s0.INIT=8'hA3;
  LUT3 n1144_s0 (
    .F(n1144_3),
    .I0(reg_nx[6]),
    .I1(n1144_4),
    .I2(ff_start) 
);
defparam n1144_s0.INIT=8'hA3;
  LUT3 n1145_s0 (
    .F(n1145_3),
    .I0(reg_nx[5]),
    .I1(n1145_4),
    .I2(ff_start) 
);
defparam n1145_s0.INIT=8'hA3;
  LUT3 n1146_s0 (
    .F(n1146_3),
    .I0(reg_nx[4]),
    .I1(n1146_4),
    .I2(ff_start) 
);
defparam n1146_s0.INIT=8'hA3;
  LUT3 n1147_s0 (
    .F(n1147_3),
    .I0(reg_nx[3]),
    .I1(n1147_4),
    .I2(ff_start) 
);
defparam n1147_s0.INIT=8'hA3;
  LUT3 n1148_s0 (
    .F(n1148_3),
    .I0(reg_nx[2]),
    .I1(n1148_4),
    .I2(ff_start) 
);
defparam n1148_s0.INIT=8'hA3;
  LUT3 n1149_s0 (
    .F(n1149_3),
    .I0(reg_nx[1]),
    .I1(n1149_4),
    .I2(ff_start) 
);
defparam n1149_s0.INIT=8'hA3;
  LUT4 n2834_s0 (
    .F(n2834_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2727_4) 
);
defparam n2834_s0.INIT=16'h1000;
  LUT4 n2842_s0 (
    .F(n2842_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2727_4) 
);
defparam n2842_s0.INIT=16'h4000;
  LUT3 n1919_s0 (
    .F(n1919_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I2(ff_start) 
);
defparam n1919_s0.INIT=8'hCA;
  LUT3 n1920_s0 (
    .F(n1920_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I2(ff_start) 
);
defparam n1920_s0.INIT=8'hCA;
  LUT3 n1921_s0 (
    .F(n1921_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I2(ff_start) 
);
defparam n1921_s0.INIT=8'hCA;
  LUT3 n1922_s0 (
    .F(n1922_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I2(ff_start) 
);
defparam n1922_s0.INIT=8'hCA;
  LUT3 n1923_s0 (
    .F(n1923_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I2(ff_start) 
);
defparam n1923_s0.INIT=8'hCA;
  LUT3 n1924_s0 (
    .F(n1924_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I2(ff_start) 
);
defparam n1924_s0.INIT=8'hCA;
  LUT3 n1925_s0 (
    .F(n1925_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I2(ff_start) 
);
defparam n1925_s0.INIT=8'hCA;
  LUT3 n1926_s0 (
    .F(n1926_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I2(ff_start) 
);
defparam n1926_s0.INIT=8'hCA;
  LUT4 n1880_s0 (
    .F(n1880_3),
    .I0(n1880_4),
    .I1(n1880_5),
    .I2(n1880_6),
    .I3(n1880_7) 
);
defparam n1880_s0.INIT=16'h007F;
  LUT4 n1881_s0 (
    .F(n1881_3),
    .I0(ff_start),
    .I1(n1881_4),
    .I2(n1881_5),
    .I3(n1881_6) 
);
defparam n1881_s0.INIT=16'h0777;
  LUT4 n1882_s0 (
    .F(n1882_3),
    .I0(n1880_5),
    .I1(n1882_4),
    .I2(n1882_5),
    .I3(n1882_6) 
);
defparam n1882_s0.INIT=16'h5333;
  LUT4 n1883_s0 (
    .F(n1883_3),
    .I0(n1883_4),
    .I1(n1883_5),
    .I2(ff_command[0]),
    .I3(n1883_6) 
);
defparam n1883_s0.INIT=16'h7077;
  LUT4 ff_sx_9_s3 (
    .F(ff_sx_9_8),
    .I0(ff_cache_vram_valid),
    .I1(ff_count_valid),
    .I2(w_status_command_enable),
    .I3(ff_start) 
);
defparam ff_sx_9_s3.INIT=16'hFF40;
  LUT2 ff_command_enable_s3 (
    .F(ff_command_enable_6),
    .I0(ff_start),
    .I1(ff_command_enable_7) 
);
defparam ff_command_enable_s3.INIT=4'hE;
  LUT2 ff_state_5_s3 (
    .F(ff_state_5_8),
    .I0(ff_start),
    .I1(ff_cache_vram_valid) 
);
defparam ff_state_5_s3.INIT=4'hB;
  LUT4 ff_cache_vram_valid_s4 (
    .F(ff_cache_vram_valid_8),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_valid_s4.INIT=16'h001F;
  LUT4 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_cache_vram_valid),
    .I1(ff_source_7_7),
    .I2(ff_start),
    .I3(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=16'hF400;
  LUT4 ff_cache_vram_address_16_s7 (
    .F(ff_cache_vram_address_16_11),
    .I0(ff_cache_vram_address_16_12),
    .I1(ff_cache_vram_address_16_13),
    .I2(ff_cache_vram_address_16_14),
    .I3(ff_cache_vram_address_16_15) 
);
defparam ff_cache_vram_address_16_s7.INIT=16'hBF00;
  LUT4 ff_cache_flush_start_s5 (
    .F(ff_cache_flush_start_9),
    .I0(ff_cache_flush_start_10),
    .I1(ff_cache_flush_start_11),
    .I2(ff_cache_flush_start_12),
    .I3(ff_cache_vram_address_16_15) 
);
defparam ff_cache_flush_start_s5.INIT=16'hBF00;
  LUT2 ff_cache_vram_write_s7 (
    .F(ff_cache_vram_write_11),
    .I0(ff_cache_vram_wdata_7_8),
    .I1(ff_cache_vram_write_14) 
);
defparam ff_cache_vram_write_s7.INIT=4'hE;
  LUT4 ff_cache_vram_wdata_7_s4 (
    .F(ff_cache_vram_wdata_7_8),
    .I0(ff_cache_vram_wdata_7_9),
    .I1(ff_cache_vram_wdata_7_10),
    .I2(ff_cache_vram_address_16_13),
    .I3(ff_cache_vram_address_16_15) 
);
defparam ff_cache_vram_wdata_7_s4.INIT=16'h8F00;
  LUT2 ff_next_state_5_s5 (
    .F(ff_next_state_0_10),
    .I0(ff_reset_n2_1),
    .I1(ff_cache_vram_write_14) 
);
defparam ff_next_state_5_s5.INIT=4'h8;
  LUT4 n1835_s9 (
    .F(n1835_13),
    .I0(n1835_14),
    .I1(n1835_15),
    .I2(n1835_16),
    .I3(n1835_17) 
);
defparam n1835_s9.INIT=16'h40FF;
  LUT4 n1839_s9 (
    .F(n1839_13),
    .I0(n1839_14),
    .I1(n1839_15),
    .I2(n1835_16),
    .I3(n1839_16) 
);
defparam n1839_s9.INIT=16'h10FF;
  LUT4 n1843_s9 (
    .F(n1843_13),
    .I0(n1345_5),
    .I1(n1843_14),
    .I2(n1835_16),
    .I3(n1843_23) 
);
defparam n1843_s9.INIT=16'h40FF;
  LUT4 n1847_s9 (
    .F(n1847_13),
    .I0(n1345_5),
    .I1(n1847_14),
    .I2(n1847_15),
    .I3(n1847_16) 
);
defparam n1847_s9.INIT=16'hF4FF;
  LUT4 n1851_s9 (
    .F(n1851_13),
    .I0(n1345_5),
    .I1(n1851_14),
    .I2(n1851_15),
    .I3(n1851_16) 
);
defparam n1851_s9.INIT=16'hB0FF;
  LUT4 n1855_s9 (
    .F(n1855_13),
    .I0(n1345_5),
    .I1(n1855_14),
    .I2(n1855_15),
    .I3(n1855_16) 
);
defparam n1855_s9.INIT=16'hE0FF;
  LUT4 n1859_s9 (
    .F(n1859_13),
    .I0(n1859_22),
    .I1(n1859_20),
    .I2(n1859_16),
    .I3(ff_read_byte[1]) 
);
defparam n1859_s9.INIT=16'hFECF;
  LUT4 n1863_s9 (
    .F(n1863_13),
    .I0(n1859_22),
    .I1(n1863_17),
    .I2(n1863_15),
    .I3(ff_read_byte[0]) 
);
defparam n1863_s9.INIT=16'hFECF;
  LUT4 n1825_s17 (
    .F(n1825_21),
    .I0(n1825_22),
    .I1(n1825_23),
    .I2(n1825_24),
    .I3(n1825_25) 
);
defparam n1825_s17.INIT=16'hFF0E;
  LUT4 n1734_s17 (
    .F(n1734_21),
    .I0(n1882_6),
    .I1(ff_cache_vram_address[16]),
    .I2(n1734_22),
    .I3(n1734_23) 
);
defparam n1734_s17.INIT=16'hFFF4;
  LUT4 n1738_s17 (
    .F(n1738_21),
    .I0(n1882_6),
    .I1(ff_cache_vram_address[15]),
    .I2(n1738_22),
    .I3(n1738_23) 
);
defparam n1738_s17.INIT=16'hFFF4;
  LUT4 n1742_s17 (
    .F(n1742_21),
    .I0(n1882_6),
    .I1(ff_cache_vram_address[14]),
    .I2(n1742_22),
    .I3(n1742_23) 
);
defparam n1742_s17.INIT=16'hFFF4;
  LUT4 n1746_s17 (
    .F(n1746_21),
    .I0(n1882_6),
    .I1(ff_cache_vram_address[13]),
    .I2(n1746_22),
    .I3(n1746_23) 
);
defparam n1746_s17.INIT=16'hFFF4;
  LUT4 n1750_s17 (
    .F(n1750_21),
    .I0(n1882_6),
    .I1(ff_cache_vram_address[12]),
    .I2(n1750_22),
    .I3(n1750_23) 
);
defparam n1750_s17.INIT=16'hFFF4;
  LUT4 n1754_s17 (
    .F(n1754_21),
    .I0(n1882_6),
    .I1(ff_cache_vram_address[11]),
    .I2(n1754_22),
    .I3(n1754_23) 
);
defparam n1754_s17.INIT=16'hFFF4;
  LUT4 n1758_s17 (
    .F(n1758_21),
    .I0(n1882_6),
    .I1(ff_cache_vram_address[10]),
    .I2(n1758_22),
    .I3(n1758_23) 
);
defparam n1758_s17.INIT=16'hFFF4;
  LUT4 n1762_s17 (
    .F(n1762_21),
    .I0(n1882_6),
    .I1(ff_cache_vram_address[9]),
    .I2(n1762_22),
    .I3(n1762_23) 
);
defparam n1762_s17.INIT=16'hFFF4;
  LUT4 n1766_s17 (
    .F(n1766_21),
    .I0(n1882_6),
    .I1(ff_cache_vram_address[8]),
    .I2(n1766_22),
    .I3(n1766_23) 
);
defparam n1766_s17.INIT=16'hFFF4;
  LUT4 n1770_s17 (
    .F(n1770_21),
    .I0(n1882_6),
    .I1(ff_cache_vram_address[7]),
    .I2(n1770_22),
    .I3(n1770_23) 
);
defparam n1770_s17.INIT=16'hFFF4;
  LUT4 n1774_s17 (
    .F(n1774_21),
    .I0(n1882_6),
    .I1(ff_cache_vram_address[6]),
    .I2(n1774_22),
    .I3(n1774_23) 
);
defparam n1774_s17.INIT=16'hFFF4;
  LUT4 n1778_s17 (
    .F(n1778_21),
    .I0(n1882_6),
    .I1(ff_cache_vram_address[5]),
    .I2(n1778_22),
    .I3(n1778_23) 
);
defparam n1778_s17.INIT=16'hFFF4;
  LUT4 n1782_s17 (
    .F(n1782_21),
    .I0(n1882_6),
    .I1(ff_cache_vram_address[4]),
    .I2(n1782_22),
    .I3(n1782_23) 
);
defparam n1782_s17.INIT=16'hFFF4;
  LUT4 n1786_s17 (
    .F(n1786_21),
    .I0(n1882_6),
    .I1(ff_cache_vram_address[3]),
    .I2(n1786_22),
    .I3(n1786_23) 
);
defparam n1786_s17.INIT=16'hFFF4;
  LUT4 n1790_s17 (
    .F(n1790_21),
    .I0(n1882_6),
    .I1(ff_cache_vram_address[2]),
    .I2(n1790_22),
    .I3(n1790_23) 
);
defparam n1790_s17.INIT=16'hFFF4;
  LUT4 n1794_s17 (
    .F(n1794_21),
    .I0(n1882_6),
    .I1(ff_cache_vram_address[1]),
    .I2(n1794_22),
    .I3(n1794_23) 
);
defparam n1794_s17.INIT=16'hFFF4;
  LUT4 n1798_s17 (
    .F(n1798_21),
    .I0(n1882_6),
    .I1(ff_cache_vram_address[0]),
    .I2(n1798_22),
    .I3(n1798_23) 
);
defparam n1798_s17.INIT=16'hFFF4;
  LUT4 n1706_s23 (
    .F(n1706_27),
    .I0(n1706_28),
    .I1(n1706_29),
    .I2(n1882_6),
    .I3(ff_cache_flush_start_12) 
);
defparam n1706_s23.INIT=16'hBFFF;
  LUT3 n1808_s15 (
    .F(n1808_19),
    .I0(n1882_6),
    .I1(ff_next_state[5]),
    .I2(n1808_22) 
);
defparam n1808_s15.INIT=8'hF4;
  LUT4 n1811_s15 (
    .F(n1811_19),
    .I0(n1882_6),
    .I1(ff_next_state[4]),
    .I2(ff_cache_vram_address_16_14),
    .I3(n1811_20) 
);
defparam n1811_s15.INIT=16'h4FFF;
  LUT4 n1814_s17 (
    .F(n1814_21),
    .I0(ff_cache_vram_address_16_12),
    .I1(ff_next_state[3]),
    .I2(n1814_22),
    .I3(n1814_23) 
);
defparam n1814_s17.INIT=16'hF8FF;
  LUT4 n1818_s17 (
    .F(n1818_21),
    .I0(n1882_6),
    .I1(ff_next_state[2]),
    .I2(ff_source_7_7),
    .I3(n1818_22) 
);
defparam n1818_s17.INIT=16'hF4FF;
  LUT4 n1822_s17 (
    .F(n1822_21),
    .I0(n1822_26),
    .I1(n1822_23),
    .I2(n1822_24),
    .I3(n1811_20) 
);
defparam n1822_s17.INIT=16'hFEFF;
  LUT3 n1828_s17 (
    .F(n1828_21),
    .I0(n1882_6),
    .I1(ff_xsel[1]),
    .I2(n1828_22) 
);
defparam n1828_s17.INIT=8'h4F;
  LUT3 n1831_s17 (
    .F(n1831_21),
    .I0(n1882_6),
    .I1(ff_xsel[0]),
    .I2(n1831_22) 
);
defparam n1831_s17.INIT=8'h4F;
  LUT3 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(n571_7),
    .I1(ff_start),
    .I2(ff_sx_9_8) 
);
defparam ff_dx_8_s3.INIT=8'hD0;
  LUT3 n1385_s2 (
    .F(n1385_7),
    .I0(n1385_8),
    .I1(n1814_23),
    .I2(ff_cache_vram_valid) 
);
defparam n1385_s2.INIT=8'h07;
  LUT4 n1918_s2 (
    .F(n1918_7),
    .I0(n1859_22),
    .I1(n1918_8),
    .I2(n1918_9),
    .I3(ff_start) 
);
defparam n1918_s2.INIT=16'h00BF;
  LUT4 n1879_s2 (
    .F(n1879_7),
    .I0(n1879_8),
    .I1(n1880_5),
    .I2(n1385_8),
    .I3(ff_start) 
);
defparam n1879_s2.INIT=16'h007F;
  LUT4 n1878_s2 (
    .F(n1878_7),
    .I0(n1878_8),
    .I1(n1880_5),
    .I2(n1878_9),
    .I3(ff_start) 
);
defparam n1878_s2.INIT=16'h00BF;
  LUT4 n1337_s2 (
    .F(n1337_7),
    .I0(n1321_9),
    .I1(n1337_8),
    .I2(ff_start),
    .I3(n1337_9) 
);
defparam n1337_s2.INIT=16'h0A0C;
  LUT4 n1336_s2 (
    .F(n1336_7),
    .I0(n1320_9),
    .I1(n1336_8),
    .I2(ff_start),
    .I3(n1337_9) 
);
defparam n1336_s2.INIT=16'h0A0C;
  LUT4 n1335_s2 (
    .F(n1335_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(n1345_5),
    .I2(n1335_8),
    .I3(ff_start) 
);
defparam n1335_s2.INIT=16'h00F8;
  LUT4 n1334_s2 (
    .F(n1334_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(n1345_5),
    .I2(n1334_8),
    .I3(ff_start) 
);
defparam n1334_s2.INIT=16'h00F8;
  LUT4 n1141_s2 (
    .F(n1141_7),
    .I0(n1111_1),
    .I1(w_next_nyb[8]),
    .I2(ff_start),
    .I3(n1141_8) 
);
defparam n1141_s2.INIT=16'h0C0A;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(n1110_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(n1141_8) 
);
defparam n1140_s2.INIT=16'h0C0A;
  LUT2 w_next_0_s1 (
    .F(w_next_0_4),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam w_next_0_s1.INIT=4'h8;
  LUT4 n2490_s1 (
    .F(n2490_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2490_s1.INIT=16'h1000;
  LUT3 n263_s2 (
    .F(n263_5),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n956_14) 
);
defparam n263_s2.INIT=8'h53;
  LUT3 n263_s3 (
    .F(n263_6),
    .I0(n263_7),
    .I1(n263_8),
    .I2(ff_start) 
);
defparam n263_s3.INIT=8'h0E;
  LUT3 n264_s2 (
    .F(n264_5),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n956_14) 
);
defparam n264_s2.INIT=8'h53;
  LUT3 n265_s2 (
    .F(n265_5),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n956_14) 
);
defparam n265_s2.INIT=8'h53;
  LUT3 n266_s2 (
    .F(n266_5),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n956_14) 
);
defparam n266_s2.INIT=8'h53;
  LUT3 n267_s2 (
    .F(n267_5),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n956_14) 
);
defparam n267_s2.INIT=8'h53;
  LUT3 n268_s2 (
    .F(n268_5),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n956_14) 
);
defparam n268_s2.INIT=8'h53;
  LUT3 n269_s2 (
    .F(n269_5),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n956_14) 
);
defparam n269_s2.INIT=8'h53;
  LUT3 n270_s2 (
    .F(n270_5),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n956_14) 
);
defparam n270_s2.INIT=8'h53;
  LUT3 n271_s2 (
    .F(n271_5),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n956_14) 
);
defparam n271_s2.INIT=8'h53;
  LUT3 n305_s1 (
    .F(n305_4),
    .I0(n263_8),
    .I1(n263_7),
    .I2(n305_5) 
);
defparam n305_s1.INIT=8'h10;
  LUT3 n571_s4 (
    .F(n571_7),
    .I0(ff_maj),
    .I1(n1141_8),
    .I2(n954_6) 
);
defparam n571_s4.INIT=8'h80;
  LUT3 n571_s5 (
    .F(n571_8),
    .I0(n954_6),
    .I1(n263_7),
    .I2(ff_start) 
);
defparam n571_s5.INIT=8'h0E;
  LUT4 n606_s1 (
    .F(n606_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n606_s1.INIT=16'h8000;
  LUT4 n606_s2 (
    .F(n606_5),
    .I0(n263_7),
    .I1(n606_6),
    .I2(n954_6),
    .I3(n305_5) 
);
defparam n606_s2.INIT=16'h3500;
  LUT4 n2727_s1 (
    .F(n2727_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2727_s1.INIT=16'h4000;
  LUT4 n954_s1 (
    .F(n954_4),
    .I0(ff_nx[6]),
    .I1(ff_nx[7]),
    .I2(n954_7),
    .I3(ff_nx[8]) 
);
defparam n954_s1.INIT=16'h10EF;
  LUT4 n954_s2 (
    .F(n954_5),
    .I0(n918_2),
    .I1(n954_8),
    .I2(ff_start),
    .I3(n263_7) 
);
defparam n954_s2.INIT=16'hC5CC;
  LUT4 n954_s3 (
    .F(n954_6),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n954_s3.INIT=16'h4000;
  LUT3 n955_s1 (
    .F(n955_4),
    .I0(ff_nx[6]),
    .I1(n954_7),
    .I2(ff_nx[7]) 
);
defparam n955_s1.INIT=8'h4B;
  LUT4 n955_s2 (
    .F(n955_5),
    .I0(n919_2),
    .I1(n955_6),
    .I2(ff_start),
    .I3(n263_7) 
);
defparam n955_s2.INIT=16'hC5CC;
  LUT4 n956_s2 (
    .F(n956_5),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]),
    .I2(n956_7),
    .I3(reg_nx[6]) 
);
defparam n956_s2.INIT=16'h10EF;
  LUT4 n956_s3 (
    .F(n956_6),
    .I0(n263_7),
    .I1(n956_8),
    .I2(n920_2),
    .I3(n956_12) 
);
defparam n956_s3.INIT=16'h007F;
  LUT3 n957_s1 (
    .F(n957_4),
    .I0(ff_nx[4]),
    .I1(n957_6),
    .I2(ff_nx[5]) 
);
defparam n957_s1.INIT=8'h4B;
  LUT4 n957_s2 (
    .F(n957_5),
    .I0(n921_2),
    .I1(n957_7),
    .I2(ff_start),
    .I3(n263_7) 
);
defparam n957_s2.INIT=16'hC5CC;
  LUT2 n958_s1 (
    .F(n958_4),
    .I0(ff_nx[4]),
    .I1(n957_6) 
);
defparam n958_s1.INIT=4'h9;
  LUT4 n958_s2 (
    .F(n958_5),
    .I0(n922_2),
    .I1(n958_8),
    .I2(ff_start),
    .I3(n263_7) 
);
defparam n958_s2.INIT=16'hC5CC;
  LUT4 n959_s1 (
    .F(n959_4),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n959_s1.INIT=16'h01FE;
  LUT4 n959_s2 (
    .F(n959_5),
    .I0(n923_2),
    .I1(n263_7),
    .I2(ff_start),
    .I3(n959_6) 
);
defparam n959_s2.INIT=16'h07F4;
  LUT4 n960_s1 (
    .F(n960_4),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]),
    .I2(n954_6),
    .I3(reg_nx[2]) 
);
defparam n960_s1.INIT=16'hFE01;
  LUT4 n960_s2 (
    .F(n960_5),
    .I0(n924_2),
    .I1(n263_7),
    .I2(n956_8),
    .I3(n960_6) 
);
defparam n960_s2.INIT=16'h007F;
  LUT4 n961_s1 (
    .F(n961_4),
    .I0(n925_2),
    .I1(n961_6),
    .I2(ff_start),
    .I3(n263_7) 
);
defparam n961_s1.INIT=16'h3533;
  LUT2 n961_s2 (
    .F(n961_5),
    .I0(ff_start),
    .I1(n954_6) 
);
defparam n961_s2.INIT=4'h4;
  LUT4 n962_s1 (
    .F(n962_4),
    .I0(n926_2),
    .I1(n962_6),
    .I2(n263_7),
    .I3(n956_8) 
);
defparam n962_s1.INIT=16'h5300;
  LUT4 n962_s2 (
    .F(n962_5),
    .I0(n962_7),
    .I1(n956_14),
    .I2(n1345_5),
    .I3(ff_start) 
);
defparam n962_s2.INIT=16'h1E00;
  LUT4 n995_s2 (
    .F(n995_5),
    .I0(n263_7),
    .I1(ff_start),
    .I2(n995_6),
    .I3(n954_6) 
);
defparam n995_s2.INIT=16'h000D;
  LUT2 n1084_s1 (
    .F(n1084_4),
    .I0(ff_ny[8]),
    .I1(n1085_4) 
);
defparam n1084_s1.INIT=4'h4;
  LUT4 n1085_s1 (
    .F(n1085_4),
    .I0(ff_ny[2]),
    .I1(ff_ny[3]),
    .I2(n1085_5),
    .I3(n1091_4) 
);
defparam n1085_s1.INIT=16'h1000;
  LUT3 n1086_s1 (
    .F(n1086_4),
    .I0(ff_ny[5]),
    .I1(ff_ny[6]),
    .I2(n1088_4) 
);
defparam n1086_s1.INIT=8'h10;
  LUT2 n1087_s1 (
    .F(n1087_4),
    .I0(ff_ny[5]),
    .I1(n1088_4) 
);
defparam n1087_s1.INIT=4'h4;
  LUT4 n1088_s1 (
    .F(n1088_4),
    .I0(ff_ny[2]),
    .I1(ff_ny[3]),
    .I2(ff_ny[4]),
    .I3(n1091_4) 
);
defparam n1088_s1.INIT=16'h0100;
  LUT2 n1091_s1 (
    .F(n1091_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1091_s1.INIT=4'h1;
  LUT3 n1142_s1 (
    .F(n1142_4),
    .I0(n1112_1),
    .I1(w_next_nyb[7]),
    .I2(n1141_8) 
);
defparam n1142_s1.INIT=8'h35;
  LUT3 n1143_s1 (
    .F(n1143_4),
    .I0(n1113_1),
    .I1(w_next_nyb[6]),
    .I2(n1141_8) 
);
defparam n1143_s1.INIT=8'h35;
  LUT3 n1144_s1 (
    .F(n1144_4),
    .I0(n1114_1),
    .I1(w_next_nyb[5]),
    .I2(n1141_8) 
);
defparam n1144_s1.INIT=8'h35;
  LUT3 n1145_s1 (
    .F(n1145_4),
    .I0(n1115_1),
    .I1(w_next_nyb[4]),
    .I2(n1141_8) 
);
defparam n1145_s1.INIT=8'h35;
  LUT3 n1146_s1 (
    .F(n1146_4),
    .I0(n1116_1),
    .I1(w_next_nyb[3]),
    .I2(n1141_8) 
);
defparam n1146_s1.INIT=8'h35;
  LUT3 n1147_s1 (
    .F(n1147_4),
    .I0(n1117_1),
    .I1(w_next_nyb[2]),
    .I2(n1141_8) 
);
defparam n1147_s1.INIT=8'h35;
  LUT3 n1148_s1 (
    .F(n1148_4),
    .I0(n1118_1),
    .I1(w_next_nyb[1]),
    .I2(n1141_8) 
);
defparam n1148_s1.INIT=8'h35;
  LUT3 n1149_s1 (
    .F(n1149_4),
    .I0(n1119_1),
    .I1(w_next_nyb[0]),
    .I2(n1141_8) 
);
defparam n1149_s1.INIT=8'h35;
  LUT4 n1880_s1 (
    .F(n1880_4),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(n1880_8),
    .I3(ff_cache_flush_start_10) 
);
defparam n1880_s1.INIT=16'h00FE;
  LUT4 n1880_s2 (
    .F(n1880_5),
    .I0(n1880_9),
    .I1(n1880_10),
    .I2(n1880_11),
    .I3(n1880_12) 
);
defparam n1880_s2.INIT=16'h00BF;
  LUT4 n1880_s3 (
    .F(n1880_6),
    .I0(n1880_22),
    .I1(n1880_24),
    .I2(n1880_26),
    .I3(n1880_16) 
);
defparam n1880_s3.INIT=16'h1000;
  LUT4 n1880_s4 (
    .F(n1880_7),
    .I0(ff_command[1]),
    .I1(ff_command[0]),
    .I2(w_next_0_4),
    .I3(ff_start) 
);
defparam n1880_s4.INIT=16'h8F00;
  LUT4 n1881_s1 (
    .F(n1881_4),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n1881_s1.INIT=16'h8FF3;
  LUT4 n1881_s2 (
    .F(n1881_5),
    .I0(n1881_7),
    .I1(n1880_26),
    .I2(n1880_4),
    .I3(n1881_8) 
);
defparam n1881_s2.INIT=16'h4000;
  LUT3 n1881_s3 (
    .F(n1881_6),
    .I0(n1881_9),
    .I1(n1881_10),
    .I2(n1881_11) 
);
defparam n1881_s3.INIT=8'h01;
  LUT4 n1882_s1 (
    .F(n1882_4),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n1882_s1.INIT=16'hF100;
  LUT4 n1882_s2 (
    .F(n1882_5),
    .I0(n1882_7),
    .I1(n1878_8),
    .I2(n1882_8),
    .I3(n1882_9) 
);
defparam n1882_s2.INIT=16'h0100;
  LUT4 n1882_s3 (
    .F(n1882_6),
    .I0(n1882_10),
    .I1(ff_sx[9]),
    .I2(n1882_11),
    .I3(n1825_23) 
);
defparam n1882_s3.INIT=16'h001F;
  LUT4 n1883_s1 (
    .F(n1883_4),
    .I0(ff_start),
    .I1(n1883_15),
    .I2(n1883_8),
    .I3(n1883_9) 
);
defparam n1883_s1.INIT=16'h0100;
  LUT4 n1883_s2 (
    .F(n1883_5),
    .I0(n1883_10),
    .I1(ff_state[0]),
    .I2(n1883_11),
    .I3(n1883_12) 
);
defparam n1883_s2.INIT=16'h0B00;
  LUT4 n1883_s3 (
    .F(n1883_6),
    .I0(ff_command[1]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_start) 
);
defparam n1883_s3.INIT=16'hF400;
  LUT4 ff_command_enable_s4 (
    .F(ff_command_enable_7),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam ff_command_enable_s4.INIT=16'h0100;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(n1880_10),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam ff_source_7_s3.INIT=16'h1000;
  LUT3 ff_cache_vram_address_16_s8 (
    .F(ff_cache_vram_address_16_12),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_cache_vram_address_16_16) 
);
defparam ff_cache_vram_address_16_s8.INIT=8'h60;
  LUT2 ff_cache_vram_address_16_s9 (
    .F(ff_cache_vram_address_16_13),
    .I0(n1859_22),
    .I1(ff_cache_vram_address_16_17) 
);
defparam ff_cache_vram_address_16_s9.INIT=4'h1;
  LUT4 ff_cache_vram_address_16_s10 (
    .F(ff_cache_vram_address_16_14),
    .I0(n1825_22),
    .I1(ff_state[1]),
    .I2(n1825_25),
    .I3(ff_source_7_7) 
);
defparam ff_cache_vram_address_16_s10.INIT=16'h0007;
  LUT2 ff_cache_vram_address_16_s11 (
    .F(ff_cache_vram_address_16_15),
    .I0(ff_cache_vram_valid),
    .I1(ff_start) 
);
defparam ff_cache_vram_address_16_s11.INIT=4'h1;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_10),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(n1880_10),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam ff_cache_flush_start_s6.INIT=16'h4000;
  LUT3 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_vram_wdata_7_9),
    .I1(ff_state[0]),
    .I2(ff_cache_vram_address_16_12) 
);
defparam ff_cache_flush_start_s7.INIT=8'h07;
  LUT3 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_12),
    .I0(ff_cache_flush_start_13),
    .I1(ff_state[2]),
    .I2(n1883_15) 
);
defparam ff_cache_flush_start_s8.INIT=8'h0D;
  LUT4 ff_cache_vram_wdata_7_s5 (
    .F(ff_cache_vram_wdata_7_9),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s5.INIT=16'h8000;
  LUT2 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_10),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=4'h8;
  LUT3 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(n1825_22),
    .I1(ff_source_7_7),
    .I2(ff_cache_vram_address_16_12) 
);
defparam ff_xsel_1_s8.INIT=8'h01;
  LUT4 n1835_s10 (
    .F(n1835_14),
    .I0(n1835_18),
    .I1(n1835_19),
    .I2(w_vram_interleave),
    .I3(n1835_20) 
);
defparam n1835_s10.INIT=16'hCA00;
  LUT3 n1835_s11 (
    .F(n1835_15),
    .I0(n1835_40),
    .I1(ff_read_byte[7]),
    .I2(n1835_20) 
);
defparam n1835_s11.INIT=8'h54;
  LUT4 n1835_s12 (
    .F(n1835_16),
    .I0(n1835_22),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1835_s12.INIT=16'h1001;
  LUT4 n1835_s13 (
    .F(n1835_17),
    .I0(n1835_23),
    .I1(n1835_40),
    .I2(n1835_24),
    .I3(n1835_25) 
);
defparam n1835_s13.INIT=16'h8F00;
  LUT4 n1839_s10 (
    .F(n1839_14),
    .I0(n1839_17),
    .I1(n1839_35),
    .I2(ff_logical_opration[2]),
    .I3(n1839_37) 
);
defparam n1839_s10.INIT=16'hCA00;
  LUT4 n1839_s11 (
    .F(n1839_15),
    .I0(n1839_20),
    .I1(n1839_21),
    .I2(n1835_20),
    .I3(n1839_22) 
);
defparam n1839_s11.INIT=16'h1F00;
  LUT4 n1839_s12 (
    .F(n1839_16),
    .I0(n1859_22),
    .I1(ff_read_byte[6]),
    .I2(ff_color[6]),
    .I3(n1839_23) 
);
defparam n1839_s12.INIT=16'h0777;
  LUT3 n1843_s10 (
    .F(n1843_14),
    .I0(n1835_19),
    .I1(ff_read_byte[5]),
    .I2(n1843_16) 
);
defparam n1843_s10.INIT=8'hC5;
  LUT4 n1847_s10 (
    .F(n1847_14),
    .I0(n1847_17),
    .I1(ff_read_byte[4]),
    .I2(n1843_16),
    .I3(n1835_16) 
);
defparam n1847_s10.INIT=16'hCA00;
  LUT4 n1847_s11 (
    .F(n1847_15),
    .I0(n1847_18),
    .I1(w_status_color[4]),
    .I2(n1847_19),
    .I3(n1835_24) 
);
defparam n1847_s11.INIT=16'hCA00;
  LUT4 n1847_s12 (
    .F(n1847_16),
    .I0(n1859_22),
    .I1(ff_read_byte[4]),
    .I2(ff_color[4]),
    .I3(n1839_23) 
);
defparam n1847_s12.INIT=16'h0777;
  LUT4 n1851_s10 (
    .F(n1851_14),
    .I0(n1835_18),
    .I1(n1835_19),
    .I2(n1851_17),
    .I3(w_vram_interleave) 
);
defparam n1851_s10.INIT=16'h0C0A;
  LUT4 n1851_s11 (
    .F(n1851_15),
    .I0(n1835_18),
    .I1(n1851_20),
    .I2(n1345_5),
    .I3(n1835_16) 
);
defparam n1851_s11.INIT=16'h5300;
  LUT4 n1851_s12 (
    .F(n1851_16),
    .I0(n1859_22),
    .I1(ff_read_byte[3]),
    .I2(ff_color[3]),
    .I3(n1839_23) 
);
defparam n1851_s12.INIT=16'h0777;
  LUT4 n1855_s10 (
    .F(n1855_14),
    .I0(n1839_20),
    .I1(n1839_21),
    .I2(ff_read_byte[2]),
    .I3(n1851_17) 
);
defparam n1855_s10.INIT=16'hF0EE;
  LUT4 n1855_s11 (
    .F(n1855_15),
    .I0(n1855_21),
    .I1(n1855_18),
    .I2(n1345_5),
    .I3(n1835_16) 
);
defparam n1855_s11.INIT=16'h2F00;
  LUT4 n1855_s12 (
    .F(n1855_16),
    .I0(n1859_22),
    .I1(ff_read_byte[2]),
    .I2(ff_color[2]),
    .I3(n1839_23) 
);
defparam n1855_s12.INIT=16'h0777;
  LUT4 n1859_s12 (
    .F(n1859_16),
    .I0(n1859_18),
    .I1(n1835_19),
    .I2(n1835_16),
    .I3(ff_read_byte[1]) 
);
defparam n1859_s12.INIT=16'hB0EF;
  LUT4 n1863_s11 (
    .F(n1863_15),
    .I0(n1859_18),
    .I1(n1835_16),
    .I2(n1847_17),
    .I3(ff_read_byte[0]) 
);
defparam n1863_s11.INIT=16'hC8BF;
  LUT4 n1825_s18 (
    .F(n1825_22),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1825_s18.INIT=16'h0100;
  LUT4 n1825_s19 (
    .F(n1825_23),
    .I0(w_status_border_position[8]),
    .I1(n1825_34),
    .I2(n1825_27),
    .I3(w_4colors_mode_5) 
);
defparam n1825_s19.INIT=16'h00F8;
  LUT4 n1825_s20 (
    .F(n1825_24),
    .I0(n1825_22),
    .I1(ff_state[1]),
    .I2(n1825_32),
    .I3(n1825_29) 
);
defparam n1825_s20.INIT=16'h0700;
  LUT4 n1825_s21 (
    .F(n1825_25),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1825_30) 
);
defparam n1825_s21.INIT=16'h4200;
  LUT4 n1734_s18 (
    .F(n1734_22),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(n1734_24),
    .I3(ff_next_vram4_3_8) 
);
defparam n1734_s18.INIT=16'h0A0C;
  LUT4 n1734_s19 (
    .F(n1734_23),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(n1734_27),
    .I3(ff_next_vram4_3_8) 
);
defparam n1734_s19.INIT=16'h0A0C;
  LUT4 n1738_s18 (
    .F(n1738_22),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(n1734_24),
    .I3(ff_next_vram4_3_8) 
);
defparam n1738_s18.INIT=16'h0C0A;
  LUT4 n1738_s19 (
    .F(n1738_23),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(n1734_27),
    .I3(ff_next_vram4_3_8) 
);
defparam n1738_s19.INIT=16'h0C0A;
  LUT4 n1742_s18 (
    .F(n1742_22),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(n1734_24),
    .I3(ff_next_vram4_3_8) 
);
defparam n1742_s18.INIT=16'h0C0A;
  LUT4 n1742_s19 (
    .F(n1742_23),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(n1734_27),
    .I3(ff_next_vram4_3_8) 
);
defparam n1742_s19.INIT=16'h0C0A;
  LUT4 n1746_s18 (
    .F(n1746_22),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(n1734_24),
    .I3(ff_next_vram4_3_8) 
);
defparam n1746_s18.INIT=16'h0C0A;
  LUT4 n1746_s19 (
    .F(n1746_23),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(n1734_27),
    .I3(ff_next_vram4_3_8) 
);
defparam n1746_s19.INIT=16'h0C0A;
  LUT4 n1750_s18 (
    .F(n1750_22),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(n1734_24),
    .I3(ff_next_vram4_3_8) 
);
defparam n1750_s18.INIT=16'h0C0A;
  LUT4 n1750_s19 (
    .F(n1750_23),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(n1734_27),
    .I3(ff_next_vram4_3_8) 
);
defparam n1750_s19.INIT=16'h0C0A;
  LUT4 n1754_s18 (
    .F(n1754_22),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(n1734_24),
    .I3(ff_next_vram4_3_8) 
);
defparam n1754_s18.INIT=16'h0C0A;
  LUT4 n1754_s19 (
    .F(n1754_23),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(n1734_27),
    .I3(ff_next_vram4_3_8) 
);
defparam n1754_s19.INIT=16'h0C0A;
  LUT4 n1758_s18 (
    .F(n1758_22),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(n1734_24),
    .I3(ff_next_vram4_3_8) 
);
defparam n1758_s18.INIT=16'h0C0A;
  LUT4 n1758_s19 (
    .F(n1758_23),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(n1734_27),
    .I3(ff_next_vram4_3_8) 
);
defparam n1758_s19.INIT=16'h0C0A;
  LUT4 n1762_s18 (
    .F(n1762_22),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(n1734_24),
    .I3(ff_next_vram4_3_8) 
);
defparam n1762_s18.INIT=16'h0C0A;
  LUT4 n1762_s19 (
    .F(n1762_23),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(n1734_27),
    .I3(ff_next_vram4_3_8) 
);
defparam n1762_s19.INIT=16'h0C0A;
  LUT4 n1766_s18 (
    .F(n1766_22),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(n1734_24),
    .I3(ff_next_vram4_3_8) 
);
defparam n1766_s18.INIT=16'h0C0A;
  LUT4 n1766_s19 (
    .F(n1766_23),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(n1734_27),
    .I3(ff_next_vram4_3_8) 
);
defparam n1766_s19.INIT=16'h0C0A;
  LUT4 n1770_s18 (
    .F(n1770_22),
    .I0(ff_sy[0]),
    .I1(n1770_24),
    .I2(n1734_24),
    .I3(ff_next_vram4_3_8) 
);
defparam n1770_s18.INIT=16'h0A0C;
  LUT4 n1770_s19 (
    .F(n1770_23),
    .I0(ff_dy[0]),
    .I1(n1770_25),
    .I2(n1734_27),
    .I3(ff_next_vram4_3_8) 
);
defparam n1770_s19.INIT=16'h0A0C;
  LUT4 n1774_s18 (
    .F(n1774_22),
    .I0(w_4colors_mode),
    .I1(ff_dx[8]),
    .I2(n1734_27),
    .I3(n1774_24) 
);
defparam n1774_s18.INIT=16'h0D00;
  LUT4 n1774_s19 (
    .F(n1774_23),
    .I0(n1774_25),
    .I1(w_status_border_position[6]),
    .I2(n1774_26),
    .I3(n1734_24) 
);
defparam n1774_s19.INIT=16'h004F;
  LUT4 n1778_s18 (
    .F(n1778_22),
    .I0(n1774_25),
    .I1(w_status_border_position[5]),
    .I2(n1778_24),
    .I3(n1734_24) 
);
defparam n1778_s18.INIT=16'h004F;
  LUT4 n1778_s19 (
    .F(n1778_23),
    .I0(n1774_25),
    .I1(ff_dx[5]),
    .I2(n1778_25),
    .I3(n1734_27) 
);
defparam n1778_s19.INIT=16'h004F;
  LUT4 n1782_s18 (
    .F(n1782_22),
    .I0(n1774_25),
    .I1(w_status_border_position[4]),
    .I2(n1782_24),
    .I3(n1734_24) 
);
defparam n1782_s18.INIT=16'h004F;
  LUT4 n1782_s19 (
    .F(n1782_23),
    .I0(n1774_25),
    .I1(ff_dx[4]),
    .I2(n1782_25),
    .I3(n1734_27) 
);
defparam n1782_s19.INIT=16'h004F;
  LUT4 n1786_s18 (
    .F(n1786_22),
    .I0(n1774_25),
    .I1(w_status_border_position[3]),
    .I2(n1786_24),
    .I3(n1734_24) 
);
defparam n1786_s18.INIT=16'h004F;
  LUT4 n1786_s19 (
    .F(n1786_23),
    .I0(n1774_25),
    .I1(ff_dx[3]),
    .I2(n1786_25),
    .I3(n1734_27) 
);
defparam n1786_s19.INIT=16'h004F;
  LUT4 n1790_s18 (
    .F(n1790_22),
    .I0(n1774_25),
    .I1(w_status_border_position[2]),
    .I2(n1790_24),
    .I3(n1734_24) 
);
defparam n1790_s18.INIT=16'h004F;
  LUT4 n1790_s19 (
    .F(n1790_23),
    .I0(n1774_25),
    .I1(ff_dx[2]),
    .I2(n1790_25),
    .I3(n1734_27) 
);
defparam n1790_s19.INIT=16'h004F;
  LUT4 n1794_s18 (
    .F(n1794_22),
    .I0(n1774_25),
    .I1(w_status_border_position[1]),
    .I2(n1794_24),
    .I3(n1734_24) 
);
defparam n1794_s18.INIT=16'h004F;
  LUT4 n1794_s19 (
    .F(n1794_23),
    .I0(n1774_25),
    .I1(ff_dx[1]),
    .I2(n1794_25),
    .I3(n1734_27) 
);
defparam n1794_s19.INIT=16'h004F;
  LUT4 n1798_s18 (
    .F(n1798_22),
    .I0(ff_next_vram4_3_8),
    .I1(n1798_29),
    .I2(n1734_27),
    .I3(n1798_25) 
);
defparam n1798_s18.INIT=16'h0E00;
  LUT4 n1798_s19 (
    .F(n1798_23),
    .I0(n1774_25),
    .I1(w_status_border_position[0]),
    .I2(n1798_26),
    .I3(n1734_24) 
);
defparam n1798_s19.INIT=16'h004F;
  LUT3 n1706_s24 (
    .F(n1706_28),
    .I0(ff_eq),
    .I1(n1487_3),
    .I2(ff_cache_flush_start_10) 
);
defparam n1706_s24.INIT=8'h90;
  LUT3 n1706_s25 (
    .F(n1706_29),
    .I0(n1706_30),
    .I1(ff_cache_flush_start),
    .I2(n1706_31) 
);
defparam n1706_s25.INIT=8'h0B;
  LUT4 n1811_s16 (
    .F(n1811_20),
    .I0(n1825_22),
    .I1(ff_cache_vram_wdata_7_10),
    .I2(n1825_32),
    .I3(n1808_22) 
);
defparam n1811_s16.INIT=16'h0007;
  LUT3 n1814_s18 (
    .F(n1814_22),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(n1880_22) 
);
defparam n1814_s18.INIT=8'h40;
  LUT3 n1814_s19 (
    .F(n1814_23),
    .I0(n1825_32),
    .I1(n1822_23),
    .I2(n1808_22) 
);
defparam n1814_s19.INIT=8'h01;
  LUT3 n1818_s18 (
    .F(n1818_22),
    .I0(n1822_23),
    .I1(n1808_22),
    .I2(n1822_24) 
);
defparam n1818_s18.INIT=8'h01;
  LUT4 n1822_s19 (
    .F(n1822_23),
    .I0(w_4colors_mode_5),
    .I1(ff_dx[8]),
    .I2(ff_state[0]),
    .I3(ff_cache_vram_address_16_12) 
);
defparam n1822_s19.INIT=16'hB000;
  LUT4 n1822_s20 (
    .F(n1822_24),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1825_30) 
);
defparam n1822_s20.INIT=16'h4000;
  LUT4 n1828_s18 (
    .F(n1828_22),
    .I0(n1828_23),
    .I1(ff_dx[1]),
    .I2(n1811_20),
    .I3(w_status_border_position[1]) 
);
defparam n1828_s18.INIT=16'hB0BB;
  LUT4 n1831_s18 (
    .F(n1831_22),
    .I0(n1828_23),
    .I1(ff_dx[0]),
    .I2(n1811_20),
    .I3(w_status_border_position[0]) 
);
defparam n1831_s18.INIT=16'hB0BB;
  LUT4 n1385_s3 (
    .F(n1385_8),
    .I0(n1859_22),
    .I1(n1835_16),
    .I2(n1839_23),
    .I3(ff_cache_vram_address_16_14) 
);
defparam n1385_s3.INIT=16'h0100;
  LUT4 n1918_s3 (
    .F(n1918_8),
    .I0(n1918_18),
    .I1(ff_state[4]),
    .I2(n1918_11),
    .I3(n1881_7) 
);
defparam n1918_s3.INIT=16'h0C05;
  LUT4 n1918_s4 (
    .F(n1918_9),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(n1918_16),
    .I3(n1918_13) 
);
defparam n1918_s4.INIT=16'h00BF;
  LUT4 n1879_s3 (
    .F(n1879_8),
    .I0(n1879_9),
    .I1(ff_next_state[4]),
    .I2(n1879_10),
    .I3(n1706_30) 
);
defparam n1879_s3.INIT=16'h7000;
  LUT4 n1878_s3 (
    .F(n1878_8),
    .I0(n1878_10),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1878_s3.INIT=16'h8000;
  LUT4 n1878_s4 (
    .F(n1878_9),
    .I0(n1878_14),
    .I1(n1706_28),
    .I2(n1881_8),
    .I3(n1878_12) 
);
defparam n1878_s4.INIT=16'h1000;
  LUT4 n1337_s3 (
    .F(n1337_8),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]),
    .I3(n1345_5) 
);
defparam n1337_s3.INIT=16'hCCCA;
  LUT2 n1337_s4 (
    .F(n1337_9),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave) 
);
defparam n1337_s4.INIT=4'h4;
  LUT4 n1336_s3 (
    .F(n1336_8),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]),
    .I3(n1345_5) 
);
defparam n1336_s3.INIT=16'hCCCA;
  LUT4 n1335_s3 (
    .F(n1335_8),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[2]),
    .I2(w_vram_interleave),
    .I3(ff_xsel[0]) 
);
defparam n1335_s3.INIT=16'h0C0A;
  LUT4 n1334_s3 (
    .F(n1334_8),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[3]),
    .I2(w_vram_interleave),
    .I3(ff_xsel[0]) 
);
defparam n1334_s3.INIT=16'h0C0A;
  LUT4 n1141_s3 (
    .F(n1141_8),
    .I0(w_next_nyb[2]),
    .I1(n1141_9),
    .I2(n1141_10),
    .I3(n1200_9) 
);
defparam n1141_s3.INIT=16'hBF00;
  LUT4 n263_s4 (
    .F(n263_7),
    .I0(w_4colors_mode_5),
    .I1(n263_9),
    .I2(w_next_sx[9]),
    .I3(n263_15) 
);
defparam n263_s4.INIT=16'h0E00;
  LUT4 n263_s5 (
    .F(n263_8),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n263_s5.INIT=16'h1000;
  LUT4 n305_s2 (
    .F(n305_5),
    .I0(w_register_write),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_enable),
    .I3(ff_count_valid) 
);
defparam n305_s2.INIT=16'h1000;
  LUT2 n606_s3 (
    .F(n606_6),
    .I0(ff_maj),
    .I1(n1141_8) 
);
defparam n606_s3.INIT=4'h4;
  LUT3 n954_s4 (
    .F(n954_7),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(n957_6) 
);
defparam n954_s4.INIT=8'h10;
  LUT4 n954_s5 (
    .F(n954_8),
    .I0(n1345_5),
    .I1(n954_9),
    .I2(reg_nx[8]),
    .I3(n956_14) 
);
defparam n954_s5.INIT=16'hAAC3;
  LUT4 n955_s3 (
    .F(n955_6),
    .I0(n955_7),
    .I1(n956_7),
    .I2(n956_14),
    .I3(reg_nx[7]) 
);
defparam n955_s3.INIT=16'h0807;
  LUT2 n956_s4 (
    .F(n956_7),
    .I0(reg_nx[3]),
    .I1(n956_10) 
);
defparam n956_s4.INIT=4'h4;
  LUT2 n956_s5 (
    .F(n956_8),
    .I0(ff_start),
    .I1(n954_6) 
);
defparam n956_s5.INIT=4'h1;
  LUT4 n957_s3 (
    .F(n957_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n957_s3.INIT=16'h0001;
  LUT4 n957_s4 (
    .F(n957_7),
    .I0(reg_nx[4]),
    .I1(n956_7),
    .I2(n956_14),
    .I3(reg_nx[5]) 
);
defparam n957_s4.INIT=16'h040B;
  LUT3 n959_s3 (
    .F(n959_6),
    .I0(n956_14),
    .I1(reg_nx[3]),
    .I2(n956_10) 
);
defparam n959_s3.INIT=8'h41;
  LUT4 n960_s3 (
    .F(n960_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(n961_5) 
);
defparam n960_s3.INIT=16'hE100;
  LUT4 n961_s3 (
    .F(n961_6),
    .I0(w_next_0_4),
    .I1(n1337_9),
    .I2(n961_7),
    .I3(n956_14) 
);
defparam n961_s3.INIT=16'h7707;
  LUT3 n962_s3 (
    .F(n962_6),
    .I0(n956_14),
    .I1(reg_nx[0]),
    .I2(w_next[0]) 
);
defparam n962_s3.INIT=8'hB0;
  LUT4 n962_s4 (
    .F(n962_7),
    .I0(w_next_0_4),
    .I1(n1345_5),
    .I2(reg_nx[0]),
    .I3(n954_6) 
);
defparam n962_s4.INIT=16'hC33E;
  LUT4 n995_s3 (
    .F(n995_6),
    .I0(n995_7),
    .I1(n305_5),
    .I2(w_register_write),
    .I3(ff_start) 
);
defparam n995_s3.INIT=16'hB0BB;
  LUT4 n1085_s2 (
    .F(n1085_5),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(ff_ny[7]) 
);
defparam n1085_s2.INIT=16'h0001;
  LUT4 n1880_s5 (
    .F(n1880_8),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1880_s5.INIT=16'hBECF;
  LUT4 n1880_s6 (
    .F(n1880_9),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1880_s6.INIT=16'hFBC5;
  LUT2 n1880_s7 (
    .F(n1880_10),
    .I0(ff_state[5]),
    .I1(ff_state[4]) 
);
defparam n1880_s7.INIT=4'h4;
  LUT4 n1880_s8 (
    .F(n1880_11),
    .I0(ff_ny[8]),
    .I1(ff_ny[9]),
    .I2(n1880_17),
    .I3(n1085_4) 
);
defparam n1880_s8.INIT=16'h1000;
  LUT4 n1880_s9 (
    .F(n1880_12),
    .I0(w_4colors_mode_5),
    .I1(w_next_dx[8]),
    .I2(n263_15),
    .I3(n1880_18) 
);
defparam n1880_s9.INIT=16'h4F00;
  LUT4 n1880_s13 (
    .F(n1880_16),
    .I0(n1859_22),
    .I1(n1880_19),
    .I2(ff_cache_vram_address_16_14),
    .I3(n1879_10) 
);
defparam n1880_s13.INIT=16'h4000;
  LUT4 n1881_s4 (
    .F(n1881_7),
    .I0(n1881_12),
    .I1(ff_state[5]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1881_s4.INIT=16'h0110;
  LUT3 n1881_s5 (
    .F(n1881_8),
    .I0(n1825_25),
    .I1(n1825_22),
    .I2(ff_source_7_7) 
);
defparam n1881_s5.INIT=8'h01;
  LUT4 n1881_s6 (
    .F(n1881_9),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(n1880_10),
    .I3(n1881_13) 
);
defparam n1881_s6.INIT=16'h4000;
  LUT3 n1881_s7 (
    .F(n1881_10),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_next_state[2]),
    .I2(n1879_9) 
);
defparam n1881_s7.INIT=8'hD0;
  LUT3 n1881_s8 (
    .F(n1881_11),
    .I0(n1881_14),
    .I1(n1880_11),
    .I2(n1880_24) 
);
defparam n1881_s8.INIT=8'hCA;
  LUT3 n1882_s4 (
    .F(n1882_7),
    .I0(ff_next_state[1]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1879_9) 
);
defparam n1882_s4.INIT=8'h80;
  LUT4 n1882_s5 (
    .F(n1882_8),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1880_10) 
);
defparam n1882_s5.INIT=16'h1000;
  LUT4 n1882_s6 (
    .F(n1882_9),
    .I0(n1880_24),
    .I1(n1706_28),
    .I2(n1880_26),
    .I3(n1882_12) 
);
defparam n1882_s6.INIT=16'h1000;
  LUT2 n1882_s7 (
    .F(n1882_10),
    .I0(w_4colors_mode_5),
    .I1(w_status_border_position[8]) 
);
defparam n1882_s7.INIT=4'h4;
  LUT3 n1882_s8 (
    .F(n1882_11),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n1825_22) 
);
defparam n1882_s8.INIT=8'h10;
  LUT4 n1883_s5 (
    .F(n1883_8),
    .I0(ff_state[1]),
    .I1(n1880_9),
    .I2(n1880_11),
    .I3(n1880_10) 
);
defparam n1883_s5.INIT=16'h0100;
  LUT4 n1883_s6 (
    .F(n1883_9),
    .I0(ff_state[3]),
    .I1(n1918_16),
    .I2(ff_state[2]),
    .I3(n1881_8) 
);
defparam n1883_s6.INIT=16'hBF00;
  LUT4 n1883_s7 (
    .F(n1883_10),
    .I0(n1879_9),
    .I1(w_cache_vram_rdata_en),
    .I2(n1878_14),
    .I3(n1880_22) 
);
defparam n1883_s7.INIT=16'h000D;
  LUT4 n1883_s8 (
    .F(n1883_11),
    .I0(w_4colors_mode_5),
    .I1(w_next_dx[8]),
    .I2(n263_15),
    .I3(n1880_18) 
);
defparam n1883_s8.INIT=16'hB000;
  LUT4 n1883_s9 (
    .F(n1883_12),
    .I0(n1879_9),
    .I1(ff_next_state[0]),
    .I2(n1706_28),
    .I3(n1883_13) 
);
defparam n1883_s9.INIT=16'h0007;
  LUT3 ff_cache_vram_address_16_s12 (
    .F(ff_cache_vram_address_16_16),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam ff_cache_vram_address_16_s12.INIT=8'h01;
  LUT4 ff_cache_vram_address_16_s13 (
    .F(ff_cache_vram_address_16_17),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_cache_vram_address_16_18),
    .I3(ff_state[1]) 
);
defparam ff_cache_vram_address_16_s13.INIT=16'h4001;
  LUT3 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_13),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_cache_vram_address_16_16) 
);
defparam ff_cache_flush_start_s9.INIT=8'h40;
  LUT4 n1835_s14 (
    .F(n1835_18),
    .I0(w_status_color[3]),
    .I1(n1835_26),
    .I2(n1835_27),
    .I3(n1847_19) 
);
defparam n1835_s14.INIT=16'h0503;
  LUT4 n1835_s15 (
    .F(n1835_19),
    .I0(ff_logical_opration[2]),
    .I1(n1835_38),
    .I2(n1835_29),
    .I3(n1835_30) 
);
defparam n1835_s15.INIT=16'hF0DD;
  LUT3 n1835_s16 (
    .F(n1835_20),
    .I0(w_vram_interleave),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1835_s16.INIT=8'h07;
  LUT4 n1835_s18 (
    .F(n1835_22),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1835_s18.INIT=16'hED3F;
  LUT4 n1835_s19 (
    .F(n1835_23),
    .I0(n1847_19),
    .I1(ff_logical_opration[2]),
    .I2(n1835_31),
    .I3(n1835_32) 
);
defparam n1835_s19.INIT=16'hBFC0;
  LUT2 n1835_s20 (
    .F(n1835_24),
    .I0(n1345_5),
    .I1(n1835_16) 
);
defparam n1835_s20.INIT=4'h8;
  LUT4 n1835_s21 (
    .F(n1835_25),
    .I0(n1859_22),
    .I1(ff_read_byte[7]),
    .I2(ff_color[7]),
    .I3(n1839_23) 
);
defparam n1835_s21.INIT=16'h0777;
  LUT4 n1839_s13 (
    .F(n1839_17),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[6]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[6]) 
);
defparam n1839_s13.INIT=16'h823F;
  LUT4 n1839_s16 (
    .F(n1839_20),
    .I0(n1839_24),
    .I1(w_status_color[0]),
    .I2(n1847_19),
    .I3(n1839_31) 
);
defparam n1839_s16.INIT=16'hC500;
  LUT4 n1839_s17 (
    .F(n1839_21),
    .I0(n1839_26),
    .I1(w_status_color[2]),
    .I2(n1847_19),
    .I3(n1839_33) 
);
defparam n1839_s17.INIT=16'hC500;
  LUT3 n1839_s18 (
    .F(n1839_22),
    .I0(n1835_20),
    .I1(ff_read_byte[6]),
    .I2(n1345_5) 
);
defparam n1839_s18.INIT=8'h0B;
  LUT2 n1839_s19 (
    .F(n1839_23),
    .I0(ff_state[4]),
    .I1(n1881_7) 
);
defparam n1839_s19.INIT=4'h4;
  LUT3 n1843_s12 (
    .F(n1843_16),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1843_s12.INIT=8'hBC;
  LUT4 n1843_s13 (
    .F(n1843_17),
    .I0(n1843_19),
    .I1(n1843_20),
    .I2(w_status_color[5]),
    .I3(n1847_19) 
);
defparam n1843_s13.INIT=16'h0FBB;
  LUT4 n1843_s14 (
    .F(n1843_18),
    .I0(n1859_22),
    .I1(ff_read_byte[5]),
    .I2(ff_color[5]),
    .I3(n1839_23) 
);
defparam n1843_s14.INIT=16'h0777;
  LUT4 n1847_s13 (
    .F(n1847_17),
    .I0(n1839_24),
    .I1(w_status_color[0]),
    .I2(n1847_20),
    .I3(n1847_19) 
);
defparam n1847_s13.INIT=16'h0C05;
  LUT4 n1847_s14 (
    .F(n1847_18),
    .I0(ff_logical_opration[0]),
    .I1(n1847_21),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[4]) 
);
defparam n1847_s14.INIT=16'h76C1;
  LUT2 n1847_s15 (
    .F(n1847_19),
    .I0(ff_logical_opration[3]),
    .I1(n1847_22) 
);
defparam n1847_s15.INIT=4'h8;
  LUT3 n1851_s13 (
    .F(n1851_17),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1851_s13.INIT=8'hD3;
  LUT2 n1855_s14 (
    .F(n1855_18),
    .I0(n1855_19),
    .I1(ff_source[2]) 
);
defparam n1855_s14.INIT=4'h4;
  LUT3 n1859_s13 (
    .F(n1859_17),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n1859_s13.INIT=8'hBD;
  LUT4 n1859_s14 (
    .F(n1859_18),
    .I0(ff_dx[1]),
    .I1(n1337_9),
    .I2(ff_dx[0]),
    .I3(n1345_5) 
);
defparam n1859_s14.INIT=16'h004F;
  LUT3 n1825_s23 (
    .F(n1825_27),
    .I0(ff_dx[8]),
    .I1(ff_state[0]),
    .I2(ff_cache_vram_address_16_12) 
);
defparam n1825_s23.INIT=8'h80;
  LUT4 n1825_s25 (
    .F(n1825_29),
    .I0(w_4colors_mode_5),
    .I1(ff_dx[8]),
    .I2(ff_cache_flush_start_13),
    .I3(ff_next_state[0]) 
);
defparam n1825_s25.INIT=16'h004F;
  LUT3 n1825_s26 (
    .F(n1825_30),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam n1825_s26.INIT=8'h10;
  LUT2 n1734_s20 (
    .F(n1734_24),
    .I0(n1825_25),
    .I1(n1811_20) 
);
defparam n1734_s20.INIT=4'h4;
  LUT3 n1770_s20 (
    .F(n1770_24),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(w_4colors_mode_5) 
);
defparam n1770_s20.INIT=8'hAC;
  LUT3 n1770_s21 (
    .F(n1770_25),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(w_4colors_mode_5) 
);
defparam n1770_s21.INIT=8'hAC;
  LUT4 n1774_s20 (
    .F(n1774_24),
    .I0(ff_dx[6]),
    .I1(ff_next_vram4_3_8),
    .I2(ff_dx[7]),
    .I3(n1774_27) 
);
defparam n1774_s20.INIT=16'hF0EE;
  LUT4 n1774_s21 (
    .F(n1774_25),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n1774_s21.INIT=16'h2C00;
  LUT4 n1774_s22 (
    .F(n1774_26),
    .I0(w_4colors_mode),
    .I1(w_status_border_position[8]),
    .I2(w_status_border_position[7]),
    .I3(n1774_27) 
);
defparam n1774_s22.INIT=16'h0777;
  LUT4 n1778_s20 (
    .F(n1778_24),
    .I0(w_status_border_position[6]),
    .I1(n1774_27),
    .I2(w_status_border_position[7]),
    .I3(w_4colors_mode) 
);
defparam n1778_s20.INIT=16'h0777;
  LUT4 n1778_s21 (
    .F(n1778_25),
    .I0(ff_dx[6]),
    .I1(n1774_27),
    .I2(ff_dx[7]),
    .I3(w_4colors_mode) 
);
defparam n1778_s21.INIT=16'h0777;
  LUT4 n1782_s20 (
    .F(n1782_24),
    .I0(w_status_border_position[5]),
    .I1(n1774_27),
    .I2(w_status_border_position[6]),
    .I3(w_4colors_mode) 
);
defparam n1782_s20.INIT=16'h0777;
  LUT4 n1782_s21 (
    .F(n1782_25),
    .I0(ff_dx[5]),
    .I1(n1774_27),
    .I2(ff_dx[6]),
    .I3(w_4colors_mode) 
);
defparam n1782_s21.INIT=16'h0777;
  LUT4 n1786_s20 (
    .F(n1786_24),
    .I0(w_status_border_position[4]),
    .I1(n1774_27),
    .I2(w_status_border_position[5]),
    .I3(w_4colors_mode) 
);
defparam n1786_s20.INIT=16'h0777;
  LUT4 n1786_s21 (
    .F(n1786_25),
    .I0(ff_dx[4]),
    .I1(n1774_27),
    .I2(ff_dx[5]),
    .I3(w_4colors_mode) 
);
defparam n1786_s21.INIT=16'h0777;
  LUT4 n1790_s20 (
    .F(n1790_24),
    .I0(w_status_border_position[3]),
    .I1(n1774_27),
    .I2(w_status_border_position[4]),
    .I3(w_4colors_mode) 
);
defparam n1790_s20.INIT=16'h0777;
  LUT4 n1790_s21 (
    .F(n1790_25),
    .I0(ff_dx[3]),
    .I1(n1774_27),
    .I2(ff_dx[4]),
    .I3(w_4colors_mode) 
);
defparam n1790_s21.INIT=16'h0777;
  LUT4 n1794_s20 (
    .F(n1794_24),
    .I0(w_status_border_position[2]),
    .I1(n1774_27),
    .I2(w_status_border_position[3]),
    .I3(w_4colors_mode) 
);
defparam n1794_s20.INIT=16'h0777;
  LUT4 n1794_s21 (
    .F(n1794_25),
    .I0(ff_dx[2]),
    .I1(n1774_27),
    .I2(ff_dx[3]),
    .I3(w_4colors_mode) 
);
defparam n1794_s21.INIT=16'h0777;
  LUT4 n1798_s21 (
    .F(n1798_25),
    .I0(ff_dx[1]),
    .I1(n1798_27),
    .I2(ff_dx[2]),
    .I3(w_4colors_mode) 
);
defparam n1798_s21.INIT=16'hB0BB;
  LUT4 n1798_s22 (
    .F(n1798_26),
    .I0(w_status_border_position[1]),
    .I1(n1774_27),
    .I2(w_status_border_position[2]),
    .I3(w_4colors_mode) 
);
defparam n1798_s22.INIT=16'h0777;
  LUT4 n1706_s26 (
    .F(n1706_30),
    .I0(n1879_9),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_cache_flush_start_10),
    .I3(ff_cache_vram_address_16_12) 
);
defparam n1706_s26.INIT=16'h000D;
  LUT4 n1706_s27 (
    .F(n1706_31),
    .I0(n1706_32),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[2]),
    .I3(n1882_7) 
);
defparam n1706_s27.INIT=16'h8000;
  LUT4 n1828_s19 (
    .F(n1828_23),
    .I0(n1881_13),
    .I1(n1825_22),
    .I2(ff_source_7_7),
    .I3(n1822_23) 
);
defparam n1828_s19.INIT=16'h0007;
  LUT4 n1918_s6 (
    .F(n1918_11),
    .I0(ff_count_valid),
    .I1(ff_eq),
    .I2(n1487_3),
    .I3(ff_cache_flush_start_10) 
);
defparam n1918_s6.INIT=16'hBE00;
  LUT2 n1918_s8 (
    .F(n1918_13),
    .I0(ff_state[0]),
    .I1(ff_cache_vram_address_16_17) 
);
defparam n1918_s8.INIT=4'h8;
  LUT3 n1879_s4 (
    .F(n1879_9),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_cache_vram_wdata_7_9) 
);
defparam n1879_s4.INIT=8'h40;
  LUT3 n1879_s5 (
    .F(n1879_10),
    .I0(ff_cache_flush_start_13),
    .I1(n1878_14),
    .I2(n1883_15) 
);
defparam n1879_s5.INIT=8'h01;
  LUT3 n1878_s5 (
    .F(n1878_10),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam n1878_s5.INIT=8'h41;
  LUT4 n1878_s7 (
    .F(n1878_12),
    .I0(ff_next_state[5]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1879_9),
    .I3(n1883_13) 
);
defparam n1878_s7.INIT=16'h004F;
  LUT3 n1141_s4 (
    .F(n1141_9),
    .I0(w_next_nyb[3]),
    .I1(w_next_nyb[4]),
    .I2(w_next_nyb[5]) 
);
defparam n1141_s4.INIT=8'h01;
  LUT4 n1141_s5 (
    .F(n1141_10),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]),
    .I2(w_next_nyb[6]),
    .I3(n1141_11) 
);
defparam n1141_s5.INIT=16'h0100;
  LUT2 n263_s6 (
    .F(n263_9),
    .I0(w_next_sx[8]),
    .I1(w_next_dx[8]) 
);
defparam n263_s6.INIT=4'h1;
  LUT4 n954_s6 (
    .F(n954_9),
    .I0(reg_nx[7]),
    .I1(reg_nx[3]),
    .I2(n955_7),
    .I3(n956_10) 
);
defparam n954_s6.INIT=16'h1000;
  LUT3 n955_s4 (
    .F(n955_7),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]),
    .I2(reg_nx[4]) 
);
defparam n955_s4.INIT=8'h01;
  LUT4 n956_s7 (
    .F(n956_10),
    .I0(reg_nx[2]),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]),
    .I3(n954_6) 
);
defparam n956_s7.INIT=16'h0001;
  LUT3 n961_s4 (
    .F(n961_7),
    .I0(reg_nx[0]),
    .I1(n954_6),
    .I2(reg_nx[1]) 
);
defparam n961_s4.INIT=8'h1E;
  LUT3 n995_s4 (
    .F(n995_7),
    .I0(ff_ny[8]),
    .I1(ff_ny[9]),
    .I2(n1085_4) 
);
defparam n995_s4.INIT=8'h10;
  LUT4 n1880_s14 (
    .F(n1880_17),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(n1880_20),
    .I3(n957_6) 
);
defparam n1880_s14.INIT=16'h1000;
  LUT3 n1880_s15 (
    .F(n1880_18),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(n1918_16) 
);
defparam n1880_s15.INIT=8'h10;
  LUT4 n1880_s16 (
    .F(n1880_19),
    .I0(ff_next_state[3]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1879_9),
    .I3(n1881_9) 
);
defparam n1880_s16.INIT=16'h004F;
  LUT4 n1881_s9 (
    .F(n1881_12),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1881_s9.INIT=16'hFE6F;
  LUT2 n1881_s10 (
    .F(n1881_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1881_s10.INIT=4'h4;
  LUT4 n1881_s11 (
    .F(n1881_14),
    .I0(n1878_14),
    .I1(n1918_16),
    .I2(n1881_15),
    .I3(n1825_30) 
);
defparam n1881_s11.INIT=16'h0FEE;
  LUT2 n1882_s9 (
    .F(n1882_12),
    .I0(n1878_14),
    .I1(n1881_7) 
);
defparam n1882_s9.INIT=4'h1;
  LUT3 n1883_s10 (
    .F(n1883_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_cache_vram_address_16_16) 
);
defparam n1883_s10.INIT=8'hE0;
  LUT4 ff_cache_vram_address_16_s14 (
    .F(ff_cache_vram_address_16_18),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_address_16_s14.INIT=16'h41DF;
  LUT4 n1835_s22 (
    .F(n1835_26),
    .I0(ff_source[3]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1835_s22.INIT=16'h0100;
  LUT4 n1835_s23 (
    .F(n1835_27),
    .I0(ff_logical_opration[0]),
    .I1(n1835_33),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[3]) 
);
defparam n1835_s23.INIT=16'hD330;
  LUT3 n1835_s25 (
    .F(n1835_29),
    .I0(n1847_22),
    .I1(w_status_color[1]),
    .I2(n1835_34) 
);
defparam n1835_s25.INIT=8'h70;
  LUT4 n1835_s26 (
    .F(n1835_30),
    .I0(n1835_34),
    .I1(n1847_22),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[3]) 
);
defparam n1835_s26.INIT=16'hCF05;
  LUT2 n1835_s27 (
    .F(n1835_31),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]) 
);
defparam n1835_s27.INIT=4'h1;
  LUT4 n1835_s28 (
    .F(n1835_32),
    .I0(n1835_35),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[2]),
    .I3(n1835_36) 
);
defparam n1835_s28.INIT=16'h303B;
  LUT4 n1839_s20 (
    .F(n1839_24),
    .I0(ff_logical_opration[1]),
    .I1(n1839_28),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n1839_s20.INIT=16'h0E47;
  LUT4 n1839_s22 (
    .F(n1839_26),
    .I0(ff_logical_opration[1]),
    .I1(n1839_29),
    .I2(ff_source[2]),
    .I3(ff_logical_opration[2]) 
);
defparam n1839_s22.INIT=16'h0E47;
  LUT4 n1843_s15 (
    .F(n1843_19),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]),
    .I3(ff_source[5]) 
);
defparam n1843_s15.INIT=16'h0230;
  LUT4 n1843_s16 (
    .F(n1843_20),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[5]),
    .I3(n1843_21) 
);
defparam n1843_s16.INIT=16'h5CF3;
  LUT2 n1847_s16 (
    .F(n1847_20),
    .I0(n1847_23),
    .I1(ff_source[0]) 
);
defparam n1847_s16.INIT=4'h4;
  LUT4 n1847_s17 (
    .F(n1847_21),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(w_status_color[4]) 
);
defparam n1847_s17.INIT=16'h0D03;
  LUT4 n1847_s18 (
    .F(n1847_22),
    .I0(ff_source[4]),
    .I1(ff_source[5]),
    .I2(n1847_24),
    .I3(n1847_25) 
);
defparam n1847_s18.INIT=16'h1000;
  LUT4 n1855_s15 (
    .F(n1855_19),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1855_s15.INIT=16'hDFF3;
  LUT4 n1774_s23 (
    .F(n1774_27),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[2]),
    .I3(w_sprite_mode2_4) 
);
defparam n1774_s23.INIT=16'h6000;
  LUT4 n1798_s23 (
    .F(n1798_27),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_sprite_mode2_4) 
);
defparam n1798_s23.INIT=16'h4000;
  LUT3 n1706_s28 (
    .F(n1706_32),
    .I0(ff_next_state[3]),
    .I1(ff_next_state[4]),
    .I2(ff_next_state[5]) 
);
defparam n1706_s28.INIT=8'h80;
  LUT4 n1918_s9 (
    .F(n1918_14),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1918_s9.INIT=16'hF832;
  LUT3 n1141_s6 (
    .F(n1141_11),
    .I0(w_next_nyb[7]),
    .I1(w_next_nyb[8]),
    .I2(w_next_nyb[9]) 
);
defparam n1141_s6.INIT=8'h01;
  LUT3 n1880_s17 (
    .F(n1880_20),
    .I0(ff_nx[6]),
    .I1(ff_nx[7]),
    .I2(ff_nx[8]) 
);
defparam n1880_s17.INIT=8'h01;
  LUT2 n1881_s12 (
    .F(n1881_15),
    .I0(ff_state[2]),
    .I1(ff_state[1]) 
);
defparam n1881_s12.INIT=4'h9;
  LUT4 n1835_s29 (
    .F(n1835_33),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n1835_s29.INIT=16'hCF54;
  LUT4 n1835_s30 (
    .F(n1835_34),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[1]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[1]) 
);
defparam n1835_s30.INIT=16'h823F;
  LUT3 n1835_s31 (
    .F(n1835_35),
    .I0(ff_logical_opration[1]),
    .I1(w_status_color[7]),
    .I2(ff_logical_opration[0]) 
);
defparam n1835_s31.INIT=8'hD0;
  LUT3 n1835_s32 (
    .F(n1835_36),
    .I0(ff_source[7]),
    .I1(ff_logical_opration[1]),
    .I2(w_status_color[7]) 
);
defparam n1835_s32.INIT=8'h60;
  LUT4 n1839_s24 (
    .F(n1839_28),
    .I0(ff_logical_opration[2]),
    .I1(w_status_color[0]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1839_s24.INIT=16'h4CB0;
  LUT4 n1839_s25 (
    .F(n1839_29),
    .I0(ff_logical_opration[2]),
    .I1(w_status_color[2]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1839_s25.INIT=16'h4CB0;
  LUT4 n1843_s17 (
    .F(n1843_21),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(w_status_color[5]) 
);
defparam n1843_s17.INIT=16'h0D03;
  LUT4 n1847_s19 (
    .F(n1847_23),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1847_s19.INIT=16'hDFF3;
  LUT2 n1847_s20 (
    .F(n1847_24),
    .I0(ff_source[6]),
    .I1(ff_source[7]) 
);
defparam n1847_s20.INIT=4'h1;
  LUT4 n1847_s21 (
    .F(n1847_25),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(ff_source[2]),
    .I3(ff_source[3]) 
);
defparam n1847_s21.INIT=16'h0001;
  LUT3 n1330_s3 (
    .F(n1330_9),
    .I0(n1345_5),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[7]) 
);
defparam n1330_s3.INIT=8'h20;
  LUT3 n1331_s3 (
    .F(n1331_9),
    .I0(n1345_5),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[6]) 
);
defparam n1331_s3.INIT=8'h20;
  LUT3 n1332_s3 (
    .F(n1332_9),
    .I0(n1345_5),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[5]) 
);
defparam n1332_s3.INIT=8'h20;
  LUT3 n1333_s3 (
    .F(n1333_9),
    .I0(n1345_5),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[4]) 
);
defparam n1333_s3.INIT=8'h20;
  LUT3 n1839_s26 (
    .F(n1839_31),
    .I0(n1847_23),
    .I1(ff_source[0]),
    .I2(w_vram_interleave) 
);
defparam n1839_s26.INIT=8'hB0;
  LUT3 n1839_s27 (
    .F(n1839_33),
    .I0(w_vram_interleave),
    .I1(n1855_19),
    .I2(ff_source[2]) 
);
defparam n1839_s27.INIT=8'h45;
  LUT4 n1843_s18 (
    .F(n1843_23),
    .I0(n1843_17),
    .I1(n1345_5),
    .I2(n1835_16),
    .I3(n1843_18) 
);
defparam n1843_s18.INIT=16'hBF00;
  LUT3 n1835_s33 (
    .F(n1835_38),
    .I0(ff_source[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n1835_s33.INIT=8'h56;
  LUT4 n1839_s28 (
    .F(n1839_35),
    .I0(n1847_19),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1839_s28.INIT=16'h333E;
  LUT4 n1851_s15 (
    .F(n1851_20),
    .I0(ff_read_byte[3]),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]),
    .I3(w_vram_interleave) 
);
defparam n1851_s15.INIT=16'h5105;
  LUT4 n1825_s27 (
    .F(n1825_32),
    .I0(ff_sx[9]),
    .I1(w_4colors_mode_5),
    .I2(w_status_border_position[8]),
    .I3(n1882_11) 
);
defparam n1825_s27.INIT=16'h4500;
  LUT3 n1808_s17 (
    .F(n1808_22),
    .I0(w_4colors_mode_5),
    .I1(w_status_border_position[8]),
    .I2(n1825_34) 
);
defparam n1808_s17.INIT=8'hB0;
  LUT4 n1880_s18 (
    .F(n1880_22),
    .I0(ff_state[1]),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1880_s18.INIT=16'h0100;
  LUT4 n1825_s28 (
    .F(n1825_34),
    .I0(ff_state[2]),
    .I1(ff_cache_vram_address_16_16),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1825_s28.INIT=16'h0400;
  LUT3 n1883_s11 (
    .F(n1883_15),
    .I0(ff_cache_vram_wdata_7_9),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1883_s11.INIT=8'h20;
  LUT4 n958_s4 (
    .F(n958_8),
    .I0(n956_14),
    .I1(reg_nx[4]),
    .I2(reg_nx[3]),
    .I3(n956_10) 
);
defparam n958_s4.INIT=16'h1411;
  LUT4 n956_s8 (
    .F(n956_12),
    .I0(ff_nx[6]),
    .I1(n954_7),
    .I2(ff_start),
    .I3(n954_6) 
);
defparam n956_s8.INIT=16'h0600;
  LUT4 ff_cache_vram_write_s9 (
    .F(ff_cache_vram_write_14),
    .I0(ff_cache_vram_address_16_12),
    .I1(ff_cache_vram_address_16_14),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_write_s9.INIT=16'h000B;
  LUT4 ff_xsel_1_s9 (
    .F(ff_xsel_1_14),
    .I0(ff_xsel_1_12),
    .I1(ff_reset_n2_1),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_xsel_1_s9.INIT=16'h0004;
  LUT4 n1878_s8 (
    .F(n1878_14),
    .I0(ff_command_enable_7),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_cache_vram_wdata_7_9) 
);
defparam n1878_s8.INIT=16'h4000;
  LUT3 n1090_s2 (
    .F(n1090_6),
    .I0(ff_ny[2]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]) 
);
defparam n1090_s2.INIT=8'h01;
  LUT4 n1089_s2 (
    .F(n1089_6),
    .I0(ff_ny[2]),
    .I1(ff_ny[3]),
    .I2(ff_ny[0]),
    .I3(ff_ny[1]) 
);
defparam n1089_s2.INIT=16'h0001;
  LUT4 n1798_s24 (
    .F(n1798_29),
    .I0(ff_dx[0]),
    .I1(ff_dx[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1798_s24.INIT=16'hACAA;
  LUT4 n2849_s1 (
    .F(n2849_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2727_4) 
);
defparam n2849_s1.INIT=16'h4000;
  LUT4 n956_s9 (
    .F(n956_14),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n956_s9.INIT=16'h4000;
  LUT3 w_next_0_s2 (
    .F(w_next[0]),
    .I0(n1345_5),
    .I1(ff_command[2]),
    .I2(ff_command[3]) 
);
defparam w_next_0_s2.INIT=8'hBF;
  LUT4 n2727_s2 (
    .F(n2727_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2727_4) 
);
defparam n2727_s2.INIT=16'h1000;
  LUT4 n2490_s2 (
    .F(n2490_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2490_4) 
);
defparam n2490_s2.INIT=16'h1000;
  LUT4 n1822_s21 (
    .F(n1822_26),
    .I0(ff_next_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_cache_vram_address_16_16) 
);
defparam n1822_s21.INIT=16'h2800;
  LUT3 n1863_s12 (
    .F(n1863_17),
    .I0(ff_color[0]),
    .I1(ff_state[4]),
    .I2(n1881_7) 
);
defparam n1863_s12.INIT=8'h20;
  LUT3 n1859_s15 (
    .F(n1859_20),
    .I0(ff_color[1]),
    .I1(ff_state[4]),
    .I2(n1881_7) 
);
defparam n1859_s15.INIT=8'h20;
  LUT4 n1918_s10 (
    .F(n1918_16),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1918_s10.INIT=16'h0100;
  LUT4 n1918_s11 (
    .F(n1918_18),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(n1918_14),
    .I3(ff_count_valid) 
);
defparam n1918_s11.INIT=16'hFB00;
  LUT4 n1880_s19 (
    .F(n1880_24),
    .I0(ff_state[0]),
    .I1(n1859_17),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1880_s19.INIT=16'h0100;
  LUT4 n1859_s16 (
    .F(n1859_22),
    .I0(n1859_17),
    .I1(ff_state[0]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1859_s16.INIT=16'h0400;
  LUT4 n262_s3 (
    .F(n262_9),
    .I0(w_next_sx[9]),
    .I1(n263_7),
    .I2(n263_8),
    .I3(ff_start) 
);
defparam n262_s3.INIT=16'h00A8;
  LUT4 n1855_s16 (
    .F(n1855_21),
    .I0(n1839_26),
    .I1(w_status_color[2]),
    .I2(ff_logical_opration[3]),
    .I3(n1847_22) 
);
defparam n1855_s16.INIT=16'hC555;
  LUT4 n1839_s29 (
    .F(n1839_37),
    .I0(ff_logical_opration[3]),
    .I1(n1847_22),
    .I2(w_status_color[6]),
    .I3(n1345_5) 
);
defparam n1839_s29.INIT=16'h7F00;
  LUT4 n1835_s34 (
    .F(n1835_40),
    .I0(ff_logical_opration[3]),
    .I1(n1847_22),
    .I2(w_status_color[7]),
    .I3(n1345_5) 
);
defparam n1835_s34.INIT=16'h7F00;
  LUT4 w_next_2_s4 (
    .F(w_next[2]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_2_s4.INIT=16'h4000;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT4 n1338_s4 (
    .F(n1338_10),
    .I0(ff_read_byte[7]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1338_s4.INIT=16'h0C0A;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_start) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1339_s4 (
    .F(n1339_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1339_s4.INIT=16'h0C0A;
  LUT4 n1340_s4 (
    .F(n1340_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1340_s4.INIT=16'h0C0A;
  LUT4 n1341_s4 (
    .F(n1341_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1341_s4.INIT=16'h0C0A;
  LUT4 n1342_s4 (
    .F(n1342_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1342_s4.INIT=16'h0C0A;
  LUT4 n1343_s4 (
    .F(n1343_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1343_s4.INIT=16'h0C0A;
  LUT4 n1344_s4 (
    .F(n1344_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1344_s4.INIT=16'h0C0A;
  LUT4 n1345_s4 (
    .F(n1345_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1345_s4.INIT=16'h0C0A;
  LUT4 n1880_s20 (
    .F(n1880_26),
    .I0(ff_start),
    .I1(ff_cache_flush_start_13),
    .I2(ff_state[2]),
    .I3(n1883_15) 
);
defparam n1880_s20.INIT=16'h0051;
  LUT3 n1734_s22 (
    .F(n1734_27),
    .I0(n1859_22),
    .I1(ff_cache_vram_address_16_17),
    .I2(n1828_23) 
);
defparam n1734_s22.INIT=8'h10;
  LUT4 n1805_s18 (
    .F(n1805_23),
    .I0(n1882_6),
    .I1(ff_cache_vram_write),
    .I2(n1859_22),
    .I3(ff_cache_vram_address_16_17) 
);
defparam n1805_s18.INIT=16'hFFF4;
  LUT3 n263_s9 (
    .F(n263_15),
    .I0(n1880_17),
    .I1(ff_dix),
    .I2(\w_next_dx[8]_1_1 ) 
);
defparam n263_s9.INIT=8'h41;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2595_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2596_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2596_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2596_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2596_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2596_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2596_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2596_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2596_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2727_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2728_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2728_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2728_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2728_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2728_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2728_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2728_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2728_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2834_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2834_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2834_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2834_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2834_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2834_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2834_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2834_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2842_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2842_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2842_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2842_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2849_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2849_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2849_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2849_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2849_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2849_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2849_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2849_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n2849_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1734_21),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1738_21),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1742_21),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1746_21),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1750_21),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1754_21),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1758_21),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1762_21),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1766_21),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1770_21),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1774_21),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1778_21),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1782_21),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1786_21),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1790_21),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1794_21),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1798_21),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s0 (
    .Q(ff_cache_flush_start),
    .D(n1706_27),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s0 (
    .Q(ff_cache_vram_valid),
    .D(n1385_7),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1805_23),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1835_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1839_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1843_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1847_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1851_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1855_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1859_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1863_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1919_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1920_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1921_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1922_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1923_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1924_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1925_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1926_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1808_19),
    .CLK(clk85m),
    .CE(ff_next_state_0_10) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1811_19),
    .CLK(clk85m),
    .CE(ff_next_state_0_10) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1814_21),
    .CLK(clk85m),
    .CE(ff_next_state_0_10) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1818_21),
    .CLK(clk85m),
    .CE(ff_next_state_0_10) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1822_21),
    .CLK(clk85m),
    .CE(ff_next_state_0_10) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1825_21),
    .CLK(clk85m),
    .CE(ff_next_state_0_10) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1828_21),
    .CLK(clk85m),
    .CE(ff_xsel_1_14) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1831_21),
    .CLK(clk85m),
    .CE(ff_xsel_1_14) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2490_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n262_9),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n263_4),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n264_4),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n265_4),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n266_4),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n267_4),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n268_4),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n269_4),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n270_4),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n271_4),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(n305_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n367_3),
    .CLK(clk85m),
    .CE(n305_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n368_3),
    .CLK(clk85m),
    .CE(n313_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n369_3),
    .CLK(clk85m),
    .CE(n313_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n370_3),
    .CLK(clk85m),
    .CE(n313_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n371_3),
    .CLK(clk85m),
    .CE(n313_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n372_3),
    .CLK(clk85m),
    .CE(n313_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n373_3),
    .CLK(clk85m),
    .CE(n313_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n374_3),
    .CLK(clk85m),
    .CE(n313_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n375_3),
    .CLK(clk85m),
    .CE(n313_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n689_3),
    .CLK(clk85m),
    .CE(n606_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n690_3),
    .CLK(clk85m),
    .CE(n606_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n691_3),
    .CLK(clk85m),
    .CE(n614_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n692_3),
    .CLK(clk85m),
    .CE(n614_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n693_3),
    .CLK(clk85m),
    .CE(n614_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n694_3),
    .CLK(clk85m),
    .CE(n614_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n695_3),
    .CLK(clk85m),
    .CE(n614_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n696_3),
    .CLK(clk85m),
    .CE(n614_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n697_3),
    .CLK(clk85m),
    .CE(n614_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n698_3),
    .CLK(clk85m),
    .CE(n614_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n954_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n955_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n956_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n957_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n958_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n959_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n960_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n961_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n962_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1084_3),
    .CLK(clk85m),
    .CE(n995_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1085_3),
    .CLK(clk85m),
    .CE(n995_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1086_3),
    .CLK(clk85m),
    .CE(n997_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1087_3),
    .CLK(clk85m),
    .CE(n997_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1088_3),
    .CLK(clk85m),
    .CE(n997_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1089_3),
    .CLK(clk85m),
    .CE(n997_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1090_3),
    .CLK(clk85m),
    .CE(n997_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1091_3),
    .CLK(clk85m),
    .CE(n997_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1092_3),
    .CLK(clk85m),
    .CE(n997_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1093_3),
    .CLK(clk85m),
    .CE(n997_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1141_7),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1142_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1143_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1144_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1145_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1146_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1147_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1148_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1149_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_command_enable_s1 (
    .Q(w_status_command_enable),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_enable_6),
    .CLEAR(n36_6) 
);
defparam ff_command_enable_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1330_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1331_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1332_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1333_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1334_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1335_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1336_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1337_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1878_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_5_s1.INIT=1'b0;
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1879_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_4_s1.INIT=1'b0;
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1880_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_3_s1.INIT=1'b0;
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1881_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_2_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1882_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1883_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1918_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_count_valid_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n571_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n572_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n573_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n574_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n575_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n576_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n577_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n578_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n579_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1338_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1339_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1340_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1341_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1342_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1343_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1344_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1345_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n1119_s (
    .SUM(n1119_1),
    .COUT(n1119_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1119_s.ALU_MODE=0;
  ALU n1118_s (
    .SUM(n1118_1),
    .COUT(n1118_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1119_2) 
);
defparam n1118_s.ALU_MODE=0;
  ALU n1117_s (
    .SUM(n1117_1),
    .COUT(n1117_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1118_2) 
);
defparam n1117_s.ALU_MODE=0;
  ALU n1116_s (
    .SUM(n1116_1),
    .COUT(n1116_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1117_2) 
);
defparam n1116_s.ALU_MODE=0;
  ALU n1115_s (
    .SUM(n1115_1),
    .COUT(n1115_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1116_2) 
);
defparam n1115_s.ALU_MODE=0;
  ALU n1114_s (
    .SUM(n1114_1),
    .COUT(n1114_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1115_2) 
);
defparam n1114_s.ALU_MODE=0;
  ALU n1113_s (
    .SUM(n1113_1),
    .COUT(n1113_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1114_2) 
);
defparam n1113_s.ALU_MODE=0;
  ALU n1112_s (
    .SUM(n1112_1),
    .COUT(n1112_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1113_2) 
);
defparam n1112_s.ALU_MODE=0;
  ALU n1111_s (
    .SUM(n1111_1),
    .COUT(n1111_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1112_2) 
);
defparam n1111_s.ALU_MODE=0;
  ALU n1110_s (
    .SUM(n1110_1),
    .COUT(n1110_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1111_2) 
);
defparam n1110_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n1200_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n926_s (
    .SUM(n926_2),
    .COUT(n926_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n926_s.ALU_MODE=1;
  ALU n925_s (
    .SUM(n925_2),
    .COUT(n925_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n926_3) 
);
defparam n925_s.ALU_MODE=1;
  ALU n924_s (
    .SUM(n924_2),
    .COUT(n924_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n925_3) 
);
defparam n924_s.ALU_MODE=1;
  ALU n923_s (
    .SUM(n923_2),
    .COUT(n923_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n924_3) 
);
defparam n923_s.ALU_MODE=1;
  ALU n922_s (
    .SUM(n922_2),
    .COUT(n922_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n923_3) 
);
defparam n922_s.ALU_MODE=1;
  ALU n921_s (
    .SUM(n921_2),
    .COUT(n921_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n922_3) 
);
defparam n921_s.ALU_MODE=1;
  ALU n920_s (
    .SUM(n920_2),
    .COUT(n920_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n920_s.ALU_MODE=1;
  ALU n919_s (
    .SUM(n919_2),
    .COUT(n919_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n919_s.ALU_MODE=1;
  ALU n918_s (
    .SUM(n918_2),
    .COUT(n918_0_COUT),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n918_s.ALU_MODE=1;
  ALU n1480_s0 (
    .SUM(n1480_1_SUM),
    .COUT(n1480_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1480_s0.ALU_MODE=3;
  ALU n1481_s0 (
    .SUM(n1481_1_SUM),
    .COUT(n1481_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1480_3) 
);
defparam n1481_s0.ALU_MODE=3;
  ALU n1482_s0 (
    .SUM(n1482_1_SUM),
    .COUT(n1482_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1481_3) 
);
defparam n1482_s0.ALU_MODE=3;
  ALU n1483_s0 (
    .SUM(n1483_1_SUM),
    .COUT(n1483_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1482_3) 
);
defparam n1483_s0.ALU_MODE=3;
  ALU n1484_s0 (
    .SUM(n1484_1_SUM),
    .COUT(n1484_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1483_3) 
);
defparam n1484_s0.ALU_MODE=3;
  ALU n1485_s0 (
    .SUM(n1485_1_SUM),
    .COUT(n1485_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1484_3) 
);
defparam n1485_s0.ALU_MODE=3;
  ALU n1486_s0 (
    .SUM(n1486_1_SUM),
    .COUT(n1486_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1485_3) 
);
defparam n1486_s0.ALU_MODE=3;
  ALU n1487_s0 (
    .SUM(n1487_1_SUM),
    .COUT(n1487_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n1486_3) 
);
defparam n1487_s0.ALU_MODE=3;
  MUX2_LUT5 n1320_s5 (
    .O(n1320_9),
    .I0(n1320_6),
    .I1(n1320_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1321_s5 (
    .O(n1321_9),
    .I0(n1321_6),
    .I1(n1321_7),
    .S0(ff_xsel[1]) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .n355_7(n355_7),
    .w_pulse1(w_pulse1),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n602_3(n602_3),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_busy(ff_busy),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0]),
    .ff_flush_state(ff_flush_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  w_vram_interleave,
  w_pulse1,
  ff_reset_n2_1,
  ff_sdr_ready,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  reg_sprite_disable,
  n327_10,
  ff_vram_valid,
  w_ic_vram_valid,
  w_command_vram_valid,
  w_sdram_rdata,
  w_cpu_vram_address,
  w_command_vram_address,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_ic_vram_address,
  w_screen_mode_vram_address,
  reg_sprite_attribute_table_base,
  ff_current_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n127_3,
  n602_3,
  n355_7,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input w_vram_interleave;
input w_pulse1;
input ff_reset_n2_1;
input ff_sdr_ready;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input reg_sprite_disable;
input n327_10;
input ff_vram_valid;
input w_ic_vram_valid;
input w_command_vram_valid;
input [31:0] w_sdram_rdata;
input [16:0] w_cpu_vram_address;
input [16:2] w_command_vram_address;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_ic_vram_address;
input [16:0] w_screen_mode_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [4:0] ff_current_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n127_3;
output n602_3;
output n355_7;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_cpu_vram_address_15_2;
wire w_cpu_vram_address_14_2;
wire w_cpu_vram_address_13_2;
wire w_cpu_vram_address_12_2;
wire w_cpu_vram_address_11_2;
wire w_cpu_vram_address_10_2;
wire w_cpu_vram_address_9_2;
wire w_cpu_vram_address_8_2;
wire w_cpu_vram_address_7_2;
wire w_cpu_vram_address_6_2;
wire w_cpu_vram_address_5_2;
wire w_cpu_vram_address_4_2;
wire w_cpu_vram_address_3_2;
wire w_cpu_vram_address_2_2;
wire w_command_vram_address_15_2;
wire w_command_vram_address_14_2;
wire w_command_vram_address_13_2;
wire w_command_vram_address_12_2;
wire w_command_vram_address_11_2;
wire w_command_vram_address_10_2;
wire w_command_vram_address_9_2;
wire w_command_vram_address_8_2;
wire w_command_vram_address_7_2;
wire w_command_vram_address_6_2;
wire w_command_vram_address_5_2;
wire w_command_vram_address_4_2;
wire w_command_vram_address_3_2;
wire w_command_vram_address_2_2;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n354_5;
wire n355_5;
wire n356_5;
wire n357_5;
wire n358_5;
wire n359_5;
wire n360_5;
wire n361_5;
wire n362_5;
wire n363_5;
wire n364_5;
wire n365_5;
wire n366_5;
wire n367_5;
wire n368_5;
wire n369_5;
wire n370_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_2_7;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n34_10;
wire n185_4;
wire n185_5;
wire n354_6;
wire n354_7;
wire n354_8;
wire n355_6;
wire n356_6;
wire n357_6;
wire n358_6;
wire n359_6;
wire n360_6;
wire n361_6;
wire n362_6;
wire n363_6;
wire n364_6;
wire n365_6;
wire n366_6;
wire n367_6;
wire n368_6;
wire n369_6;
wire n369_7;
wire n370_6;
wire ff_vram_wdata_mask_3_6;
wire n354_9;
wire n354_10;
wire n354_11;
wire n355_8;
wire n355_9;
wire n355_10;
wire n356_7;
wire n357_7;
wire n358_7;
wire n359_7;
wire n360_7;
wire n361_7;
wire n362_7;
wire n363_7;
wire n364_7;
wire n365_7;
wire n366_7;
wire n367_7;
wire n368_7;
wire n368_8;
wire n369_8;
wire n369_9;
wire n369_10;
wire n370_7;
wire n355_11;
wire n356_8;
wire n357_8;
wire n358_8;
wire n359_8;
wire n360_8;
wire n361_8;
wire n362_8;
wire n363_8;
wire n364_8;
wire n365_8;
wire n366_8;
wire ff_vram_write_9;
wire ff_vram_wdata_mask_3_9;
wire n371_10;
wire n371_12;
wire n190_4;
wire n191_4;
wire n192_4;
wire n193_4;
wire n194_4;
wire n195_4;
wire n196_4;
wire n197_4;
wire n198_4;
wire n199_4;
wire n200_4;
wire n201_4;
wire n202_4;
wire n203_4;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 n190_s3 (
    .F(w_cpu_vram_address_15_2),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s3.INIT=8'hCA;
  LUT3 n191_s3 (
    .F(w_cpu_vram_address_14_2),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s3.INIT=8'hCA;
  LUT3 n192_s3 (
    .F(w_cpu_vram_address_13_2),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s3.INIT=8'hCA;
  LUT3 n193_s3 (
    .F(w_cpu_vram_address_12_2),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s3.INIT=8'hCA;
  LUT3 n194_s3 (
    .F(w_cpu_vram_address_11_2),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s3.INIT=8'hCA;
  LUT3 n195_s3 (
    .F(w_cpu_vram_address_10_2),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s3.INIT=8'hCA;
  LUT3 n196_s3 (
    .F(w_cpu_vram_address_9_2),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s3.INIT=8'hCA;
  LUT3 n197_s3 (
    .F(w_cpu_vram_address_8_2),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s3.INIT=8'hCA;
  LUT3 n198_s3 (
    .F(w_cpu_vram_address_7_2),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s3.INIT=8'hCA;
  LUT3 n199_s3 (
    .F(w_cpu_vram_address_6_2),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s3.INIT=8'hCA;
  LUT3 n200_s3 (
    .F(w_cpu_vram_address_5_2),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s3.INIT=8'hCA;
  LUT3 n201_s3 (
    .F(w_cpu_vram_address_4_2),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s3.INIT=8'hCA;
  LUT3 n202_s3 (
    .F(w_cpu_vram_address_3_2),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s3.INIT=8'hCA;
  LUT3 n203_s3 (
    .F(w_cpu_vram_address_2_2),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s3.INIT=8'hCA;
  LUT3 n190_s2 (
    .F(w_command_vram_address_15_2),
    .I0(w_command_vram_address[15]),
    .I1(w_command_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s2.INIT=8'hCA;
  LUT3 n191_s2 (
    .F(w_command_vram_address_14_2),
    .I0(w_command_vram_address[14]),
    .I1(w_command_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s2.INIT=8'hCA;
  LUT3 n192_s2 (
    .F(w_command_vram_address_13_2),
    .I0(w_command_vram_address[13]),
    .I1(w_command_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s2.INIT=8'hCA;
  LUT3 n193_s2 (
    .F(w_command_vram_address_12_2),
    .I0(w_command_vram_address[12]),
    .I1(w_command_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s2.INIT=8'hCA;
  LUT3 n194_s2 (
    .F(w_command_vram_address_11_2),
    .I0(w_command_vram_address[11]),
    .I1(w_command_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s2.INIT=8'hCA;
  LUT3 n195_s2 (
    .F(w_command_vram_address_10_2),
    .I0(w_command_vram_address[10]),
    .I1(w_command_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s2.INIT=8'hCA;
  LUT3 n196_s2 (
    .F(w_command_vram_address_9_2),
    .I0(w_command_vram_address[9]),
    .I1(w_command_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s2.INIT=8'hCA;
  LUT3 n197_s2 (
    .F(w_command_vram_address_8_2),
    .I0(w_command_vram_address[8]),
    .I1(w_command_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s2.INIT=8'hCA;
  LUT3 n198_s2 (
    .F(w_command_vram_address_7_2),
    .I0(w_command_vram_address[7]),
    .I1(w_command_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s2.INIT=8'hCA;
  LUT3 n199_s2 (
    .F(w_command_vram_address_6_2),
    .I0(w_command_vram_address[6]),
    .I1(w_command_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s2.INIT=8'hCA;
  LUT3 n200_s2 (
    .F(w_command_vram_address_5_2),
    .I0(w_command_vram_address[5]),
    .I1(w_command_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s2.INIT=8'hCA;
  LUT3 n201_s2 (
    .F(w_command_vram_address_4_2),
    .I0(w_command_vram_address[4]),
    .I1(w_command_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s2.INIT=8'hCA;
  LUT3 n202_s2 (
    .F(w_command_vram_address_3_2),
    .I0(w_command_vram_address[3]),
    .I1(w_command_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s2.INIT=8'hCA;
  LUT3 n203_s2 (
    .F(w_command_vram_address_2_2),
    .I0(w_command_vram_address[2]),
    .I1(w_command_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s2.INIT=8'hCA;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n602_3) 
);
defparam n127_s0.INIT=8'h80;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT4 n185_s0 (
    .F(n185_3),
    .I0(n185_4),
    .I1(n185_5),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n127_3) 
);
defparam n185_s0.INIT=16'hBBB0;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n186_s0.INIT=16'h5F0C;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n187_s0.INIT=16'hFAFC;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n188_s0.INIT=16'hF5FC;
  LUT3 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n354_7),
    .I2(n354_8) 
);
defparam n354_s2.INIT=8'hAC;
  LUT3 n355_s2 (
    .F(n355_5),
    .I0(n355_6),
    .I1(n190_4),
    .I2(n355_7) 
);
defparam n355_s2.INIT=8'hCA;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(n191_4),
    .I1(n356_6),
    .I2(n355_7) 
);
defparam n356_s2.INIT=8'hA3;
  LUT3 n357_s2 (
    .F(n357_5),
    .I0(n192_4),
    .I1(n357_6),
    .I2(n355_7) 
);
defparam n357_s2.INIT=8'hA3;
  LUT3 n358_s2 (
    .F(n358_5),
    .I0(n193_4),
    .I1(n358_6),
    .I2(n355_7) 
);
defparam n358_s2.INIT=8'hA3;
  LUT3 n359_s2 (
    .F(n359_5),
    .I0(n194_4),
    .I1(n359_6),
    .I2(n355_7) 
);
defparam n359_s2.INIT=8'hA3;
  LUT3 n360_s2 (
    .F(n360_5),
    .I0(n195_4),
    .I1(n360_6),
    .I2(n355_7) 
);
defparam n360_s2.INIT=8'hA3;
  LUT3 n361_s2 (
    .F(n361_5),
    .I0(n196_4),
    .I1(n361_6),
    .I2(n355_7) 
);
defparam n361_s2.INIT=8'hA3;
  LUT3 n362_s2 (
    .F(n362_5),
    .I0(n197_4),
    .I1(n362_6),
    .I2(n355_7) 
);
defparam n362_s2.INIT=8'hA3;
  LUT3 n363_s2 (
    .F(n363_5),
    .I0(n198_4),
    .I1(n363_6),
    .I2(n355_7) 
);
defparam n363_s2.INIT=8'hA3;
  LUT3 n364_s2 (
    .F(n364_5),
    .I0(n199_4),
    .I1(n364_6),
    .I2(n355_7) 
);
defparam n364_s2.INIT=8'hA3;
  LUT3 n365_s2 (
    .F(n365_5),
    .I0(n200_4),
    .I1(n365_6),
    .I2(n355_7) 
);
defparam n365_s2.INIT=8'hA3;
  LUT3 n366_s2 (
    .F(n366_5),
    .I0(n201_4),
    .I1(n366_6),
    .I2(n355_7) 
);
defparam n366_s2.INIT=8'hA3;
  LUT3 n367_s2 (
    .F(n367_5),
    .I0(n367_6),
    .I1(n202_4),
    .I2(n355_7) 
);
defparam n367_s2.INIT=8'hCA;
  LUT3 n368_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n203_4),
    .I2(n355_7) 
);
defparam n368_s2.INIT=8'hCA;
  LUT3 n369_s2 (
    .F(n369_5),
    .I0(n369_6),
    .I1(n369_7),
    .I2(n354_8) 
);
defparam n369_s2.INIT=8'h3A;
  LUT4 n370_s2 (
    .F(n370_5),
    .I0(n185_4),
    .I1(n127_3),
    .I2(n370_6),
    .I3(n355_7) 
);
defparam n370_s2.INIT=16'h440F;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(ff_reset_n2_1),
    .I1(n1518_3) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT4 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sdram_refresh),
    .I2(n602_3),
    .I3(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=16'hFF10;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_reset_n2_1),
    .I1(n355_7),
    .I2(ff_vram_wdata_mask_3_6),
    .I3(n371_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h8000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s3 (
    .F(ff_vram_rdata_sel_2_7),
    .I0(ff_vram_wdata_mask_3_6),
    .I1(n355_7),
    .I2(ff_sdr_ready) 
);
defparam ff_vram_rdata_sel_1_s3.INIT=8'hBF;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n127_3),
    .I1(n354_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n372_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n354_8),
    .I1(n127_3),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(n127_3),
    .I1(ff_sdr_ready),
    .I2(n355_7) 
);
defparam n34_s5.INIT=8'h40;
  LUT3 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n185_s1.INIT=8'h53;
  LUT4 n185_s2 (
    .F(n185_5),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_vram_interleave),
    .I3(n127_3) 
);
defparam n185_s2.INIT=16'hAC00;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(w_cpu_vram_address[0]),
    .I1(n354_9),
    .I2(n354_10),
    .I3(w_screen_mode_vram_valid) 
);
defparam n354_s3.INIT=16'h330E;
  LUT3 n354_s4 (
    .F(n354_7),
    .I0(n354_11),
    .I1(w_ic_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n354_s4.INIT=8'hC5;
  LUT4 n354_s5 (
    .F(n354_8),
    .I0(reg_sprite_disable),
    .I1(n327_10),
    .I2(ff_vram_valid),
    .I3(w_ic_vram_valid) 
);
defparam n354_s5.INIT=16'h00EF;
  LUT3 n355_s3 (
    .F(n355_6),
    .I0(n355_8),
    .I1(n355_9),
    .I2(w_vram_interleave) 
);
defparam n355_s3.INIT=8'hCA;
  LUT4 n355_s4 (
    .F(n355_7),
    .I0(reg_sprite_disable),
    .I1(n327_10),
    .I2(ff_vram_valid),
    .I3(n355_10) 
);
defparam n355_s4.INIT=16'hEF00;
  LUT3 n356_s3 (
    .F(n356_6),
    .I0(n356_7),
    .I1(n355_8),
    .I2(w_vram_interleave) 
);
defparam n356_s3.INIT=8'h35;
  LUT3 n357_s3 (
    .F(n357_6),
    .I0(n357_7),
    .I1(n356_7),
    .I2(w_vram_interleave) 
);
defparam n357_s3.INIT=8'h35;
  LUT3 n358_s3 (
    .F(n358_6),
    .I0(n358_7),
    .I1(n357_7),
    .I2(w_vram_interleave) 
);
defparam n358_s3.INIT=8'h35;
  LUT3 n359_s3 (
    .F(n359_6),
    .I0(n359_7),
    .I1(n358_7),
    .I2(w_vram_interleave) 
);
defparam n359_s3.INIT=8'h35;
  LUT3 n360_s3 (
    .F(n360_6),
    .I0(n360_7),
    .I1(n359_7),
    .I2(w_vram_interleave) 
);
defparam n360_s3.INIT=8'h35;
  LUT3 n361_s3 (
    .F(n361_6),
    .I0(n361_7),
    .I1(n360_7),
    .I2(w_vram_interleave) 
);
defparam n361_s3.INIT=8'h35;
  LUT3 n362_s3 (
    .F(n362_6),
    .I0(n362_7),
    .I1(n361_7),
    .I2(w_vram_interleave) 
);
defparam n362_s3.INIT=8'h35;
  LUT3 n363_s3 (
    .F(n363_6),
    .I0(n363_7),
    .I1(n362_7),
    .I2(w_vram_interleave) 
);
defparam n363_s3.INIT=8'h35;
  LUT3 n364_s3 (
    .F(n364_6),
    .I0(n364_7),
    .I1(n363_7),
    .I2(w_vram_interleave) 
);
defparam n364_s3.INIT=8'h35;
  LUT3 n365_s3 (
    .F(n365_6),
    .I0(n365_7),
    .I1(n364_7),
    .I2(w_vram_interleave) 
);
defparam n365_s3.INIT=8'h35;
  LUT3 n366_s3 (
    .F(n366_6),
    .I0(n366_7),
    .I1(n365_7),
    .I2(w_vram_interleave) 
);
defparam n366_s3.INIT=8'h35;
  LUT3 n367_s3 (
    .F(n367_6),
    .I0(n366_7),
    .I1(n367_7),
    .I2(w_vram_interleave) 
);
defparam n367_s3.INIT=8'hAC;
  LUT4 n368_s3 (
    .F(n368_6),
    .I0(w_screen_mode_vram_address[3]),
    .I1(n368_7),
    .I2(w_vram_interleave),
    .I3(n368_8) 
);
defparam n368_s3.INIT=16'hAF30;
  LUT3 n369_s3 (
    .F(n369_6),
    .I0(n369_8),
    .I1(w_ic_vram_address[1]),
    .I2(w_vram_interleave) 
);
defparam n369_s3.INIT=8'h5C;
  LUT3 n369_s4 (
    .F(n369_7),
    .I0(n369_9),
    .I1(n369_10),
    .I2(w_screen_mode_vram_valid) 
);
defparam n369_s4.INIT=8'hCA;
  LUT4 n370_s3 (
    .F(n370_6),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n354_8),
    .I3(n370_7) 
);
defparam n370_s3.INIT=16'h305F;
  LUT4 ff_vram_wdata_mask_3_s3 (
    .F(ff_vram_wdata_mask_3_6),
    .I0(n127_3),
    .I1(ff_vram_wdata_mask_3_9),
    .I2(ff_vram_refresh),
    .I3(w_pre_vram_refresh) 
);
defparam ff_vram_wdata_mask_3_s3.INIT=16'h000E;
  LUT4 n354_s6 (
    .F(n354_9),
    .I0(w_screen_mode_vram_address[16]),
    .I1(w_screen_mode_vram_address[0]),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_interleave) 
);
defparam n354_s6.INIT=16'h305F;
  LUT4 n354_s7 (
    .F(n354_10),
    .I0(w_command_vram_address[16]),
    .I1(w_cpu_vram_address[16]),
    .I2(w_vram_interleave),
    .I3(n127_3) 
);
defparam n354_s7.INIT=16'h03F5;
  LUT3 n354_s8 (
    .F(n354_11),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam n354_s8.INIT=8'h07;
  LUT4 n355_s5 (
    .F(n355_8),
    .I0(w_ic_vram_address[15]),
    .I1(n355_11),
    .I2(w_screen_mode_vram_address[15]),
    .I3(n354_8) 
);
defparam n355_s5.INIT=16'hF0EE;
  LUT3 n355_s6 (
    .F(n355_9),
    .I0(n354_11),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n354_8) 
);
defparam n355_s6.INIT=8'hC5;
  LUT2 n355_s7 (
    .F(n355_10),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid) 
);
defparam n355_s7.INIT=4'h1;
  LUT4 n356_s4 (
    .F(n356_7),
    .I0(w_ic_vram_address[14]),
    .I1(n356_8),
    .I2(w_screen_mode_vram_address[14]),
    .I3(n354_8) 
);
defparam n356_s4.INIT=16'hF0EE;
  LUT4 n357_s4 (
    .F(n357_7),
    .I0(w_ic_vram_address[13]),
    .I1(n357_8),
    .I2(w_screen_mode_vram_address[13]),
    .I3(n354_8) 
);
defparam n357_s4.INIT=16'hF0EE;
  LUT4 n358_s4 (
    .F(n358_7),
    .I0(w_ic_vram_address[12]),
    .I1(n358_8),
    .I2(w_screen_mode_vram_address[12]),
    .I3(n354_8) 
);
defparam n358_s4.INIT=16'hF0EE;
  LUT4 n359_s4 (
    .F(n359_7),
    .I0(w_ic_vram_address[11]),
    .I1(n359_8),
    .I2(w_screen_mode_vram_address[11]),
    .I3(n354_8) 
);
defparam n359_s4.INIT=16'hF0EE;
  LUT4 n360_s4 (
    .F(n360_7),
    .I0(w_ic_vram_address[10]),
    .I1(n360_8),
    .I2(w_screen_mode_vram_address[10]),
    .I3(n354_8) 
);
defparam n360_s4.INIT=16'hF0EE;
  LUT4 n361_s4 (
    .F(n361_7),
    .I0(w_ic_vram_address[9]),
    .I1(n361_8),
    .I2(w_screen_mode_vram_address[9]),
    .I3(n354_8) 
);
defparam n361_s4.INIT=16'hF0EE;
  LUT4 n362_s4 (
    .F(n362_7),
    .I0(w_ic_vram_address[8]),
    .I1(n362_8),
    .I2(w_screen_mode_vram_address[8]),
    .I3(n354_8) 
);
defparam n362_s4.INIT=16'hF0EE;
  LUT4 n363_s4 (
    .F(n363_7),
    .I0(w_ic_vram_address[7]),
    .I1(n363_8),
    .I2(w_screen_mode_vram_address[7]),
    .I3(n354_8) 
);
defparam n363_s4.INIT=16'hF0EE;
  LUT4 n364_s4 (
    .F(n364_7),
    .I0(w_ic_vram_address[6]),
    .I1(n364_8),
    .I2(w_screen_mode_vram_address[6]),
    .I3(n354_8) 
);
defparam n364_s4.INIT=16'hF0EE;
  LUT4 n365_s4 (
    .F(n365_7),
    .I0(w_ic_vram_address[5]),
    .I1(n365_8),
    .I2(w_screen_mode_vram_address[5]),
    .I3(n354_8) 
);
defparam n365_s4.INIT=16'hF0EE;
  LUT4 n366_s4 (
    .F(n366_7),
    .I0(w_ic_vram_address[4]),
    .I1(n366_8),
    .I2(w_screen_mode_vram_address[4]),
    .I3(n354_8) 
);
defparam n366_s4.INIT=16'hF0EE;
  LUT3 n367_s4 (
    .F(n367_7),
    .I0(n368_7),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n354_8) 
);
defparam n367_s4.INIT=8'hC5;
  LUT3 n368_s4 (
    .F(n368_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam n368_s4.INIT=8'h07;
  LUT4 n368_s5 (
    .F(n368_8),
    .I0(w_screen_mode_vram_address[2]),
    .I1(n369_8),
    .I2(w_vram_interleave),
    .I3(n354_8) 
);
defparam n368_s5.INIT=16'hFA03;
  LUT3 n369_s5 (
    .F(n369_8),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam n369_s5.INIT=8'h07;
  LUT4 n369_s6 (
    .F(n369_9),
    .I0(n127_3),
    .I1(w_vram_interleave),
    .I2(w_command_vram_address[2]),
    .I3(n185_5) 
);
defparam n369_s6.INIT=16'h00BF;
  LUT3 n369_s7 (
    .F(n369_10),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(w_vram_interleave) 
);
defparam n369_s7.INIT=8'h53;
  LUT4 n370_s4 (
    .F(n370_7),
    .I0(w_ic_vram_address[1]),
    .I1(w_ic_vram_address[0]),
    .I2(n354_8),
    .I3(w_vram_interleave) 
);
defparam n370_s4.INIT=16'hFA0C;
  LUT2 n355_s8 (
    .F(n355_11),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[15]) 
);
defparam n355_s8.INIT=4'h8;
  LUT2 n356_s5 (
    .F(n356_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[14]) 
);
defparam n356_s5.INIT=4'h8;
  LUT2 n357_s5 (
    .F(n357_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[13]) 
);
defparam n357_s5.INIT=4'h8;
  LUT2 n358_s5 (
    .F(n358_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[12]) 
);
defparam n358_s5.INIT=4'h8;
  LUT2 n359_s5 (
    .F(n359_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[11]) 
);
defparam n359_s5.INIT=4'h8;
  LUT2 n360_s5 (
    .F(n360_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[10]) 
);
defparam n360_s5.INIT=4'h8;
  LUT2 n361_s5 (
    .F(n361_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[9]) 
);
defparam n361_s5.INIT=4'h8;
  LUT2 n362_s5 (
    .F(n362_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[8]) 
);
defparam n362_s5.INIT=4'h8;
  LUT2 n363_s5 (
    .F(n363_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[7]) 
);
defparam n363_s5.INIT=4'h8;
  LUT2 n364_s5 (
    .F(n364_8),
    .I0(ff_vram_valid),
    .I1(ff_current_plane_num[4]) 
);
defparam n364_s5.INIT=4'h8;
  LUT2 n365_s5 (
    .F(n365_8),
    .I0(ff_vram_valid),
    .I1(ff_current_plane_num[3]) 
);
defparam n365_s5.INIT=4'h8;
  LUT2 n366_s5 (
    .F(n366_8),
    .I0(ff_vram_valid),
    .I1(ff_current_plane_num[2]) 
);
defparam n366_s5.INIT=4'h8;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_wdata_mask_3_6),
    .I1(n355_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0B00;
  LUT4 ff_vram_wdata_mask_3_s5 (
    .F(ff_vram_wdata_mask_3_9),
    .I0(w_command_vram_valid),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam ff_vram_wdata_mask_3_s5.INIT=16'h0200;
  LUT4 n371_s4 (
    .F(n371_10),
    .I0(n355_7),
    .I1(ff_vram_wdata_mask_3_6),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n371_s4.INIT=16'h0D00;
  LUT2 n371_s5 (
    .F(n371_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n371_s5.INIT=4'h4;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s5 (
    .Q(w_sdram_valid),
    .D(n371_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s5.INIT=1'b0;
  MUX2_LUT5 n190_s1 (
    .O(n190_4),
    .I0(w_command_vram_address_15_2),
    .I1(w_cpu_vram_address_15_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n191_s1 (
    .O(n191_4),
    .I0(w_command_vram_address_14_2),
    .I1(w_cpu_vram_address_14_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n192_s1 (
    .O(n192_4),
    .I0(w_command_vram_address_13_2),
    .I1(w_cpu_vram_address_13_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n193_s1 (
    .O(n193_4),
    .I0(w_command_vram_address_12_2),
    .I1(w_cpu_vram_address_12_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n194_s1 (
    .O(n194_4),
    .I0(w_command_vram_address_11_2),
    .I1(w_cpu_vram_address_11_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n195_s1 (
    .O(n195_4),
    .I0(w_command_vram_address_10_2),
    .I1(w_cpu_vram_address_10_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n196_s1 (
    .O(n196_4),
    .I0(w_command_vram_address_9_2),
    .I1(w_cpu_vram_address_9_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n197_s1 (
    .O(n197_4),
    .I0(w_command_vram_address_8_2),
    .I1(w_cpu_vram_address_8_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n198_s1 (
    .O(n198_4),
    .I0(w_command_vram_address_7_2),
    .I1(w_cpu_vram_address_7_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n199_s1 (
    .O(n199_4),
    .I0(w_command_vram_address_6_2),
    .I1(w_cpu_vram_address_6_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n200_s1 (
    .O(n200_4),
    .I0(w_command_vram_address_5_2),
    .I1(w_cpu_vram_address_5_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n201_s1 (
    .O(n201_4),
    .I0(w_command_vram_address_4_2),
    .I1(w_cpu_vram_address_4_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n202_s1 (
    .O(n202_4),
    .I0(w_command_vram_address_3_2),
    .I1(w_cpu_vram_address_3_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n203_s1 (
    .O(n203_4),
    .I0(w_command_vram_address_2_2),
    .I1(w_cpu_vram_address_2_2),
    .S0(n127_3) 
);
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  reg_color0_opaque,
  n1345_5,
  w_sprite_display_color_en,
  n1627_7,
  w_palette_valid,
  n438_7,
  n327_10,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_screen_mode,
  w_screen_mode_display_color,
  w_screen_pos_x_Z,
  w_sprite_display_color,
  reg_backdrop_color,
  w_4colors_mode,
  w_4colors_mode_5,
  n240_4,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input reg_color0_opaque;
input n1345_5;
input w_sprite_display_color_en;
input n1627_7;
input w_palette_valid;
input n438_7;
input n327_10;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [4:0] reg_screen_mode;
input [7:0] w_screen_mode_display_color;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_sprite_display_color;
input [3:0] reg_backdrop_color;
output w_4colors_mode;
output w_4colors_mode_5;
output n240_4;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n299_13;
wire n300_13;
wire n307_13;
wire n308_13;
wire n127_3;
wire n240_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n288_3;
wire n360_3;
wire n361_3;
wire n362_3;
wire n363_3;
wire n364_3;
wire n365_3;
wire n366_3;
wire n367_3;
wire ff_display_color_7_8;
wire n216_7;
wire w_palette_valid_30;
wire n197_5;
wire n196_5;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n288_4;
wire n367_4;
wire n197_6;
wire n197_7;
wire n197_8;
wire n197_9;
wire n196_6;
wire n196_7;
wire n195_6;
wire n195_7;
wire n194_6;
wire n197_10;
wire n197_11;
wire n196_8;
wire ff_display_color_7_11;
wire n195_10;
wire n168_4;
wire n169_4;
wire n172_4;
wire n173_4;
wire n22_8;
wire n202_6;
wire n201_6;
wire n200_6;
wire n199_7;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_r;
wire [2:0] w_display_g;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hF8;
  LUT3 n300_s8 (
    .F(n300_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n300_s8.INIT=8'hE6;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hF8;
  LUT3 n308_s8 (
    .F(n308_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n308_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT2 w_4colors_mode_s1 (
    .F(w_4colors_mode),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5) 
);
defparam w_4colors_mode_s1.INIT=4'h4;
  LUT4 n127_s0 (
    .F(n127_3),
    .I0(reg_color0_opaque),
    .I1(w_screen_mode_display_color[0]),
    .I2(n127_4),
    .I3(n127_5) 
);
defparam n127_s0.INIT=16'hEFFF;
  LUT2 n240_s0 (
    .F(n240_3),
    .I0(n1345_5),
    .I1(n240_4) 
);
defparam n240_s0.INIT=4'h8;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(n249_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[7]),
    .I3(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=16'h44F0;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(n256_5),
    .I1(ff_display_color[0]) 
);
defparam n256_s1.INIT=4'hE;
  LUT3 w_display_r_2_s0 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(n1345_5) 
);
defparam w_display_r_2_s0.INIT=8'hAC;
  LUT3 w_display_r_1_s0 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(n1345_5) 
);
defparam w_display_r_1_s0.INIT=8'hAC;
  LUT3 w_display_r_0_s0 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(n1345_5) 
);
defparam w_display_r_0_s0.INIT=8'hAC;
  LUT3 w_display_g_2_s0 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(n1345_5) 
);
defparam w_display_g_2_s0.INIT=8'hAC;
  LUT3 w_display_g_1_s0 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(n1345_5) 
);
defparam w_display_g_1_s0.INIT=8'hAC;
  LUT3 w_display_g_0_s0 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(n1345_5) 
);
defparam w_display_g_0_s0.INIT=8'hAC;
  LUT4 n288_s0 (
    .F(n288_3),
    .I0(n1627_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n288_4),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n288_s0.INIT=16'h7000;
  LUT3 n360_s0 (
    .F(n360_3),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[2]),
    .I2(n1345_5) 
);
defparam n360_s0.INIT=8'hAC;
  LUT3 n361_s0 (
    .F(n361_3),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(n1345_5) 
);
defparam n361_s0.INIT=8'hAC;
  LUT3 n362_s0 (
    .F(n362_3),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(n1345_5) 
);
defparam n362_s0.INIT=8'hCA;
  LUT3 n363_s0 (
    .F(n363_3),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[2]),
    .I2(n1345_5) 
);
defparam n363_s0.INIT=8'hAC;
  LUT3 n364_s0 (
    .F(n364_3),
    .I0(w_display_b16[1]),
    .I1(ff_display_color256[1]),
    .I2(n1345_5) 
);
defparam n364_s0.INIT=8'hCA;
  LUT3 n365_s0 (
    .F(n365_3),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[0]),
    .I2(n1345_5) 
);
defparam n365_s0.INIT=8'hCA;
  LUT4 n366_s0 (
    .F(n366_3),
    .I0(n1345_5),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n360_3) 
);
defparam n366_s0.INIT=16'hFF40;
  LUT3 n367_s0 (
    .F(n367_3),
    .I0(ff_display_color256[0]),
    .I1(n367_4),
    .I2(n1345_5) 
);
defparam n367_s0.INIT=8'hAC;
  LUT4 ff_display_color_7_s3 (
    .F(ff_display_color_7_8),
    .I0(n1627_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(ff_display_color_7_11),
    .I3(n1345_5) 
);
defparam ff_display_color_7_s3.INIT=16'hFF70;
  LUT4 n216_s2 (
    .F(n216_7),
    .I0(n1627_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n1345_5),
    .I3(ff_display_color_7_11) 
);
defparam n216_s2.INIT=16'h0700;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_30),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT4 n197_s1 (
    .F(n197_5),
    .I0(n197_6),
    .I1(n197_7),
    .I2(n197_8),
    .I3(n197_9) 
);
defparam n197_s1.INIT=16'h53CC;
  LUT4 n196_s1 (
    .F(n196_5),
    .I0(n196_6),
    .I1(n196_7),
    .I2(n197_8),
    .I3(n197_9) 
);
defparam n196_s1.INIT=16'h53CC;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(n195_6),
    .I1(w_screen_mode_display_color[2]),
    .I2(n195_7),
    .I3(n195_10) 
);
defparam n195_s1.INIT=16'h4F44;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(n195_6),
    .I1(w_screen_mode_display_color[3]),
    .I2(n194_6),
    .I3(n195_10) 
);
defparam n194_s1.INIT=16'h4F44;
  LUT4 w_4colors_mode_s2 (
    .F(w_4colors_mode_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam w_4colors_mode_s2.INIT=16'h0100;
  LUT3 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color[4]) 
);
defparam n127_s1.INIT=8'h01;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(w_screen_mode_display_color[3]),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color[6]),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT4 n240_s1 (
    .F(n240_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s1.INIT=16'h0100;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[0]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[2]) 
);
defparam n249_s1.INIT=8'h0E;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT2 n288_s1 (
    .F(n288_4),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n288_s1.INIT=4'h4;
  LUT3 n367_s1 (
    .F(n367_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_display_b16[0]) 
);
defparam n367_s1.INIT=8'hBC;
  LUT4 n197_s2 (
    .F(n197_6),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n438_7),
    .I3(w_4colors_mode) 
);
defparam n197_s2.INIT=16'h3533;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(n438_7),
    .I1(n197_9),
    .I2(n197_10),
    .I3(w_screen_mode_display_color[0]) 
);
defparam n197_s3.INIT=16'h73C0;
  LUT4 n197_s4 (
    .F(n197_8),
    .I0(reg_color0_opaque),
    .I1(w_sprite_display_color[0]),
    .I2(n197_11),
    .I3(w_sprite_display_color_en) 
);
defparam n197_s4.INIT=16'hEF00;
  LUT3 n197_s5 (
    .F(n197_9),
    .I0(n197_8),
    .I1(n1345_5),
    .I2(n327_10) 
);
defparam n197_s5.INIT=8'h0B;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n438_7),
    .I3(w_4colors_mode) 
);
defparam n196_s2.INIT=16'h3533;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(n438_7),
    .I1(n197_9),
    .I2(n196_8),
    .I3(w_screen_mode_display_color[1]) 
);
defparam n196_s3.INIT=16'h73C0;
  LUT4 n195_s2 (
    .F(n195_6),
    .I0(n438_7),
    .I1(w_4colors_mode),
    .I2(n197_8),
    .I3(n197_9) 
);
defparam n195_s2.INIT=16'hF400;
  LUT4 n195_s3 (
    .F(n195_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[2]),
    .I2(w_sprite_display_color[2]),
    .I3(n197_8) 
);
defparam n195_s3.INIT=16'h0FBB;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[3]),
    .I2(w_sprite_display_color[3]),
    .I3(n197_8) 
);
defparam n194_s2.INIT=16'h0FBB;
  LUT4 n197_s6 (
    .F(n197_10),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(n177_3),
    .I3(n438_7) 
);
defparam n197_s6.INIT=16'hBB0F;
  LUT3 n197_s7 (
    .F(n197_11),
    .I0(w_sprite_display_color[1]),
    .I1(w_sprite_display_color[2]),
    .I2(w_sprite_display_color[3]) 
);
defparam n197_s7.INIT=8'h01;
  LUT4 n196_s4 (
    .F(n196_8),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(n176_3),
    .I3(n438_7) 
);
defparam n196_s4.INIT=16'hBB0F;
  LUT3 ff_display_color_7_s5 (
    .F(ff_display_color_7_11),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam ff_display_color_7_s5.INIT=8'h01;
  LUT4 n195_s5 (
    .F(n195_10),
    .I0(w_4colors_mode),
    .I1(n197_8),
    .I2(n1345_5),
    .I3(n327_10) 
);
defparam n195_s5.INIT=16'h0045;
  LUT4 n176_s2 (
    .F(n168_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s2.INIT=16'hACAA;
  LUT4 n177_s2 (
    .F(n169_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s2.INIT=16'hACAA;
  LUT4 n176_s1 (
    .F(n172_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s1.INIT=16'hACAA;
  LUT4 n177_s1 (
    .F(n173_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s1.INIT=16'hACAA;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(n197_8),
    .I1(n438_7),
    .I2(n197_9),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n202_s2.INIT=16'h4F00;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(n197_8),
    .I1(n438_7),
    .I2(n197_9),
    .I3(w_screen_mode_display_color[5]) 
);
defparam n201_s2.INIT=16'h4F00;
  LUT4 n200_s2 (
    .F(n200_6),
    .I0(n197_8),
    .I1(n438_7),
    .I2(n197_9),
    .I3(w_screen_mode_display_color[6]) 
);
defparam n200_s2.INIT=16'h4F00;
  LUT4 n199_s3 (
    .F(n199_7),
    .I0(n197_8),
    .I1(n438_7),
    .I2(n197_9),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n199_s3.INIT=16'h4F00;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n288_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n299_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n300_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n307_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n308_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n360_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n361_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n362_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n363_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n364_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n365_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n367_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_7),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_4),
    .I1(n168_4),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_4),
    .I1(n169_4),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_30),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  n878_18,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input n878_18;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n8_7;
wire n7_7;
wire n6_7;
wire n5_5;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT3 n8_s3 (
    .F(n8_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]) 
);
defparam n8_s3.INIT=8'h78;
  LUT4 n7_s3 (
    .F(n7_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s3.INIT=16'h7F80;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n878_18) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n878_18),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_12980_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_12980_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_12980_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12980_DIAREG_G[22]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12980_DIAREG_G[21]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12980_DIAREG_G[20]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12980_DIAREG_G[19]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12980_DIAREG_G[18]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12980_DIAREG_G[17]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12980_DIAREG_G[16]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12980_DIAREG_G[15]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12980_DIAREG_G[14]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12980_DIAREG_G[13]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12980_DIAREG_G[12]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12980_DIAREG_G[11]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12980_DIAREG_G[10]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12980_DIAREG_G[9]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12980_DIAREG_G[8]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12980_DIAREG_G[7]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12980_DIAREG_G[6]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12980_DIAREG_G[5]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12980_DIAREG_G[4]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12980_DIAREG_G[3]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12980_DIAREG_G[2]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12980_DIAREG_G[1]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_12980_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12980_DIAREG_G[23]),
    .I2(ff_imem_12980_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_address_even[4]),
    .I3(n83) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[7]),
    .I1(n80),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_imem_n29_DOAL_G_0_17),
    .I1(ff_address_even[0]),
    .I2(n87),
    .I3(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h4100;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[8]),
    .I1(n79),
    .I2(ff_imem_n29_DOAL_G_0_19),
    .I3(ff_we_even) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9000;
  LUT2 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[5]),
    .I1(n82) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=4'h4;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_address_even[2]),
    .I3(n85) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(n82),
    .I1(ff_address_even[5]),
    .I2(ff_address_even[6]),
    .I3(n81) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'hB00B;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_REDUCAREG_G_s (
    .Q(ff_imem_12980_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_0_s (
    .Q(ff_imem_12980_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_1_s (
    .Q(ff_imem_12980_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_2_s (
    .Q(ff_imem_12980_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_3_s (
    .Q(ff_imem_12980_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_4_s (
    .Q(ff_imem_12980_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_5_s (
    .Q(ff_imem_12980_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_6_s (
    .Q(ff_imem_12980_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_7_s (
    .Q(ff_imem_12980_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_8_s (
    .Q(ff_imem_12980_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_9_s (
    .Q(ff_imem_12980_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_10_s (
    .Q(ff_imem_12980_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_11_s (
    .Q(ff_imem_12980_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_12_s (
    .Q(ff_imem_12980_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_13_s (
    .Q(ff_imem_12980_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_14_s (
    .Q(ff_imem_12980_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_15_s (
    .Q(ff_imem_12980_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_16_s (
    .Q(ff_imem_12980_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_17_s (
    .Q(ff_imem_12980_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_18_s (
    .Q(ff_imem_12980_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_19_s (
    .Q(ff_imem_12980_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_20_s (
    .Q(ff_imem_12980_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_21_s (
    .Q(ff_imem_12980_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_22_s (
    .Q(ff_imem_12980_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_12980_DIAREG_G_23_s (
    .Q(ff_imem_12980_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_12980_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_12980_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_13081_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12980_DIAREG_G[22]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12980_DIAREG_G[21]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12980_DIAREG_G[20]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12980_DIAREG_G[19]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12980_DIAREG_G[18]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12980_DIAREG_G[17]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12980_DIAREG_G[16]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12980_DIAREG_G[15]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12980_DIAREG_G[14]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12980_DIAREG_G[13]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12980_DIAREG_G[12]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12980_DIAREG_G[11]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12980_DIAREG_G[10]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12980_DIAREG_G[9]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12980_DIAREG_G[8]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12980_DIAREG_G[7]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12980_DIAREG_G[6]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12980_DIAREG_G[5]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12980_DIAREG_G[4]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12980_DIAREG_G[3]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12980_DIAREG_G[2]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12980_DIAREG_G[1]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_12980_DIAREG_G[0]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12980_DIAREG_G[23]),
    .I2(ff_imem_13081_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_address_odd[3]),
    .I3(n95) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_odd[4]),
    .I1(n94),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9000;
  LUT3 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=8'h90;
  LUT3 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[8]),
    .I1(n90),
    .I2(ff_we_odd) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(n93),
    .I1(ff_address_odd[5]),
    .I2(ff_address_odd[0]),
    .I3(n98) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13081_REDUCAREG_G_s (
    .Q(ff_imem_13081_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_12980_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_12980_DIAREG_G(ff_imem_12980_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_12980_DIAREG_G(ff_imem_12980_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  w_h_count_end_14,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  n103_7,
  ff_v_en_9,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input w_h_count_end_14;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output n103_7;
output ff_v_en_9;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_numerator_3_7;
wire ff_numerator_7_8;
wire ff_hs_6;
wire n219_8;
wire n218_7;
wire n217_7;
wire n216_7;
wire n215_7;
wire n165_7;
wire n164_7;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n62_7;
wire n75_10;
wire n75_11;
wire n103_8;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8;
wire n160_8;
wire n159_8;
wire n157_8;
wire n22_8;
wire n103_9;
wire ff_h_en_12;
wire ff_v_en_8;
wire ff_x_position_r_9_11;
wire ff_x_position_r_9_13;
wire n41_10;
wire n22_11;
wire ff_v_en;
wire ff_tap1_b_0_5;
wire ff_h_en;
wire ff_active;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[3]),
    .I1(n75_10),
    .I2(w_h_count_end_13),
    .I3(n75_11) 
);
defparam n75_s6.INIT=16'h4000;
  LUT3 n103_s3 (
    .F(n103_6),
    .I0(w_v_count[1]),
    .I1(n103_7),
    .I2(n103_8) 
);
defparam n103_s3.INIT=8'h80;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_h_count_end),
    .I3(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=16'h6000;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(w_h_count_end),
    .I2(n103_8) 
);
defparam ff_vs_s2.INIT=8'h40;
  LUT4 ff_x_position_r_9_s3 (
    .F(ff_numerator_3_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_13),
    .I3(ff_numerator_7_8) 
);
defparam ff_x_position_r_9_s3.INIT=16'hEF00;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_x_position_r_9_9) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT2 n219_s3 (
    .F(n219_8),
    .I0(ff_x_position_r[0]),
    .I1(ff_x_position_r_9_9) 
);
defparam n219_s3.INIT=4'h1;
  LUT3 n218_s2 (
    .F(n218_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[4]),
    .I2(n218_8) 
);
defparam n218_s2.INIT=8'h41;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT2 n216_s2 (
    .F(n216_7),
    .I0(n216_8),
    .I1(ff_x_position_r_9_9) 
);
defparam n216_s2.INIT=4'h1;
  LUT3 n215_s2 (
    .F(n215_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_13) 
);
defparam n215_s2.INIT=8'h14;
  LUT3 n165_s2 (
    .F(n165_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n165_s2.INIT=8'h14;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(ff_x_position_r_9_9),
    .I1(n163_8),
    .I2(ff_x_position_r[3]) 
);
defparam n163_s2.INIT=8'h14;
  LUT3 n162_s2 (
    .F(n162_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n162_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(ff_x_position_r_9_9),
    .I1(n160_8),
    .I2(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=8'h14;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[7]),
    .I2(n159_8) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_8),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT3 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r_9_9),
    .I1(n157_8),
    .I2(ff_x_position_r[9]) 
);
defparam n157_s2.INIT=8'h14;
  LUT3 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(ff_v_en_7) 
);
defparam n62_s2.INIT=8'hBF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n75_s7.INIT=16'h1000;
  LUT4 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam n75_s8.INIT=16'h0100;
  LUT3 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]) 
);
defparam n103_s4.INIT=8'h10;
  LUT4 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n103_9),
    .I3(w_v_count[0]) 
);
defparam n103_s5.INIT=16'h1000;
  LUT4 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(ff_h_en_12),
    .I3(w_h_count[8]) 
);
defparam ff_h_en_s4.INIT=16'h1000;
  LUT3 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_11) 
);
defparam ff_h_en_s5.INIT=8'h80;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_14) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(ff_v_en_8),
    .I3(ff_v_en_9) 
);
defparam ff_v_en_s3.INIT=16'h1000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT4 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_11),
    .I3(n22_8) 
);
defparam ff_x_position_r_9_s4.INIT=16'h8000;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(ff_x_position_r_9_11) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT3 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n163_s3.INIT=8'h80;
  LUT4 n162_s3 (
    .F(n162_8),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT3 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n160_s3.INIT=8'h80;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[5]),
    .I2(ff_x_position_r[4]),
    .I3(n162_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT3 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_8) 
);
defparam n157_s3.INIT=8'h80;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_h_count_end_14) 
);
defparam n22_s3.INIT=16'h4000;
  LUT3 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(w_v_count[9]) 
);
defparam n103_s6.INIT=8'h01;
  LUT3 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[9]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=8'h10;
  LUT2 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[8]) 
);
defparam ff_v_en_s4.INIT=4'h1;
  LUT4 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[4]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[3]) 
);
defparam ff_v_en_s5.INIT=16'h0100;
  LUT2 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_11),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam ff_x_position_r_9_s6.INIT=4'h8;
  LUT4 ff_x_position_r_9_s7 (
    .F(ff_x_position_r_9_13),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[6]) 
);
defparam ff_x_position_r_9_s7.INIT=16'h007F;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n41_s4 (
    .F(n41_10),
    .I0(ff_h_en_10),
    .I1(ff_h_en),
    .I2(ff_h_en_9),
    .I3(ff_h_en_11) 
);
defparam n41_s4.INIT=16'h0ECC;
  LUT4 n22_s5 (
    .F(n22_11),
    .I0(ff_active),
    .I1(ff_x_position_r_9_9),
    .I2(ff_h_en_9),
    .I3(n22_8) 
);
defparam n22_s5.INIT=16'h0EEE;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_8),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_h_en_s8 (
    .Q(ff_h_en),
    .D(n41_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s8.INIT=1'b0;
  DFFC ff_active_s5 (
    .Q(ff_active),
    .D(n22_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_active_s5.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire n1635_4;
wire n1645_4;
wire n1669_4;
wire n959_37;
wire n965_45;
wire n1050_20;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire w_vram_interleave;
wire n1345_5;
wire ff_next_vram4_3_8;
wire n1627_7;
wire w_sprite_mode2_4;
wire ff_vram_valid;
wire n327_10;
wire n438_7;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_7;
wire n878_18;
wire w_status_command_enable;
wire n1774_25;
wire n1798_27;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n127_3;
wire n602_3;
wire n355_7;
wire w_4colors_mode;
wire w_4colors_mode_5;
wire n240_4;
wire n103_7;
wire ff_v_en_9;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_enable(w_status_command_enable),
    .n1177_7(n1177_7),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n127_3(n127_3),
    .ff_v_active_8(ff_v_active_8),
    .w_sprite_collision(w_sprite_collision),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1635_4(n1635_4),
    .n1645_4(n1645_4),
    .n1669_4(n1669_4),
    .n959_37(n959_37),
    .n965_45(n965_45),
    .n1050_20(n1050_20),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer_0(ff_status_register_pointer[0]),
    .ff_status_register_pointer_3(ff_status_register_pointer[3]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_v_en_9(ff_v_en_9),
    .n103_7(n103_7),
    .reg_interlace_mode(reg_interlace_mode),
    .w_4colors_mode(w_4colors_mode),
    .reg_display_on(reg_display_on),
    .reg_left_mask(reg_left_mask),
    .w_4colors_mode_5(w_4colors_mode_5),
    .reg_scroll_planes(reg_scroll_planes),
    .n1798_27(n1798_27),
    .n1774_25(n1774_25),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n240_4(n240_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n959_37(n959_37),
    .n1050_20(n1050_20),
    .n965_45(n965_45),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer_0(ff_status_register_pointer[0]),
    .ff_status_register_pointer_3(ff_status_register_pointer[3]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .n1345_5(n1345_5),
    .ff_next_vram4_3_8(ff_next_vram4_3_8),
    .n1627_7(n1627_7),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n327_10(n327_10),
    .n438_7(n438_7),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .n878_18(n878_18),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1645_4(n1645_4),
    .n1635_4(n1635_4),
    .w_register_write(w_register_write),
    .n1669_4(n1669_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1345_5(n1345_5),
    .w_vram_interleave(w_vram_interleave),
    .w_4colors_mode_5(w_4colors_mode_5),
    .ff_next_vram4_3_8(ff_next_vram4_3_8),
    .w_4colors_mode(w_4colors_mode),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n355_7(n355_7),
    .w_pulse1(w_pulse1),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n602_3(n602_3),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_command_enable(w_status_command_enable),
    .n1774_25(n1774_25),
    .n1798_27(n1798_27),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .w_vram_interleave(w_vram_interleave),
    .w_pulse1(w_pulse1),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_sdr_ready(ff_sdr_ready),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .reg_sprite_disable(reg_sprite_disable),
    .n327_10(n327_10),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_command_vram_valid(w_command_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n127_3(n127_3),
    .n602_3(n602_3),
    .n355_7(n355_7),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_color0_opaque(reg_color0_opaque),
    .n1345_5(n1345_5),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n1627_7(n1627_7),
    .w_palette_valid(w_palette_valid),
    .n438_7(n438_7),
    .n327_10(n327_10),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_4colors_mode(w_4colors_mode),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n240_4(n240_4),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .n878_18(n878_18),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .n103_7(n103_7),
    .ff_v_en_9(ff_v_en_9),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
hTXL+iMQHKQ3JKHxAJYgdtlXFgUIVtrRPgeNAcjXVfZGfaCAa80aDSgPLlAYR3dnsd14ZFOpDLle
0NkWSxdWPwi1KdrlACaCbWBpr4cDeQOWIXZ3Bges4uRDogh8XdY84vrui8O1DMeQpOMGG+K8kwqM
7Prd8p7XzY3V2PSZoKW5mvFSLFgO/bGliogmJzwj7WoAQohTxAG/2KQjWO3Au8RCDiqGJ4nTfMlW
6WqozVnFWJcFiOrYBlQXzxSBpwpCG+5919uqTh4fkbHtKp2Gnkv6bYhv+Y5Eb5V+ccgXbwtojcfF
mwITMfNB296f9RKJSJtbcZ5x5oVklJIEtemdZQ==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
ioY4pIlN1i0IxsxlTmq/L0XUnGBpQ9eo7VdVBkGGr4WnQ0r6li5X9/lVfuruELrI/vCrtRcyT2j2
pVRYV5BYVpJvXQrQ0tJUhAkOK59fzM5XvBvv02zu0X5hfY7HYjWnOVMgyMMzpr/j17GtfeQ/Goxc
nbFfzQ6x/IyzePzjxRJs/gLqhIAfToPMYwLCE3oZh7XCnXnFfEzaVdzcJZR9detw+jNKWG/fKlki
HloyJqGeeb82VFaoT3rAdSqpulJW8ufT6xliMZ6526LdqJMWpjMylHpsUsHTRnpKm3xLMDs+r+ML
m0DIJG+VK4usY8+Be/nfPW2IklsVWjw8cK6wh/8Due7z32qovTYokdjDQS+LExZ8vIIm7Zdp2eFv
LwBZ7b8nvKbccpUhJirz6JG2uJUV+Tpv9pHUjnWmG/Hl03QMo5n59WqS5SrQAael8ARTLsJKetQm
EPgq46QwGiHrsqgmQEOlXfJ8dEw5Ti+e8bE6oKjyed+01OwImr9RSQ7xP1TWKFHSyoNa5pPBW98F
kub9C58+iRwBuC4eZVK6yPPJ1zXUuuUVYyzsWj1SyEIGtsRGUFJtkAI3H64ITeuXij2DXGede9WG
cad0MWfcUJnhCIAnkvrDh6xCQjfheToe2zQbGZ9zv9lP+L9/iIqUCOnL6eB00xINDuUepzwv3dBH
w8DcspEUsxojXOmhwFB8QNyJ/p3x29ErdOErogOICMgnGxOCAjqz3WMcLvVaslMa/CGBE/K0kX/o
FBApRKHc2BRd8zTBbiWXT0baLU75p3lvZug1iWwYfP5hujrYR97J3zAFu0k76HHyEWI4vHIk+GDi
02Ef0vL/X93waMup1TR2PP6jQm0DpmYmpN+MHzDKQg+iW1cFNDc9vcpyTrE5z/Fu7/+iBMjl9xn2
V/zJRS0EI/boX4SXHDs8hA/+fShUNwg1p0s7EEXN4ZGyL8Bo5DVRfa1Cb0MMJHL+JtSn5fCuwpi3
SCv/z1hejV5azscYUIQkWpy+tU+KFWes3FzV2VDf3OljAdwXzBtYbH37iV3tKIZH+7wNhnrmncji
la9YSf+6U8qkyoF+tBpr6RVjClZe6XkyX8G/DbwdgpNiVJp6THU8TzCCyqqz/FYWCb06q5BYLsEi
RpZDTjLksZ1i/lzutjs+q622TkVwSlQUBokhIcgX0QiFow9edK7Y48T1cqcujvuqtnae6gHYSXoa
Ag3ht1oDmoQWhpajZqOEu0YXuFNuPWuSBRsxisiBSaLm50Dtp8Hkge6BKphoOFiS4XJX2kMHuFBv
XL+BPvvar3h3dBFw3WC2K0UOw+lNIzILdJMwwjiegYLy5DtdulxTv3eIvrtr4CBL5WuQBOQ9cFAL
VYpFRiyv9bqWEKiyeIul4VpnhekHGjMgjOVcfKpTe6eWx7w+4783jkIQXxWWywzUMymrmnX8H0Ui
X2sMIgGGBwqampehli6SnRe02k5sgFYfn4IbUYKrQiJtWRLKYUE4JP5BxCi/+WGOuMmhBp7+1gn3
dV86KROrCPHsmvdOuemn/XDH/hgULsdZJXoohqOQYWUM9b0m/yoxNQTCsCdNcuqR7dfFqnUw9+Hp
KPyMja/vAQlF8hWYCjtuISyVlZwCQBka6GOOisNs9E6+Bb4mEmTuHMtt1DVWcp2n8D+dukHrwFdr
0LJF+xwHOtzjHVOqIc4s21zO+VqK7o7/GrH++AvN3kCwkO/EmXxBjYdYWooopgZsCR330AyxiTGW
8bK+IDGH6tWTNjO63CrEBU5uhMnO4GQocQvxNYr0Y0YS53qc0VPIE1S5aEfRexrCSfmCzQBqvBc/
lG7ckQ0rHETokvqT2WUKQZ0Cc8UyxeRhXJKki91inVgP4TarM+vizFeWzwKEkP/Mxe90T1s/iaK8
61SKkCMQvjX422QLQ4QNJ1MYhpkl7uys2KpuZj7bmZuUJVGWZ5qw7JbuhwvuxU4/8x+B87QFw2Tn
SNCjESMsDUp8amrEKe+NZVEiE3SOMYy1BoN7ZM+IUrx1YAhqnBSyRK3QyVR0f0MCZ02EkRbPFEl3
6Fo4eY8EsSQOF3p499/m9cI6Mdt13uRI1ky5eBcwIcKcTTfrv3KbnYpLVajA8LLXPE2gflbk61Ac
QjNqzWkdq3/ICqLdTqd7c9NDXgNZ1AyfJXhAi5tFtHR1M7M2F0auYMaQ2Ks4vyJhoC1F2XGCQZad
I0gGxhm/8M+sjs4j0QpkJLrONn/v7Rv7FcTXmRNkWGIv0EpdLmeSapT//sNAmhXCITGdys5NarG3
/avanJsHNZHoJq7wXwe9bVq8oow86F7qOI4na5EVPu/H5JEhlXCJzS7XuyRKxIpsycZ3DhpxvLf+
tD7sqtpAMnUKERw3Fw+fERzw3Qu+6tIAth7B50Ll+bXvAwFoAVaHZrXlbTBGYBvp/em4BUexAG73
BJdFxDUsvJVC1G4/SOl7ea8tpBrw4bzrvA6Jv5ujQokkmWtoFXLVzthWkT+rQdqwnwSFDT+NKkiE
gMVg23CoiJkwpg0NNvQ2/GhW3/Y99XKvqR6W3qLeujosK5ecvEI5IweqT2vKUy9dnKcYaF7LBZL+
wbCJi9f+8NeEngeht+Hi832Z0JqZO7GxVOyTAUXELXDY5Jxt/Y1pLKhb47XSdLptZ3IMBXXPOY4b
xDNXJiRA+0BNjnWEcJbnvC593yQq3mGOAnNDOdKC1ZAG+xlrMq9m6659YzeOHPr5ta+eRyeetqC7
vJCe9pQJg6QcwNLbTlaMn2yUisOZVkdMKhttnYZ6EFACbJ8u4vpy5ki1JL2hiqm3r7hNIMDMXhbB
t1AOUhgUVB1l9OagDE6ZU+vbtK2UfW/+5wUr29kPzXBGXfN9/p/hKQGQQHsSJ/99WNdFL/bpLiXT
bNp4/90DwXQVQMCF719f9VmgHgBeU7HfegJ4a3g0G07ovaM+N039cveZD4GYdM3hJoo4sZbD7XB7
mNovKux+kv9jfvdrIWbyhfKY992qVflIOP/f3MW3NuZ91nNbSGkHArmbelNygtKzfdli04zeYGNZ
pHr//bhk7QjBRYIsjXCRpsy3h1wQxR/YGIjii914WptjisRWVu64wNEEGamwCTpW8p95q0A1Yc9J
7XJ2ZY9Q5q7eDeHb/XBdGjnTRDupLnYXRuNEkxD+Bj1wBVLcovtxBaAjXqg7kHifqeWKIbm0IzUh
8EzUFHSzCqqzi0AF2xZCrFjpaocldwu1CyiIW3gd2KPQdzj33tAL8Kw2PnbwBoFGRKxIkTiQ4nLp
DSJZ2QRemxK0H+M8yeBovq4iUs5Rmr0OVBD/Xr8ankFNsIGwy1PTtftoA2vganuKM9ZFRd2aZhgZ
i6E7WuNEV7l0Ha0LH/rQ95BKQnSJpHvyfNmDDyAl2JKlKu80Vb104vDyg//pJUmTCdtxCU+dI70Z
/q2MKsxxYSlnmOq0HZ/Px+UdhtjjuF7d2HjR7AOANq1kqmoCbkyZcSVW2FD2CTMHG/4WMHj0RnhM
xEC629KYUC8zz2tVVK0BTHD/fW8g05WMOuon1Y2beElAx9Y4vZfxxjw1z1zYVudWASgeUPRFZ3HE
e5uPMCItLIYTiT0qbEDUFp/RKx/Fs8fF5ivCc1tRcZOFMG2t4VIkbfp1fjvZb5wUeI3GtTZBfouW
d9V4YU2hL74g005CxKdFQYNHdkaHieQMz+UVxFz8bX5n5mDu2U9kBHQEMSebqzrs48wMC0rm8tFl
zDAC1yqKTHnCP8/FV40glL2E0rSfYwe1ZMVJEvSC4R4R8Z14R3RbzMExfZ7yUr6jifZwzNInF9sG
TXFQ6ShfLkOyG8HO6HV13vwjl2e6KJx9+KCXL035CVNsDwPkcFRvu6MCOsjjZc4sJNXdSB2z65HX
+jDEctXS1B73D9GW6VI5dQ7SkkDkJ3X5wKaSrD4D3HTBMWKsDLgzqECWnJ51LHV523zfTDUV6EYY
0Nft2VVU/2WPSPrhC5+VZTIZhw8MVrvL098pMXaQF9V7b7SijQFDx1sY0OBtwLikSOFkT/R4Ycui
BVW5acE2Zwgf49L32HDlq8BGBuBjeCCVLCAqPHygN0js6F07Mygc/8OUEcVxmbmVRJDNphq+uoez
cdtPcHPBMpXcPnUP3HTFNrs8MG0VrqQgWaqA++i3Kikf9lHAToV2BWSdQNnVukAPi7sQqqyNtPO3
e8/lr/T9yD1VtZFZYWbcJ+0k7ZEaegdPIeZAMW9GrmIWrTWZFIUTRUFJ/gGVob+/y9gy439PVe23
ccWk28hUfcDH1j9cvyX8qHiVLwDh3vifuA6S2NHLPol/AuhXiltMnbJKFgY3anQq8b89TKkxJpXe
Bmz+Jek6vBsX/VxFHdPnwXzgCXKo9/lhn1EOUJv5zp2vVWqQ3urFiRvicfvYVgs6MDILhmjY7Kbq
sGd4Xy9xM0nN3wdGvyonmE5NYLAOzjuk3CdLVfa+Iqg5gllRwLi2nOzUPl10ISkPr2L66O41hI18
zWkxf1lgu0CBKCcaj0P+ZRPhyGP20vAz+HbzJb2v5nfglEfUahWRbCd31A81Z/fUfGm1KhDvdhtf
wkua4OeiswXItHEkuiOx3hzqF+3TYSyofzE0ZRoMUZFU3NUA//gjsOnrI8XvF1Elsyf7EpHvkvyG
x6e/tmwRWmKON0ydq/fBRMgN7nVTTL0kEt7516PNjhQx6wvIiADUxHz/fa3XWV+SMwPgi9SNL1Kp
zkAr+yhUFqHA6wqmnUDGHY49C+cTSX4nVG9Hk2Pkh81yiCoy9pa8F56DQ7OrQF7vCsN2lKgbxHLs
j8tSF1QMdJBZf+L59wtQtaaG3d6jAbuc4nBl1KOV8d/hoX5Ky1GDMIYCTHxDngNaFYM7hG98sm+8
KyQ1Pb9pf88NEQYhEiVVKEZDQgjpNgzdfkuPk21LcACctIUlfbRANWqUtLXhlQMFfMqRGo9mcEtG
DW4FP53b99tYjm6z5IgEq4MU06MJwmFf2xwE3Ptk85teczFHsCLoqa/4CTPBuLP8gOixV8wYVKjm
QUw0C0zruAuXKqqsUzne8mfE1peKHMjHmK2zq64s8/P93t3mpL5lyBIVp8nOnzKFd/0nK9Rud013
EnymjIQetozwEInA/zr6M+Wi2riCzizgoeKYAz8WISWOCQlFyJwVWb9Wi1I6Ym00Jq6loCNDihMS
N62kmsWY9UI/76/m0te4IGkDzxCumxAm5l+Q3OV4/IuYuywLJxgiFRjG7W7OWv7Crd8A1vHPAWrw
t3p74Xxus6AhH+Jng8+g8MFpUk84UC6VfkqddLhQHUncCUKsphmTfOnzpWagHZFMzp3wpO3hIoaC
qda9v1v831kaBTGjGXFB4tHMwLvX+XhJgsmf6A4A1Esvb0Ix4EZBEoHSerutoaAeGvT9NVcpIxlc
0GAvdj8UsorE68zCZTJQPxvT0N9tww3MwTnhM+htlmqPZIBupIjT0dDRkxWJnmh7rqk/UDMOy36b
aJO2etrSYn5Waotfhj1jyaxo77nkxnIa8hOYfG38nikQhCUthpLKScuh3sITDpZaka7TUtJw0/Oc
34m4NLHulpDhwHNaBBIQErJhKpuCjkzuvKcD1TqAD02QA9CkMU5mAw3NnnU+Iz7OsekCGMgLaIM3
VL89+NjX6cDWkQI3vf2+m9yh1G8TM0qmZI0BaC13Z/OWvRFTWhRZsixNgGbmnTHhk8Gz5Nomtoqb
kiDh3iUKCNZaB/JGoZg5KfAeVAScah7JwouohFWy4t2EKr1zcMq3Z7Ffew7RyvCRWSeXjmw82f8F
XIAkpO0X4/ihLSm/Jouq1kty9sKACx3G5dVjY3MIwoUJ5RZs9lF9EXDcUrjg8vb/7hSzKMnk7GM9
QATfxrUACdHDR85vxmi8RjUBvPXaRlbM4uiNuXIjrxPb4125TFCQMPZdZcF7KZrTekdwNj0lmjYV
oozeTjFL1WksDNEHXTgO4tLV+rmm1svkk8Y5J7s9FLXi/2M7ZUC+LfVAS2bYULI9FJjbkOus2OU1
zdWdSRb7/Vacoei7eYzn4CYuock6tOiISJIwKakZqLY7RieU7Tvh93cQ5p9ykgoB1nVRQwg0MrNl
M0nRV2/G++NB3j0tWk1dvCQ5JXDUbgdJ2wG3VQo3kX8Pll9i+w6Q9upPGnyDBiM3zhlRn/D/Y0ZQ
547g4eQmmMHrea24HkKwWrPN/1trVoyKLYVNzZPjmBvwVTPsenlYWjPf0gcnNmjzzLXE7HXOE5gW
NI6zCYNYQdSfaRIVZTawDLKG+MvtVgBgxWeLeDmQ0fIIe7hzsctOGHUKsga6IPpPCBTs34faJ1OO
aqkYCDCXDR/pigGcW6VjhK6qI2BYjLf2tN7Uc+pkflgMriid1ewxTZPeXniSvt7TmR2AOP0YfOWd
pIIYR29j+nx6LW39qb/eL5MfLl0PtSTFGam8hoDQycjmx1g92zDSXdu2gi+AAE5wUa6dQMaZ+3W5
4jAmW/uOprJ2xyf/8Ftv9kgh17NCmhuogOS312fyiXZRbokxrG9MyzwoV72QxvY+u1jDK29Hq9e+
olv7Fsk5STKm0ukHgIem3vj6uxqjMKNJnyWBdLMbky2t4pSPx+kpEGB7tQeHEEl8w1Bk5nP7Z1Kb
B2QL28SmUNhHbYQIL6kcKwWcBNQM8wSLg/HFEq/RG3+JrNfDnMGWcsSIsF0MKic7pqC/glccLn2T
pG4qQvFvqm29/iXZ5Hu59HuS2P/cbcXY+3Uc7WYKqoDV+o10UbcTsL0XVdxy8kcZOMyEOGYZyWwx
7D/1euhqvhTTlreAIXyZMvenKlbsZYdVB/vSMlUdaYyKbgJecv7sHK5EwgQiIhfy7PZUEm9Pgddh
Bz3C271I5tYmWdg4+mm+IGdkkzuLZyaIxqMOTghRy+SNeuAo7fB02W1jLKMoqGH3/ruL0tL6lTuU
U0sZe/rVVrR2n4eJh92VTRt1mt9hHyGzyrBK3/vI2Te1eseNGVa6O8SDsPGoODI941J4bS0tGUvn
WRxE92A+PCzSVRI3IXqzLdXD6m/XTSZwqh19CbDP7wVupoB0pa11cCxIY/GD1Qh4Y+IE1PeQAPnZ
QMCy/wAXNmOXH0ZxtigTQZw6lS9bJEcSTyz5Pb5FNoNg0pEEOx1WKU5OsnjGU6GZng2qRpR5GVdo
DsxnQ9ZiHKqaDhNWqEBYn2HSK8y6bfUj4pkvtw4ddA4sD+JxzkGDKDhmXQsDMQV1t8lBCn1yJWO9
LKo7uTbRBj+dLiB9hQImz5du3s0ZRNq9cwPyDL3FWncZC493PiNh4A4HEmSPPlu7di7imTJQwyGx
0LqYP9vH7eI9GhXortQ6KbtcoOUmq7g7Yw8CuOtVna+tZ5WJJ0YMu+TKahRTUcP7BUx2ffg8U/vR
TA0DhJ+Ms0F2xcMXONiaFtI+JafuO6JNq+oiAYQCfiiG3vKHgmmKeklC82cPSfd+I7jRONNhyhsQ
ldMWDfnGnOkaUP/Bi79mp/aY0hvkopq+Noqv4K18Qb9D1bawRewnMt1ooqplLisNcT89muHFrTUL
DtQzWgbnDA789J6CKeFWROVgauuv2ejYFzdHg45MSlnxlUIWkOKL1wHlFlHtQaQTjcctGJiCD0Le
Ez0e8k9na2XSt2GMcZtrCvgY6hbev4XHcZmk84xqCJaBnENkSM9RN2f63hmRkbXG8j/D7kuZnEon
U3bo05Ki2DxZN91J4Gqr4Wtzkq5B/k36NLIK1SnI5548LvxzKYa4qtxptLJqpJ0lpKFJuKrJ38PL
SPRptcFNqJz9S1gnncZOpLwavapXXwZ58jSLRaVdLkGcpJpNfZaVI4bhwOMjN90x9Ztmbr64EJ2b
kCsNtoIQVvVcXUBOnKjhG6QAHf504mzahV6Bf1+CARfWWPeFm+x7bwFexYe1y6tLGS1wAk/4gWY2
HX7GCv1sakjLdN2e33bzntdc11EJxsDOIEMGRw/u4dTu+gRFYnEkSZQSNIOm3RWjrkUalS/aBJ1W
fX0t2e+ULzFo+Zb82COCMh/b1qZgpNdaAUJC2Yz0IeNdoYWfmAO6SJM8kMpjeT42C8nB7MdBG4i3
VSf0dhMML3jGdubPD24zGSqTB+uH6XiKgsZWdq3IEB0ETv+33EBB8iWB99W07wvAa/C1Gv9CqjNm
mESJIgP5yvczt8TPDLvqJwuEW1klZ3lQ/Nzi1W3YvkpsPpagAvM9fkbkjkY+F5jc791CLHfintCe
ItdTKvCcwXiVsN2xaSU6CXutPZ9PsiP3dFEsvU3PY96puzKVAt8b8R71PlCBt5Erius7ifRSKxs8
EcaDh1NlEWik5UrfNn5+qtqSYb1yOwW5135rl0QqvdIHjq2oYZ+IB+IHBlOo0Tx/VWvhCBzCVcdn
djUwli9VhVb6KCJgxNH7IEyFHx60MsJ++5nPbZIWh6GK+2Y0OvSSPJMglOqMikoGiPrUoKF6DEfK
jX5RC3TCadGbnPbG9T3KUXcv/ZSNQQ7Scxjfy7JRs7OnS0lCU1lymBYovDgPgoHLYjo2tvrbt9IA
Xi57QexXva9k715s++Rm3wrnz/EtdA8mm66CVbPLINxNFvaHyliKBwBHP+v6wVdB5VC7EmfhvwIf
PPsFPnyvUzloaRFbsY1H6TqUIZv8q42vrq31yr6kwwpzXzwJZVCNL6p1Nk4AgCNnk+emY7bwh1n2
yDbgblxTXAjNjKlgGG1+Ck9NTr+HmN0+bzAXj4Q8OPiZyDm158PB8c8c03Nz5fOHu3793xsIrRl7
OO1A9J8+xvEMYxMxHZvIUIubier4Y17dkSMT7+VDSEx5FpI0558YJJgeRb2s6ZFNzis95p43gYDC
PyOFI6QjEhAY9t6gmReO7xxm9ZOK65fXn3EPAB9/uDvZ63JejbJFH2gXrLxgz4nvMPDddNRPo6AY
fyzO+ClRCPU2/sZ6Nus1Cs4/3SA9dnlMHCGtttPpoDFMh3U6YOb7rz/2WfdkJzhiqQA/6BbLNjaO
TG+ETW4iOTUgawlc0E28List+2FbcPsXEz0iOoFOiDsZ/RQLxGQ3PD9M9s8/KdaGOOrJhaWxLKoZ
HZunzEzWSNXN+d+Z4kSD++YPwUI8JjYNZ9G3YVKELPjT6+fmyq+iJylN4wZTnvTV6xxYKZRvFHQb
4lZ0FBqhs5r2y4UoPqAzsolIhTvpCVgNXeUYw0ZkYEELasx8/8UdYA0luxIIvO1T9YVgXtBwqLx9
4qkvrS3+ESZ8H2YtJruCh4LMxNZ0AhrhDfr+p5mzmre9KyrkDWvEOYDPGrhw4wqT9IfIemerv8BG
L7u79Nemig9xsUhRBahoF5aI4yr2rUsAEUB0xwS9/WiASLDVBbDJyrKIEJT4x7j8JFvx/Wvhc4Ew
t9r8QhKpugh9wpaorywlUW3LFe+AIzCPDcXkdDjZggGdaxSZHCUZjRjAk6PscW8GBae1RccwScV2
ReiG4AcNwLCIv0cJf1lLr9g6hdWF0OeR3fZAYwhozbVxh+jFuDwlui+tR21pWF8MS1AkpGbSmrTG
XcrE6fzu6egJl+cFk0dfL9XSqUMs8HyOl/k78V7wke3EynaBcUgEp36tYIvIzb11EUVb8+bCrcqn
P7+xSgIh3e3S1Z5eRc4NMBjTHnc+tlNn5LkhSL811bEA1qiTu1o7pe7+hQuM1YLLdIeNvgrtoO5/
aWGVTuZFD4TDuLzTRBfGImvp/w4KFdSjBzpxGoREt/ekM4Keqm7c8BJ6hFX5AsPD1FzEHQcJ8Loz
LUcRJubvflcAHAbQtt1t98UMJaKYk9TxARKkVOQEoxjkkyM3GvMZ47eg7u/e/FcnoZp6ptAZFKYs
RCU49dZgoRm6Xevt+T0g6pYyl4qt3ROAn2JCd3x9GM2uy/0l9QCG/dskk+li/geU1fbA1pRc+4xO
gTrdqiXaJzYLUzg7q85OnitXzsSFPcvpkk+xlqsnQBAynLkMiEk0nzrZx+TAGQ2NxFLje2daIu0L
38am1RDRL4uVv8dYQjoodcWe+tzHQ/H9tl5Y5IdqD1Wz34ayzQHRw/ZDenGZGuptSkDr7uuzcfzm
PG3Uk0zsO3mRgLwBzWm3WIzWH+EcHSHN05KOOQTH6lT5GiPZK4OVDRCSRdm3pypQWZHRiWOznPH0
/Hb7FUf3+AS5x7R6FmAxyOA8/O2P2LGkLlxiZKva976aPoKOaVPOw6XdyZdwBd81/QsHC750jLCH
ydYCP4vEMJJhsQ7S7ylODVB7CaNZiGei39bYDrsKQcdq4WSa/diogm5e3ipNqVBvqsWocCFEM/QA
CrpnRZD5TnpzIasMgpXuLsrdoe5VMtDIc+oW0O9UQ3Lp7ih/ps0UthF/ihOsSvu9PqDVSfqWAnfF
g6zOk817SG7Ccil6oI1Po+c3PYawgS+AI/yHNZ4JfNeoP3hWQXqFE0igz3ieSQ9Z5Ip01iphdJwF
bkZqZM/i5MMKxwq+TSybdGuVQEa9Rr3xThps55Xv2WTOXeHxT08ADXtvbdB7zlZ89BqeICHGM1vh
fh/z1YU9QQQOd2e6Bbe27a/q5dBcYueInNevzgXddH9F7hg0llZBSJ5aSPyfDaLiRpJG3WA3XhEY
nfB7cYvC0g3IZSE+P3ydBopGH0NZV02R2hTkrXHss+VhtWKOQ/AEqv5ieb19j0+OW+dlarzcDGaE
8M7lMBiL4O4jDU1wgKklQEa1JLYC/hKTvi204mvcqJc6nu1Rac/ET/1clJ/ujJXdw87T20gGmnef
eaGT4ifsHggbeb7bdraPvo+YAiJkeGvNobB9udp+Tx0oKNvzQcQyBKx7MufkNUr62e1GmM9zS07i
XcmvPNFDPMdDg2e6Ie6uGphnqpTb1NrrGRQEx8Pb9tSC9+ft3m4xV6gcD1B66pDynmhnCLU2VclP
PLBNOluDfyHAOVkWont1zrQlzS5bIpPF+JXMfQxNUJm2FdX4ukhEs48V3lRVQrJYfUAXicvoj1gA
sJBFOGfN5rcEyVglAqWaRPQsdk5uRfmOCSsIMJ9IgRSSjlcL5YDM/oVqJfBfKJMjuWr0lf3qTFhO
4xuUCXD4ham8dofsRZikTtdCOeO8h0usqXHFlAaGhvhyLx+tY9hM1jgl8SMPYSJkdp8nTX9AujFw
WE26RVnjSKL/SzQTYxlYFOeTTLL1dv4oqydKampqRDAFLSfDuaeElipilj8TmB1LfcCKG8Oq2f9W
+3LqosJ9zLq2zJ882EEMWZnWCbFXHt8arO37fxkf0uyMPQbLvU5MHY2DP1n2q6+4c2Kn5KSG52Pd
I0VAUnARZHYLMdY21pyJHzLT82+WvtM07dAMljUUvGqvKodVI8LMPBPSJ4yScyYnghGjel+37aih
RFiYUvoHObg1+G0d1+f1WAVKaGjXTxi+ofxyB6dGywgoXuY48DZ2HdRetvjVOH4Oz9oLvUWrnmj+
je7M8pbFdogX8Vy6Qy0J4prF6obHl7+S0O6UVPsYDYPG3LHHQUSqMSL0HNlEgKDXIrNk1Pxaz7wj
nNXtSsro5aGZC+jSdvupFek/WuckTg1ATkYsGOszchfmUqtdab6V3ilWnx/OqppVxJTCuO7RqTac
7oq+juMvEINe4b4Wk1pvbUcv5NQlaA+W+KEMhVOqbgG9b6TVMw189qoWye4/mWI6YmNvAT1fMkMf
OLSkn7Xx812k3p4QSCyl/a05eDa4aAqiak2Ab4jlcQUSfXpmmPayKCyLm51hqCkOrbVGproc65Jo
8lyTlBQ4OBkicUG0N7lXcstr8XPoS4vQuTNR12f5P5+RKhSB5c7P/lvMItVfRfbuJNczzb1NW2Zf
UzjX4tt0tdOd/t74vAX9+yorF4FE22viEEa+fkePcRBlmGoU3zvIqmuyHV5Ad6kKW3hpyH8cVswd
jbOH55gVBGyEWI0DiECzUZoDwQXJoFsVocUFVyn2Ok+hDZZw/rjPtUEGCZytWhC22ipprSb5XiS4
aQDWk78csVNxX+p7m3gukijHYFtQPzv+8gjrIpMtgCtJzFhD6lX8O6oU8l22H+RW6CwSjYBvVt9N
9Dp41hZRHa1CmKtq6WI7qgtmKuC1cWmBU13oe2QGabC1p1mplms18QKQ4+sqtyaL69AbJ4yYw4Oj
CtHvh1rGXsEwRzR9ajgwCdf+lOstF7jSayhv3AB/6rEzXgKOuqg61X6oTFkG+HvkT0091ZyLFkwc
7kwFtFAkjFuXTtkxnsZKrHuw1yrU/dVoEa97mFsXma30i4mfCorLGG5Ic8b14y/XhWdf7mmLarSd
Zp8Nu1h2khm4+LfI6tmR+u4XqRLZa5r3lStTzVOENVP8qoq3P7+7i7plvR4nzxNP8BRLZVr29YxK
d/HeVExShvuSJwYQcxb7M28WB3zf5BQAR2JpSll49gDPVtVPAg253TaOlVJb5dOlBJIn4mc53fNs
CU33Xe4xMG693MRzH7Zj1PEdyQQQaZzaH9fqVIYfpF8FAzPIQoJ06sWmMAeXdGKQWt4qQZkLNd1c
X376+YNpTU3+Lp/wTsgl8mlJqTa6hfPptIfzz+7SJeMJkEnAkq8+j/NoQVD0lx/89+nDoj8EfMt+
CUt+WYPULT5NFioYAp0i/s1FMXqgls0TXyM/0FmLtCeLNjpFGfYxG7rpTwO1+Gq3IX4Pti/Zy7PU
affveeiYcoRiKMXWYIzTVucknsDcWHoG+m49Yn9jHSGHYnTVua0Cr1UCqsXiZ7y3UGw2Vo2iLwp7
AByBb7bPRojGNENdmZZvwgJQf+7ofNphed5dPlVuSdpUd9yr4VgU/fCMBaGR5HIkXGwIU97/wMLp
nKh56Odv82h15Lt5PJGGBZIy/mIbDGTjUoEaKO/h8qtC64UMh2+RNqXwW5Drazkhki2vmOtNCOyj
Jn/dTRT7O7vJ4+Q0fPe/GGJjxaDx1tMrK3dR0bffKMbig9/ZnY+iRe0TKltcIRDqTmY15tFiPyMf
t2eSUWmkD0FPsKV4S1NQwsBVsW7+V069lpZ/OfeOmMKEhHycAcUcXhlast+TfW9XFO4om77JQ8SQ
hMkNgoS1OibOTHJBNn3BXlcS1oSyDGbzYqjFHOXfIL0oNRTc2qE5LhPvmG+ALcClCVB3pMWtyZ66
8nMFKV8IJt+btWluQkNpbmFnmO9FHonN30n6CnvD6g1HkrLTsRXk6CknRxyOkNPWznBbK+WSkZX5
B8F/Rm07MuSi+qGPbjgtxWDI79/GZNP19Z7h8iBmhePprnix8ZxCr66MugFS0x4FgNTzpr/XNXdK
LccA0kAkhzLLq06lxGIH5F/po8eE1nIEKz0W7f3FJn3QwhAysUj5E6m0f1jEBDgZ2PBaEYtYXBPI
j2QLEoS794bRpuSw8Yy/91WYTPma5CP+fbeKcW8g8hItb2ebkZEpySWHQprHX1NIsoCLo9NT1tCN
nkP5SVeynNZnKspX3qykwQzoFtYw1KAVBCQkhncQFG1t9L+fNEINnUqnhcrcbHtYjHN0VNiEK7BX
TZquUVFw7ealogT+E0BhNkRZr9M0GjAADufeKm3wrp+xe9XMzI4TQ+DqkW8QQWyQ/k4W/2JGVbl9
8T8TMtsze91nQY9yO+CZNB7/PpWX0NuGLVAjxa8BJ4DX8BoFM4mWXz1E7gQlpiGVqmHAJFVK8fB1
AHFj9IBQErXxZ80SFIqR57boNHkkju2wscm5J5X93aBV+/QTbqIZhG7BmAAUJQI8cTM9dMAIJjap
TWFhY1yjwfP3CxfmTqDZoLJGTEowsPDrtS/o0XTo5bYe5DcmW5iAlyKCChq9PCDK1hf63FbEJKT6
IyT4yJXLv8iLUJyuYgGgufbYa/1oBv1Li7CkT/xdNRs52OjahBO6p9KBxY/NknAOxGBWorug+9A6
xiZFrgN3ndhL6a4aYONuQIdGY4patADCyNQ5YyX8L3OqCi/gDopBHgzEYWiZEx7+lGycg6wKuD83
tlNBiPBgQo1cagPvHf/tUBo6c0Nue1rW4Ov2Gdsxjhp9bXhQjf0N8NYVkz+YaZfMI60QyxaYKgSs
kKkLivXITuGtai/cFbQKzszNZE5whC32Z8HHKZ4ID/K90Nyc9famd77S43Au0BW59Ljn9pnHgmVL
vNRGb7c2ty0QXEQOPMAmcHKCc7CAtWpphxNguK+tuaSt+rpr8DggPojQH8pRa6Iks1VUFte1oGHi
peMvUdz1UVtTORrlZL7ejwMatppoMwEEUvcfQJt4feS//HILFiWVfKO59O+WM4OSmXeRchLTZbsg
YRuIwpn51euACXC8ICciXkX4xdp7faW6MjVZd8BMV7ymvLf5QviOYzZ6LZZhv3UdMDO7geFHPiw9
16aqxdSER51KY06J+4C83cmlOrTvzbZCPET4PLytfC8wyk4vFkGHVRw3FB/6VYDCzi1/HBsvbivN
kU8gzmaNQgb/hjWRYk6BRKW5T6ewGRnrmpmPpdP33HLi4g313J963rzVedzyvFcUKcfUSBOIaB18
DE0/g4lNgaLIeBqWzwvlundjX/0H/lESZlY91R7e4eF5M6v8EO73ZotQQ2JRqSuIMF5el1mZkEVn
6GDrZf6PmZ4zU0gQYPuV/m3R5pOPZtzy7H2zWcGbhGRCF+y2s0KRlyoKqXZMwB233Pzfemvf4m4m
TBI6um8oEQFbSp6IPG/jeJGNAy/uoVkyktUFj3dRIfUqCEU0gXC6+aH1Jat3PezhHhorktJar3zK
jJ5ZryKTLlKcxARULevaaHVeoZtobJFs2MyZyMB8o4ftubGOd4YBpBqN17hmekEKDHBospR73Ebl
ANjb/aTHFU5XErXv3YVH4JDSKr+oj0ellozwVCxsGFxiDdew5hwK4nSZFKEFQbdRJmpuJZLBhZrE
ecVvrBTTpA60P9THKFsYfqzes1ElhCGimtROvIzoDAxfHySRTBO+3j7AbxrpUNpLjBLxDs4Xfd5W
YPE5HSMAnOafMNC33f6AS1i2gja96r/o8UalhLNZckcO7738bRFZRxJ25y1XoDdIkkPIdZi8uxzP
ABR7fEUWTcXYDU2INEp26js/sClaUl0YR4kTJv5fzSktY/Ba/zqRTFJ8XT1teYpv5yt+7Ad9N+mE
FyLmwzGdAk+n08Q8at9gDBM8UsH7qZKld/FY0MZpfUfaAvNFebGEisohTrsyMLQs0mPuhdnclgba
XfcCI/cU0IHK4RmZJOV930ONvzDQ5o8D0ZGjpDRgKnPqTWc5cIzrjP/5EDRB8Q1lC8DcYCftDAC6
3UwAFVQZby+Hm1OObhxonaKqA1dXgjZafoVMd8vyQjPNlr5KkUJ1k/SuVQ3OCpgRl/t6jNiT5GN0
VUzwUswIHH3J2wGZDMFAcjkFPTKRL0bR5YKtFZ74unhhAh0Rrxbz94XeBCmY+o7nlyL6xU0NzZxq
0zIGseYuX1FGozTgl6zbg7pLzsEG/4Xhvqlk+63Be8RywKqAUCo9i18YyPwukWDeG3HzEXvYF2ki
3XNn4nLQ1BbRmu/e24ORZx4SiJGqD9N7tPN9NZ/GVo3pMEmlH4ARf3SzBcQRwUfhOCVpuqbTG+l0
AOsAzFufLnDhp+Jgps83jeSLyh8T4dkH0o6sRfdCTu9RUvG8QyPGHFraATzeIhSulrRVPE4ruijB
hWwbhpT2MNK911qQKhu3Xr7LBamd7n6semFEU/EsWnrgQP7tJHLPcDRQVnaW2bkXzeuM1yuloPKb
Z/iwuv7Rpb8S4iCezbFu7UXxyVKFBGXrWDNjkraYmyj13DM7EZ/GTsX6xx52b+whwfYR+6Xcpmiw
7NxGJepJLscodXj0zdsrzz5oOEpdwEXc/4vY5SryWSJMQ4rJIj0cvEeimj2kuhJJp5RupzQ0VCch
eqkI3KUD62gYDak20fF7u91ZRa5LDoVdxCwzLsSxz//OitBWI3LHMU9MLPXEwNW9vWGWeluo5+36
pWB7q9ohP2GmvmWl/FW1VNuDS4L0G8hRL83J9bF5kPX7d6UBXyFLU3U92PwseR5pKEQewkmLz2Bk
7xtpBqKsMMAOkGPEUIXBOSlCd890yGxBMU+upOKWooI5sGio0gDThVgJnYT3Mhf/nj/b27nnQR0R
gNIKveOORvYceV7ErjDlda0YJB6tEP5ozYQCZmm4vEzlbCVJXuQOJYxYJZw9RWbY6FfAMH7rRsXv
cKWill5aYM+lhx0EydTUnlyNtT63xvbTFf7vHy1/KUqmqHcNq8XsjBiHGTAi2pvfOIeTjmYVIYon
3uuDlf5eD8LRF6yotqg2JxCoB2yLOAz1SmqkgVYwTkkUwfoDCL6snul+SRMqE6aUnPsDj3X7XD3V
PbRDwY6b0+fVmXrwPx6oYh/BGQVIYgVOiQMP3FsZsv8aOW0VEtDOIBZO1GRPj6s2ymJISv6L2Kvs
QE0HnS0hXlIit7uSe1JxRPg5MpXqczEmj2jlZ/gVP112wflqpkqmGLVACUR+s0zUBoej9zlisapk
najGKBmBUmgdi4YvyY6ENiwTxu2TF5U86BXz5EbmAweSUOLe2ywD15PEulZNLV48rDZ4bI7fh0oh
UEM7y63J6hk7t7QyzbRU1fapk6dd9nFzbpNfrMV96tmOm5Ct+NxfLh2jPfE5z9uK9B91+ryt306V
0TrDhBb1CSi4Y+Gwp32+U/ZYGImyF4Hn48hvqKRldiWA8TyX0YFrtt+uc99NsO4GymdANBoO46Vz
S3T12l6aTlzGZ8vwRtU0moA96ZOoRr1Sme0mSqnxoirvvPNdZii/Y+qyYSdOH1tNQI2lXwF3yZ27
d4gQ7XTElD3NTChf/BRN1yOpsRXgpLhLj3AACJOqNpB7Ae/DjioUWwcMn4erlD1s5nlnN2alxct5
AMZZ4mzT0Z0zz+oj9sACGWB27MAUb5ItJnn2O8ehP1XcXmR0SvIsDTJ+gQ/yvrv4eWknZKYRB4Mc
TxMVjwQFB4b3hlbFHykoBwadX2EwS/cdVW+TQ8c0vy9rifPKDgRCZTGqo4wjYd3ZpRtaUw812pG0
crAoQqAkTxfYiu37IraD4EMko5DJ2IcimbgAdKQhzGADIO+JlP3l6Ajul8GrBqK+MkUKFZidkIrT
KRpOGelVa0pyBE+qhclhdpuSOd2N/Sa2Ax98GPqcp6tjDrh5V4PQMep0JazA2h/1CjQty/MPuH4T
arhDwUcz+wSj1jODZyJcWG4qrJ+HEFMNWFgBVHhAsJ/BojVaXEC4waGQne5KruRwXD9gCLwF+7EN
kFOkegbkFEGBLmbJO64puGoG17ZYjMJdDy4ILk1PC0NSe05t04FyK5TC7x4PlIrc04bSUqk0G58A
2ZEwxmA50SDM16xvo93p350kVbghrSn2gAz83KWtgVpj2sEDy0KBok+8Dfp+h5mc8F3/e4ep133e
SZQiU3Oy8gzaHd1Y47hRtQGfUlbpmXMBajPpoPs65J1iXPChUBwheB0Vq4bv2lsHTdsa5HVaUXyJ
cVeW98DdGk9qGYzD/mIphk72rwnVbR+HghgeUgxybd+/Oby8S1iZvgb3E541Br9mudMfgC+ctziy
yWqS4m6fuK0fsIx2E4m9o1PSB5Fu5JNAbt/OxZRmuRL1wVtSvtS1UuUOrhFnNRd9zbnX10Lqlw0g
ZZa7y2Fts2CkGXdGJNuelgWRtDwf9hTKi/UnEsXG7NIWy8lJLz/DOdZLu2oUEnfIN0ZkxByWXYlF
/cZ8z/RfSIfTPh4iwY5uSSBebC7DUDWoqcwgzHw9ZdFblyHyF1qiORmOEg1eJ47XEdEsRqEzxm0Y
zEd+peuBcrJz7noSiPLzNRUjDiXc9qoRo/227i964/eipV/Dg7B3MIj2GWgVtY/zdjUU152h3gDF
jp9yvcWR8XzjVM99Rsoyj8Bf4c4OA6Ap3hRzFqXpIy435S9ei0atgrLwDcM2qgQapPpYZ/5sfANR
O17U30c6OEye+QtRYq9X4Naha1e4uwlYOV3vIUjUy65+vZFdzKpqAToXiAY/MuxiG1Zd+VAYhuI3
sYnKEjcqDOEOm4dVSwqT9ozKn8i0uv+ur+U3AvFm0K2Hj4m/KknCuu5U83bMIIEpWxXe3FfAD4j1
2zs7rnip7/D7QsPU/7Mk0Ij3HNf2zEhRmKZHmLUywz+lyggBulNGuZ2D4T/Zdf1bjHx1un2WcI6G
BUdEj5A1UaniALWA3UEO33QZyRLRFSN1lJ3caNq1+YzKiWU5Uoeqd+sJTd3t12X3Q5AlxDgz5co1
u78210aHj32MY5BhOqfnPUL2yb7/Yt/BYoVbW01lEfei6S1MxwSqIdiqQw3jHN4ZCEGufjaljp0g
i/VJq0PWCtQjMshMRCZ800d3yVrJcRwoytrZtFVTx9EDtWc5d9YVN6H3lESotbhSH+94sKr/EO+L
z/kyXC33CuGqODO9YNHJudzEpaa6kSxV52XOcVFmFDxbnqQMXyQXh98+0YEpgTLxQBwUlSXgLUqg
alheqp0l5ZocHYiGn+QpZJfsKY/yGmtawj1LYvyOnUv60XQ9MAnxn7MaTVvZZdhSxUg7gKZ28gU/
ZsPSwVyF16AWWWgLUoz9HW6HJbBYdTgw5nyJHicHcPEfZJu5fW8YBAwhdgSU5cyxwSUDRHwssMBv
czqxahbPnS5AzxwhxgHUK+Rgl90hzYcRiwpDIgaf8v+GUkP0xQOX6oyzWqngpfxAV5M0ePQKBYZy
7f9itLCXGlAuv8NUukqUmewO2+4tOvwf0gueQ3JQYg+SUGq9G4y2dZCFuZeiadzTcMtb4kgNz+/v
EiKghjX239mydm68m16gJ18/FjV6DtmwDWi4UyU8M4FsQBjtFX1B4TdhyceY3UDUoaQSIUyljLwn
2UWDSh4bdTV33Ig3TRAPAFUTPmsfo5/Xa975e/CFk9AYq2I4u2krbBQkOGKoea68YTHokaayZHLG
wbnG+KfbzEOSGiLW2W73MzSz6ku1e0CdB0gdvxXS7jIxUCQURaZ6CNoWewMxyC/PxStFTfPbV7XU
gLiVcjcTwTeXVvdQ7lg3vtrCS/Nz3JQ9+p9UuB1c4ZMlqyaFbFOv9wy3cokjGHO+3wZdER5NpPhI
u+m9sfo+7pR9OMVcds/SIqHXBKsvVxRlbm4Chicz9rbL6O/sEqQWTGgzT21LcG5oXrMFm/FEWBz2
6mNgkIeGQFtifXKi8BtRbHaQGw0+R/SeFlkGX1Uun3CmpQqxuLCH9Bwje4Qvo/VXbojOSSN7Wxh2
LkqmYK3sjHthDEFHVjwQ8vo4iU4EqJ7kViZ/7/rv8k1dJmnygsTRxvyIEMD0ytQN4vtpxdyeR7MR
0FfHjW1ygn5R7Qvt5lV+Mgeqdz0XuIw7QtHVtMex4JI0AMEu2QvFNACeIvNd37J9FgPsOFn5+A7V
X4I5yg6ixfAGkF6GgoPnweaypti3Tv5Me6FtQ6lzKlI/mWYvOl/ag7yMgnxLImEfqOtVhLfDEXX/
PtFiUZ5bZMm0KUUOhfjCFDRgqaF658LI7Sk3wasfC8pVSt/OHJKvjJuma9p8rQmvx/fJd39Lzw69
n037vfaODtUxMKHv6HYGpZkt0bWjJn5mOs+sr2bhv693irDGfG+i6c9WTeTNKNE8zPeEqCkWsuu9
Zvp1ZoCl0PVtbvcMCe6SOeQFg9f/L48HrHnoLj1eM7+O4jYPBsqmiCrH8M7wdzx5tsmq1HBHAkNF
QgmF7OAh0FzEIUIivzTZsYwvaZgGDR1DSv80wfTFsx/ptpVdrsRkLMq4r3STv50kJkiMlCt0KMsD
OXTn2CI1zNdztxEdnI2NobosrLPq98GRsKK36MmJ4l/aYbx60PjuXDUp6AmA0ryUgiutaioqSFNP
XMn83tsu8tQZF1JwF9mRxO9Bxynb5yD0BIB8KFbygifQqHkA2Ej0sPxU+JrmjAJqdXx5pIl9fj7k
JAL9y2RrW4zZUS9Z0GFRdjafHqjWO9pMqEWcthPLdTAEyXiWJoDvhSDT8orZr2zujrUxK9BEN0Tt
dKRvZSb4Tpd761I1QtOa3wioSJodUk0h8K4WvyqyZBDPAgT5jWKEiaT54qohd/Ahq0aybDg7FX8L
mAx8dYInzq7JNDGMGOaCL8Cz9oIcVGWAxGqfeXm3nbp5eLaOkMO0HDEHRPkTnmG5TfVsD66wFP+5
H0Uh92IGi4MzZmqxIlPXe73UGVLCBxybIi0UscW4ACsjugqOKDi1wVFiWdjuZnZ8sVmyU31ecKNl
AsmeJcK7ydtsu1d1Xy0Ytua6aYqkwCvyOL2wTs23qTxnte9fJnOrPDpYirGS7WHW+MwEeMkq6aTW
XWTXntgu+VGxbVY6YZFvSj/IZDhco5tqOuo16dq7/0E8qtW/qLvZqijO1v80WvsVGZSVSUnxBabs
pw8YylnwKs1Da3fmvkRi225mwJgYSYNYRqsW+pzKv/MzPej6HcR0RpX/tS3wPuIIsIFNFyeXMGYG
sryyWB03FxiWIS90sGIM+2AoVjw7ROikbbwjHUV/3WlEDeNbkNd+F6YXpW2ArfuEPE8+Mrmna1c7
jvn1KnjnMkIERak4e2z+ZDwLr630kEmskO+rOuMlc1bDlFRBjg0RLCTvdlkiD3QPtcaVbySCbOqe
wNWZlhaiQ0CDxXT40muIMlOifEQVS0Uj7teOyBWRD3qiZ6QV+1tE0mkT7EgAOzUUmGOLJN37VfJG
0FdhivCehvVrTt1ENc527oDD4ikHJp2fnHHHx17UsFl9Y5944t+T7cFaETmd8LInGPxhXNUhOlLI
Gt73YRnkeFVMFJ4hx5TlQPJHzdqPtuWtc/nwVY6M0lWXdA6wZ4gJ9zpyqTpYRbH7QgApyBJea++d
uHTCaZrQkCfKZJV5NLbTJsjoOcYu1SMlMsQaxwoFCEDTSx6iqB9ty1dsiPb30+LQwXx6NzhZBLJa
x0rPnnGbWT8ALihK6VLiTEfHheRq66qAS6fHV0g3rA8oDT2Il84Qf0o44ua7FmJfeeyoUZARDOPd
zh7qWd1qiOn0DTfhPBbKQ/89sBJeLxc9FLKy1lETv8BZUakt1PwlvD6zlS0eT7VOd/sLf/PvjphU
e8gtKWVZnTm6XebRlohPRHFpu2MO8yHJF99FCjZ7G6MScKhXXNl15DHZt5F/N8zdGnV1EeYWSlW7
1jZlpmKz9hDKL0K6AG7L6TvAcG7eyygSZn41kfQjfe25NIdD91jHWa/xIGbAtdKmG68QNIJs5rVx
XkTvwRZftgj0XVty0X6x+lIMQScl1XnB4IjUzCE1U/gGZN+9alA5N178sOUwacYLfPJKYt4G6ozi
Vt9ou1/GM5qX/qVVOLD8fLIVv2rkCC2tAPk6j/ioTvWyzmvT5AFcStUXpZ2FS6BhuqMZQiz0lvbX
nypEghZzx5ugBQzOZDbkdyaGs1MA4lTsIC/Rd2y5PggToXff63gwzCo4Gg4Km6DphU+MPb8ptiYO
xzSzEohQ1qGC+OrAyP+vpUz71HXjAAnmX6xxBSIPJ3h6aRE9TfJrsonukj7Am5jYDGy7Ila3K18W
tqSCqKp098DBn1aUyHIF27lvC1o2IEE5BwoBo0kiz/axev5wVQ6n2cOPHDBxILR26D4o2Oj/+19W
SMljpErnz2gLCjiJWN+xYTyMNqHJLF96GnvgpFCU1meFB9uCZ2CR2HayicyjIY9uDEGZPhFrvGsM
SR9ytjS7GA0eDotPb3z7es7M7rFDMNt1CbFUF7TgtGhEiZQuDcmA6RtY2gUG1hVBk7nO2KxZEpGB
nG8K/MPloTPKUw4aVk/GffRCnjla7yvgMF/Ozsj01s7R0TXV3ggq7M0DBcy6mTkxdcLQDWPlJCfL
Ym5sAFXPWjbwKxqchXRXwFJCXREmJms5RvDg5UTXhnhdKKltlI1xa1DYdZafDLnA6m1/R6uIiJd1
K5+FpqGK+LBjeCTChPDVdzVOFeDJEhYbxkX7GvyXZlPJOQK66jJJDPcIAtIJtMuNAb9rDJAl/d+c
dXDzaonPMFNaFZhwtG0uf2OTQ4dhOJ7OXlZH+3wRtP6eDbgwzbDU/KdN4H6amxHGqL2W+jkpPoRt
LnP7yVw+5VoeW5337MgYglkSOhdudmRq2VHDwStadpN548dkBvSrByJ3Df9JTs7fLiFM1ZY6vkp7
ETXXrlxjT4xz6+HaEg44hgCWwsYFlKr4/KosEOJLRAdkIrxlnXfDhMH0iaKmcq+5agaQdtoxE4Hs
tfU8Zga3IVYERSnvoG/8CzkC3yBbS66lrHkVYrLOS7ABBLQpEAecRt7N2cldZFR5bfV4WPH/CMHF
mrzxFP0v8fHY1MD8tachdosSfABOT9/lp1RNKeo1lF1pgBkuzQq8sY/aFr/9FI26noWtjUHyvZcD
UnkqOc0mErf1iRenp3IDPTKPlC+imD0hkZJ+4j/AKCiR1tppTBsmjnPIlVqnlfqAV/lTdv2FwwRP
rsXW/3ECbNFNbaeqNhN8VEPfwtHiqEnb1ialzbmtMPtLHGgIE1LzlI4RktUsH4GS6Sbib6t31oIo
+N6q39jnfteS1gj0o6yZQOTfdbsON7S4maS0KmRZnlr5Pwi1RML7StGnhrgJNyg8yN18LzlTzBYZ
1dUgSfGnutFJE1BQ/Sk6F0vQXkZDzNifSYwEqSNWB3pEMVOyYedOjBibGOnKP7TgLABQ9JABJoOP
OObB/DqXlU340DSnK2X7dU4KQ/uq7TNkFLdDGOtCe7sjELExOgA7i4ebGYVjWVMiGAUyikEXuAM4
As9c6ykhAz1ifxAgXFQW4/gvyn108bB45h7b9BotMaK2yksUsaKrY7FHJu6hECr1/PZFwaxa5LX1
g/3CG/SRffPOsrFNo5WjTCZJjtDWBuJ8uw6vGT4YjXm6HobRuc0+m+VOAxhXD4cOs21mU8tvjZZ2
+HXAMMxSxFXTRlygAMy653N4ji/wHpeiYGKbnC9hrCrQlajb7xrpWH0+KmlU45/K0Iz/+urM3nRY
obFbU70M0jpohN9FHVLnoOR8gV9v25exPVi2F3N0BC0FZPqAYqzDN99mO+WCarPjhAfMV4nsonAN
eyExe7rJuepXmWi2AZBhZaNx7MT/UK7bX32JDUffF3c8v0XrgDxAJuzu9/RhCVjhWkYjxLm+sJxT
JOKaNHdUJarA5eSCW1vs4OB/75OauvKvPI9eqoGB/9ZiYESPPljDuOELcRc6uP61jm8XIdgMQUJD
AO+v1mCVVn8eLvEuZDlmyM6B/jCuffC4kwLtmoqjcaOqTvSJ5mBFd6eIYM6qckAnyz9OerhDcf85
gvR0x2Nr0tZvPD7fz2oDQ1icSaMB2QDgW6mzFGcUERdb1Wc5VtDSki2p3MGihXi2UewV4c4vLRMy
Zyaw55880aw9d69qCfh7nGSonGcjXf0ukLlgvzskEKMA0Z5kIGgNRZMeJZVHIfPTOs9uii67YILa
iW8SIaolyVJ+P9NNqEjSwVZX+Lc4vtZ63P5PMHHOPeZHDscwuHuq69aXzudCE3lOY+8tVtSvWq+X
WI732rHVrk5pLW0NEjxwymr7Rr7k+Iz/oGn8ysh+dvYUKiG81/ZKBfYVBRan/xAQJDvfP166ETSO
D3BNeNsNTRTivrq7BPiNNGwKVPVST+Dcz7BmN5KHMRMvUSMgsmP6pkOQGFrwnkk/B7a6SDP5wCiY
mOxXYuXpiI0/PRt+7ErJR++vfGbDqcmXXVnY/HLFckBKSManiFyFijKs3UUYzc+le7mG/u8YlKGf
/V+L7dIN15WJP2blYV6Hdy2ST4Zv+rDYBPTG6pLWtD/FBa3jpJEFBnPMCkbhAfpJJv+cJ0IuZeWQ
mm+FEmUfHrdoMXKHoYCOxyKq7X9Vk7jKlbgK/61rcorvprHr2KX0OXZ+HG6rpL5BRVp42zG2aHSt
kkQEBS1jd6e0VH3m9lIGMYi+/oFcY4t8J73DUGlRrnuIynZjEzu/qeNS+EvgHl1AVNaL6sfRGlxI
a/5YFXIlCw9Mex8C4HQYClRyf1pAp0ryJ1cClOSBaht+MzQqCa4yo8rIqJp75dVw7/U8lUZYmPjo
K5bQALWWHdojmSxUcbYZR82VeMExEQz88yQ2kMypIJGJZIYpFbHD8I2Fihm28XXOeOiCGtos83I7
tI/rYHLDjsrXMNQ6czqhBnz+g6re1SkkiAEO+kaF8VTU4mOb7FrXWRspohERQ+HVVIow+bWPS9Cj
ijlTANGljaQE9ZaFQCYmGyKvkTJ6ntOHQTdtcAIgBw66RUN80aWbZsyj9SOwqzfCgnacI6z4H1MT
OeSgJIZ/DAF4JCD7KhXu0WMzZXZhm70baWBiDvcD2Fz4IGR1s5IkI9ybEsiQAr2lhFdm7NTcnzWs
8gSuaoaPjHorbGNSz8XBlvFn3KxsvFM/aFkNEbgkcCYFp16avI0k2Dk747NB65AUf/8j9Ji5EmHy
5UBt/dfJQY7aVUI1Jj/hMiniqNFaYxE9QiOK0IEV3/DXI6y381MW2Aw6K9JtkM3q6Doy/cvKWOC6
tdIZdt9ShICnp0/Jxt/aRtIhg7vrqOdDkejV9LP2mDAIY8YADviHXppLihEpoJZPI5o6nNHrEGS4
tnLCk/vsswR1Ltr68JF6klAT5KWq4pyswMxJqju1KnsXaxS+5nYmONXWZRCoKKMGtLL9X8w2byoV
JzcC5ftdeVEn1e2bOLxfSJiV6SCVnjXzHvAFHocBYJVqGPCaNg+4PSB+pmjcKmIBYXGt2BaHCO36
sAejkUQ2cq+Bp1mVcyllfyPK2y/ES2wAK3AngAQ2VhAA5+hFp4p0lfrwIVrXVN58Rla81R2sDzff
6XhYcXlD01G1vus80VvVP0tn+0jXPIVus3lIwhjss3Y4rpJZhuZKYfxJ5nkenRwcqBDsGbjuWHcf
9FZ2R8Uc1B40jwIOTHUrjxf6OMUjDfYQFTgl43al2uotIGWVuOEInELBGYoELw+XHNSSUheAf5Ev
Ia+uDCuiMY8RZ2BNOHB6K7bijVQ9DYNekNxNQ4MuvlbAIShJX1vahR5HSI+CyqgYzKtGok71/WOO
KGGfVIJJB5g61Lt1pfeUF2m84DdHsZSMQaQUZXtMla7NulVq2t9SsSFojJhswMTW15yF/blLXnF/
9MC/PPv1nKJhLlPDCFxFVEZeAKdyN6cNnGyqpdhho0ZZ6Uv4xy0kkFStRRPfieAzftGwOJqeRK/N
FpdBjTNQT8iSBS7Ucp/qGNiAEl0PhYAVTnR0uk/yI3vkCU93ICeJ3pCRFX8j4/Gh1TKhdVfKNOUK
MyitsFHwktU9TP8bj03+be6Vu1bw+j2Rvjgli7qnYIeY1vr+k3cPLHQCL46kl+Zoku+yntFvCk0t
D5ntm61291vT5Tgiei5/0A9PRg5cHYRRWP8yVjN841zlHQuuYDH1ci6xf9BSdJ4mBotzZ7jEKisK
iyscuTzAPNBL3BcUwIlIA4E9GpSGEd1oWus2SqzRr1RcvnHPYUiSMq1u91TOBTfvsvt9mrrLuhYR
XQ2+2yBvlMLZi7RhEblvozd3xNvHr1dI+2fu/6f9iB4nbRfwOD4TR+J+XgqytMFvaouigJajojog
VH1MPP8uIv20zKI4mBL8EQHE5yfZDL6oE2L+Bhlnr2zyUh2PBfnIN5QKSNQE6rIM8FRtQ8egZx1E
0/O/DOIUMkY+toag/H8LUXtDULB5Es1dW3pfRnqLSuBdJyKU1KM5rbszJ5z8ouWjt9ZADDj4Hfeh
VVWgqU9ZW6aU6VcXWaB60dbq5jBS9wrvpwwLMSjg6hXSpRUDS0F9jdU+yui7RXgw8nbWCDR7HufY
ZNtMV9f0sXYXOQgcptE+vz/u0k/cgCMb9ag13q4tTEjIGqTmp2GjoX79WAed7jVKJPJ5JdiFZh0W
fUFp9kAJ6sOI0a7OjSOWTx8QP3Mg5Y/G/OlVSIkAUSf22oyf1RKpA6vgTYCLfMp4tvP1Lb6u20VF
ODRLU9VG7kVE4v0OJckn2Y2M8J7jmO+wLoKEvLdhVYFXuD1r3ztdrQcIaZrcS11zu5Re6AiRZghD
s7A5dBKNWqXuKzr/s3r7OcKIMCRWosCSUj42zFlTJGmcinMPJUl2nC4fWGhpPv6yR8vJIp3LLT1G
52i/PdtFGrJSeA1Jc6noYsL8AExNk0z7/TX3mpZBiauB67x9EM+X1p4W/YTKy1CGUwxKne8FGCJE
9yQaYIUBlGfTOXE7INw+32SX9DteSWwlcV5OsWMx3P3/DpE5/dxwE3jNkapwvEdSPdXhrJg4CAMh
f07NZvNY4ej4Gb4+a9ZtiT78qoU0LJ54h2xz1RhJfR23NPxsWeYezMs5yB8b1RhWGrVa6A8vu9AI
PcBXQT/uD0wTZApDtVIm5C2meYaut20Iu0k8vo7dsf67OMKidXvJ/sMQjN2n4JoXefSGnh87vRSU
VS0UaouoNTEVhAsQnsplXAxbZPE2WgAmObO6jfoI8sbvjM++vszpbEj/mwjAx4SlaEJwpQxGH3gC
poSclBYJV8aKhldF23JYPY9vPV2JOMXZmLlPqyz0xUQsHZ/Nv0jP6C9SMoNhoKgeP0Ho0inno/Gf
BlshIfl3vUgUVui6OPX6BL8QQtTFeUTDBmBPcwyfUl/uGdDauXj/6UiAvrNQwlzTqlMlrszTpDj5
MftsVqJO3ZSWSWbkGeCXReW7eX9OGFi9Vquc6lErLKTQ44EN49IeZIXIcpgyq/P8owy/+AKDZsTw
qbEWQWFItexOVIdmHutwMdmY7X3eBJ8ZCjxWpjLh22gqH1s1VFsg/Mcx6kFc/BeU34MaVDkySeQL
tEuLSrsrc8N6XUFcfay3MV/5ljQVq/PCgG2O2jemoEJxHtT1cnEArIWgV3zMLeS4b9YtqElPoveU
IQfmxjiAvh3QdHhwlZiCiGE/3pAzt8T4z0uAbAk3QgOWPaYJeLi2tmYzm42lQTeopyrT3QOeAS05
BIluN+hW26jg5hCCHosWUmYUH0jk1KaV5rKxHnFFflmTJXhM5gM46FPxv9VnM9gL765hd+sHR0CT
ULw3JLqZQ4nomVnw+LQF49uqVeLd9bW8tZt8IOb4qNhmX5Cltxn7KmIchOl1Kjg11z+662qPcNek
/EGQv63u+WHEep+w9+s8Z7r66UotmhgFgg3dN9/XRB+HC5oe6cvprqKSFY3xD2DKQ/98hCI7R9fu
6JWiOU+UeKbehwZsSP3lcQmA2ZDFVDJp0ttR5F9OkG75Sk6X8G8WUaO3KouRyyFhf7qHgX0kOYTS
5p0CjpovrMDzpZZnN+Wq0UaqS+wdWJ9p7Vqe80gD43RnLruSZi239dq4fUJKKLtHIgeLEqDdAmMo
eu5kg2Z4qbopGI/hWYDyzx3iB+N4v6/ojCRKrWkwjY1W7TDnCy7IyY++9rofM3SCkPZHBn/yGeV7
9wHSVP1Y0snnM8kFACST/zJVsCewKoPKdEmerKFsO/4y4OpTGhLFyBSbQ5dcww5IwxuaUZnxpG17
EOi4eCOsLxvl3urmTK+no0sZClboZ042i2t38sXCGePU9BNBvmLKw2Ual84cTRrbVhQJVQWmBxio
ppidCJtlGC84tqg6t9BpC6CqyDMfEl9Em1UzVECUdXgAtWm3Gjzl3nKi420ZQkKMzWSW6/xWLvVL
068nbLwtDhRWz8SFkL6J1HRm4RPZYAKXvzPhF6stEL183zIR0KKE8yRrloF2e6L653dk6v0gS5iA
wEHMiIEKiu47amAfuyHclviAxwme+O8kd0HtdqwMd2YEcE4t5axOJb5kv0Fnc/cShWwv3p82OBXy
LBtyULK3PckDIU2woAQlSnH5EYpScEjiK/ytsAId019e8Gml33SiDkvYdYagUcz9Tm474m4Cp44M
d3YG7Mj20Zdx1Ck996JcKYQONbXFYuB+JfNZcWgiT6aDkb9XeH0F55VXuATgmlZnNWe3LgFlfRot
0DJciFQYSUwmcz5EiJVBlqNnPLwBEot8tSTol88ZiIwbrkUhPoK3uDOKCBq/juy6lKk06eV5cUq0
7q10iUH//tDukfecT5UMYjjOYGEbrt60W7IJApdTM1pxJd7fGySc/ISbTxdoXY158BhpjKp2uxe2
nOwLwGQBlvJZU6ahtuPn2BRm6gC7TYfOdwcpLhbTRTuKaCr8C8NNJKxlzc27h703sI9AbfOBVXaq
2eV1c+qdMv7tcVk5ta/n/RDHhivzf+uUyh4hWmhKmEHgmi3EV5781DISp4hKIngR1vb+QuyorRpg
pHGhBZKp53U3qGpxG+oBrlWcnRV6mvEFaevTj56BBgQg8xee2jDsJY8RmBM3mVaAL525hTrBuy5N
r9yUMN/9Y3h7v+j11+AJ/lWfDJ36p1xbu1jEkP7Uyk1TTPvaYCRy4GTJDd3AhTfnrgWDdLGZnDO/
yj6l+uYtnvOTXX/6goIWPDuWPPV93arzRRZkAueiJIhxf5UV3f2KzsnBAUWRONK1TC/i0MHu8KqY
k7bos4qjLdYevBJAQkMrYBQGZLiet0Yw9QzfzigFtFUqw5SL6vonBXdkLui3/1g6stlq/6LIMgYs
pBzn5fR6CQa8yp78UBSh7JzKRyiZ+gXUlF9ClWh3AtZPrCyWGFEJYscmiYztSL3D9n9frxchieYT
4cfgUijlKJjsJE97gKFNbFPVyoRbOd3dehVxYvaqWIrxvw28q9Rv9vxclTiz9IdvNZpyd7SEWFtv
ozGztThOQyeE3mPwto4o4ZN0VLZbJ6gBNXtLYfeTaOhlEap7rTh/hOGpKzPBA+2SOQD2q+FxFTmV
AAaUVTrHoX0UCh5UsQWPM9HsKa3wVtph8MX6PK+bCVo03RijPL7vE+WHpSoO5VR/dH3vBox5OTkt
4FVG+wwuHbQ+EGvavCZ16a5UkvuE8B/62NiLRktETtZ+PofyVnk7uxMAzc6SMyjwpAdfVaOyWTsx
siUd85dD6ZS+Fns0PWfJIiVJwvWWCDEmWP32xNbEvlAw7m5Wsro0NAuyRBSdTGIKvBz4PaZ+46jj
6YFztJSpgx0I/6XfnUKmmJcoQ4OBH8Pd3Xgj4opLwGhWW7b0kuSZSGb9glP8htRAWlJm9cpRVHIe
V2xgkuza9PwpV0XBD47NXcpkDyyJzlWdfCVNRS84jGKm3iyMAob4o5eskYz4yIFS3NpZ5DDzSbGD
XbxpY3c/clAu2MxxQTJoUAZYHqohA5bRBSL5pvIbr0Svg8Gp5NAdmMKSPoGDq8JnuSwJ4yPCkcwQ
iANo3V5WOn2s24D0FBa+ZZ51MWgsFyQ1oyMVfn8mECmr6C6ILzo5ka2bi/ttShvuR363v3NGCt6V
avRsy00v25k5X/h55EApkmgvmiNo+CAcNZFH3RjohOt+yF3Y5cwXEeUsog/TJYfv1F7wKQwsl88z
nzLpxCsEaf1ZB8tRs/NDk1QcnI7VFF7DermjJeYuseDiwm8kyxtbUxENqEKxL1G8b9vVp/fa+awg
YsahfZI9eNCYCDVGpOi5TYas34m7a7H1VrAc/04UFqSfZHmh4x/ouK4TdxNusPaUlCqb+aas0Gzm
iVwz8Qump45Is2eWhr4jlXMU/aUbDm0kXpjYkaapsKouA3NBevl0S/00fSCY2j2NyY8z5eIzTXvD
w2rfWKyKUiYnXsg1tqucjfxf9lbl+dvPSTeKoo6bJuyv6uC8le/J1feyVf/Ye1usu8CgTiaFL842
S3WBUJ2pqAq+8dGm8jx3cRhIl39YqRd+MY9Hhvwhidblkwi23My2xCnSVx18JjEkudRrJEBUzT/f
0t3GcBjmTgBmc2Ld19sSyYyBJIkU+YClgl/L9MzkojmZ+sJCgIiWMLx5J71r/BFxik+3dnjJgukM
Uf1XL/Ni/9vq3XBilj+/HejK5i3tcch8ZKYwqTQiQEGReOE1GRidgOxzu36e4NJOkni3LMpkjulq
3UEbymiTGcfJ4Ad1+BufZMAcqGX1X48he2S2T+9aO8E/R0TGVO+3sTd/h7o1lUHacx0MCHaT7JaQ
W60FxPdVRjhp9UGHFdMZhpO2llBO6G+wxRydRm+uuUwAfFPa0saz/81dc2icrn9J3VyHmgbr8S6O
etnYWNbnvpeykALnwLARL7GXKC4UvFzlm7Ghzw2SErXl7MO3aXJk3+0kda/nsJXHA8RHJk8jMeN1
8er1hyC2y38ZwcmufPOnVhjfPo7h4TSGD8i9rlcRyVGVCN422zSlCs6ZwH/Vj7bligHJHTb+SV8I
whUrcwGB+abkJFGJZ1KM002LUO/oqJ53E+XQhmSDFV4NXTHh0GVrUM6wRywU+J1jNno9LM3NJgo5
LxuXD9bPsLfNXmOnfJxSel26C6sysvSZYIfeX2cDPqA8UdJGtUgDf8kumK/McewnS+fBV68klIaG
jW1Il+JwJCkaZyDA2RAQ6qkEMLiGo7YiUPierPwnriZCRoZVPYzYdbPbtc7npcwffqwSu+WkVjLH
PcDUisoj/k+63tOlLs1vIyxi+BbN0UUpbPTnSXaQXMHUGBEjETHJvjF/rsbyZsQf59zUR6ksDxWA
HM3Eb/PLspth5i1nJm43OmOEaC+WKMpBnGUCapecfUZa1uLARMSs7VTyqpmdQZBkNAz/LHwdg6m1
ndYEbEK5Vxme9g01TxkQMvsgx8Z6pF4FzejB394VVL0QOgV5R6aNJBKAxglPYUzIeZnOXYE6ifhy
nRuzbn2qJrJoSJDOSlyrrWWzfhDMKeRSpS/XEFFyHMSfeJJD+BSLFvPQqTBOOBbZQMa1GlT3/7yV
lnQHRb5T3MSO2knxYpQ/CqWdsfaS+QQwSp5SlMZhTIfLsafRaa6DHJpuFIU9EZVEGGLUmMsw7LDP
iKp4XwOiKweLoa0akCMcddIUV428GKhGCvo+GyPXq129z+Bd8HI63FUHKLv/Ic0Z6FPL8Xot5jqm
Thw29H4jlJVTPnu73Rom/T7/2+iSElpoBeNw8YqYDAKyq8axRjLSpTAv4vnK7wzKz69OZ1zFW3FZ
dSBUM3c/hwu3h0c1cyKh1T7sb63J5+nLu0seKz0MdoHhbB5dSfwK1LO0uLW5K6/B23BOHSjMtFZL
u9TQOvL/IGVsb6I+28ErmfXbVi8Hdj/HGkTsyjx6cV1oNfhoFVCqhijQ8iKItzOHUsYbt0Z+ZTMW
McqiwtgTnGH8idGaAFEMI8IsdTJCAZMftpcjoYncd5st+0GJoQJM8zpYRSV4HOrjF3/LWYl6UHPQ
rl9YCBZ2vpPZjL3RUeJezXiZrkNlJnQyUfCAI5NwdorkADEhqO/TbUeLfbs0M0hspOY++pZgPyF0
nydJldJAAqfs7YNiQkLzUwtt3M5X77fb9Cn8Xy+PG9Lmq6FQlZTrsFjhs4apu7a3FPAHkuqVY2rv
EQt4IFYobBykDjaPee0Bb+SWbKyxWARFP6F7iqp/lAGQbdgdJ5fZtHiR3gnrJFuhbet+zCGxIavt
ylU04f/BwfKAqU9coiVSOigqGI/2ky3qCtn2UGJZkjAh7yKSm0kNS+mHfAg7dgCvDR22W3yQHDLT
nEav/f7+47AOYlNXI4eM8Cxa4Zwq+RCj7MEOAJnLRZn+nHpxkKdzCG3iNbqSPWjjzaFDakX62Fr4
LVIoe9c0FKidT8QqO6ljpuo0COz7xzMAnbNhoodvh1GId05440G4ZGUtanc3KQluFn3oGzbvwTBm
mIR9uGSd7FJVcD/p4Pi51Mkgtvy9fzzKPS13/2RBy8dy0sBcxkrlDQTy+uceVdKlQZFrR+ZFAqw+
8fJainorH9R8j4MwUexm99RcaIa9J+Gzw0xblI2s2vgLQTN7VxtJ3Socno+yAVq5rVLZg2yT47z4
g8QUsCDtCBGqxEWAOgm49/de3LcLQEXzW9xEs3Ut0BApN6WfnkG5GMMRxB8vxNRGt8DpE2EYMlxY
dIOOobxHtRnYGNImXImJTwfDEc6hW3vdx0D4n8umFKe0SVDshZP4U3h5l3wIoQlNOF7Zu5XZhUfj
fZQmlHt3QoiUfWInVibiZYwENRp0TVwSaBEok8/KuDVG03OsEWGsTbj6vwx8qMVBJs6zxwr4fGon
wBBNTJPtXuwRijxh3YgQud4M4DvM0WhVnLbcYDruVNGk9Ka0lFHIc1+uSyao18g1Ac/eK3W99Ves
1JIsDBq4+5LWbDTFe05e3HkXoShyUQCm+8+Da1Ir2k6D6FySELp6ICQq0Cl9NNXDOi0OfieESfcJ
zxk6d2vO5WOVr+hbydrSdgxtGcSHdOj9jIeiDa0/vxQQz7ovR81upWdTepOsj7e2gXE8+oPO0rsb
fGNXV53iEeb0znrgVmTAJcbV6U2bb5WH6KDeCb4BzvxfbDPapQWcf2YqlRMPhtYvVmBoIoPafhmc
BcPWsHzNbdfLxpJoEsYcCMLgLC7DpUi3qtvJbByBICTMDdhtkhZKhYTSv+oVVsy1p4LDxNUWf0U3
Pwxtfhom1ax6Ol0RtWbYOKikV1oPMbz9bma1KJbZkeSkP1fqjgGpbpKuhLhk/H9l/NlI6LpdG3Lu
LUognOuzjMY6iPK+n3qRFRIlUuBl1uSBgQcELE5cRdiL7WoqeWDpN4hyPUR2blgWeD2OAujhXhpO
z98jEOOc4/B96TyO3u3wIu79HvvDehcCY8pUer8DU/DDjwns6lDd92Ur43UZj7PBN+FbryTbitRL
siLcUrgzMKEUlFntzU9YlpHn0dbtnGdAnfO7mDv/5RExh07i7D6K6tQ37VR8N1Yf0xBDVJ/4vI3r
FrPqXnK81iyItKMmWD3TSWs2lbtu+lt59ENZXEQlJ4xxJ9j6lsFT6JhhXdqYznSNrjPel54zOvj7
ZW1Ol/6ozXm8gyCVtl63FGWerphhr8TjSHFfLh+oCJ1mxakpnrOubVkR5o7nJWb9gX9V3rwbQcr5
l4Fgdsfe/Z0fu5jpj6UqzFCzdU0nsmclKabqxVh1kDmD9+nUhd8DK9ZMORoykFwU4G4NeSvwWOTa
D3heO39cXUkMyvUbcK0PROZxZajTT5L3cbi5BMzCd7BM1oS/S/TQ4M5I8ntB6YFVfm1AsBh3zVQl
MlEAsGt5ZA1hoy9RKAwtFEiAEyytvKSaMtyOh//pdNmoqUj4bTIrKhbbgBsZplNFVVyhOw/l+4w6
C2vsd/s52YflnXzgeXZeEPk8td8l2QjOvw9rvQ9NHQS/mDWV6MdVB55FD4vCYJymWzC3sob7WmM7
+qQrMGy+7TrOhRuAGatKGrF+zs7l3f2QQwwkX6BYSP04T8aRzadLsARIPCqHg+VxTABsOEZ6JXf2
Onyz71wDyN2xbrTRMzYGvc/nS/fnZUqAM4sgCgQG4tCwL1MvzIgH4knPDl8fzBxH2hkfqxE9gVqc
U9RMafZ/YtHYq/a/TTsexVM7JuQhvMEKnvNnn8PKcFGAupIByd0Vh2PL5wvyXbkFtDwUpGUTjVDp
FMqm+BGcL5OFRcIiyiz4SBzbbv1zWQ8KJJByuKj2jFG8Tj2FSYBViUW+Kbm04g4rCaQA0GzK7/wD
TF6NWLUsbDxEwPyp8BIPf2bUvvm3iR/xaATNhtx5O3hZ1gBNPm7fzpjOU+TDX223TDo29yUzuN1W
cgZSmvVuTy9EMNVWnkQzzNzLttV6xPVHjwKvPibSpw8Hawm5jid07hb2OAnDMAnRs3y2BhiAYKQ9
I9LaFV9QSV9k3dEODiw7I5OyG2mN5NUWRnrw+0vTX5wdAM1lX3fRqj5f4JJqsQsTbLGIXkpELxYN
eRqB3wei+9AEcVkunO5QGARoUW3ZR7fhMw/LlHHOyweWKja4NfITXeHQalTIqlHPrku/iP6X0ZKm
E/UuYQx51is9xL2smzkaYSYyL/RP3dApnJFnMWOaHpUtf270MftHNZkyWc69fRwaiGbJLj+oS9hE
unSN/827f+EUKSKPKeEvJ0LEWPhxg9v6vowuMTo3ROi3EuutB2cGrEAl8/qHl3XzI/3DCxnB/A2u
F59z9PBRtHTAiSUYUKBuQJbwBMcSp0XWpqAs6x5gtXTKL4/86khOucDBvGXOX8dE4aE919/8lptB
UQNpFVkIwditHlnU0ScFlgqMvWJPdafQ1lzf4ZoFB/tG2guvyDqE7K/Ap17CFcOWwHia1XFgs5Pg
dqvRR+Lf6Wo9Y/gbNjxauipmqxF15MhS/eROsEptxs/TP7bO4RKkc8aFXiYkUAJUReI6ymHgXbCP
wOryrPMnTKjJEaFh7unEW7dXzeFXsAmKJhT5eCWnBKATZHHXUjVoP2U992akgoQeY3EYuTku1Lm2
L/lTnqFpmIHeCO1JU6TyXEJh1aQJHovbKbQEYUsV9nhDc+okBC7a0Rshqrca+1yYD9P7HndYHx4n
nZrNPBq2cCRMsrx6q1sj1yP3hzSrS7pNJw3so+XpW527bKSc5nFHTU4ni9XfsWbL8/5i4wD87jZ6
3KbyyX6mYM81IhB57sf9rxVYBYwhWJs5I9w8Z90F3OWy1xri9jk3xWN/DhMnhXsnwJfzsALWtcP1
I6YudmJKXziHDptIubNSNm1GYlkK4gyJbuiQY0qEhuN5mcjcX5XbJ/C1ObcXywe/EQziAKcWVaHY
bYqGfMefD7wGH4PLw+F1kcvyRiAP/NI60xMp6vFhi640FhmwZMGsNsJwmukswuXRcQFMUyj/nMQH
jb06AGsLYa0kX3bCTUv7vmbSbgwRcXjJXCTYxpfpRr+yFt7rMe7WVBd0RURvevJgHYQRFmaXhqy5
U9me1kJhWFUQlA2Y3nLUUVq4yvOwr4m6tJvRBTTvn0IcHZJ6IJoMoHv5OtWX+9mh00LKmrcFguKU
5X4xe5tpDQc8NIOfEBP+cdEKJ8jqWsw0VWjV1LnDrZHpPRjc2HxSv6mxdhAQfsUQjRdikbCj/9GR
kf1VzfIem4FogkwsRcSBkDg1bu279CdtHNTzVEzWpJKhRl9HD6h+s5wPX3UpK6yPjfOrN3sOYvRz
1KO+i4uM6iaU0aAYqJ8e9kLgFiskY0vhWMM1kLN1hdymU9LRQq6yTIXmZgx3T02hUdwjnL7o+rMA
gUxp/qZ7kDls9Pn+AAWYEa0Sh9b+lc7d8TnEm+kXNXRzvNqy87wAnymqj+iyCHPTi6FAt+boST/q
d6OsrdN+uPtzsXMlXp0wYtFoLlLbl13bMxuzwO58mzAlzdy/eQGj+reXoH9odFxEwy7NK1sywq5K
YgDySHuq7JprkfWOBnpLJQAIK2TaB30NWZdFO7Te/Be9kTBwYaxuGNJC0UiXCNJQQZ4wPw4sD2mo
rlooEbjdfz3k+BeDr8y9Y3psbQmZ4pZgd4zCn7VTiQt/r3F95d5aCXgyrsvouxLleMYYWvGLClfq
387oeLvRSjQkzmzewbV9KoLcZelm4OzfhFVLjHVdTroSJJFgAvB0hkTBwXCL2Gcco4WLKFmb+BU+
Uc4Wdd0FL/l+vuUgjXl+UwHHaplQbsqT1fIkhk13kij5kxwdMpfQlbDHwsvq5Ow0VoQCVbGrpwJe
bz35EhXy7RhzHWpP8tgOlz8TaUfZVSBc/bDTdfedokbOO0Xh6hvnEKS1bgpxg9es2piTO5VakYtW
+QZ3OeC1NU8q6r1GAp6C4hUs+6jIULy9xxpxMpMqkgGB861Rm8R2NEpUIeim6a8fidnNAEgnLVfq
n1UqBNdKDEfA/E0SCXX0+9W18GBQ/5GtZhjYjHu3WBgHUnrFHPzcXIajLRnBiWu1X6w2chuXoMr/
XPuvybtqfl45j+u0/7lkEkSDeWV/vJOL07de9S64fMLj6f5YIgibo993hZoc8TVyb/MM1RQjGnS7
tOZIVn5jtmEZkdSjguF8/c62sJZEYLixprP6rrK7B4VGaWyYLZzERnt/H6jDq7QrsaPnXp/mpX/l
D6PEF6Pp8mh4McfxW3E1aIMvtDv8zFc+qoIifaznXQGLEaVcjZBHsC43k70pgz58dwi66MGzJrAN
GbN/OqCNIuDQ2sZq85ZyCpUZg35aQ4xn+2f0ve3dePGtnPM0r7o7xPUQlGvmuJpjXU2UHoNyXdOX
8ir5BsJZZCQEF4RRc0RCP4qW8GzhYXBMEWIwe5M6RoKih0WG+ltq0PZ8j8QypO5cuxHKdzzqaa28
cb7RHWbvfhMdL0P2G6F2A3VZcLTu52tjYbsPw8B7piQHr+AESl2iMSelndcjfjZS6GuD8Evi42mK
+oEAZpoXu8mWyKgg/SKJVIXMrOVmg1PvoZ1/hFKOoFEeSg3/5inJeatlCAYPRN3VDSAzTmyIN8X+
lfGHnMVMXb9aWQUZzNgWWKMtoz5wyIU+T7F2cC+HoizwWqGz4mSLuewmM6/qeDZrFYbYZGECMN8I
GaETwY9qAfb0OxIMDtUhsELyh8vq/6mNpExy8rbHBN5go2vZZiRQOC4wqSV0dvcgmEuRzCu+FcwH
BPGEqjbv1VGzdkYRQHqKAkRrukixzLhcuHIxbUlN1HtV0KfliFY4Y6Nv6Thl6GnDYQOFMhCoRVUk
ETSEUPllLO0iar2wbyftBKV1ieDo58YJmNyQ7sOIA1HYYrTqvCzE250uSeweYBpEIppkicxV8sl4
WHLWqBAN6953PmcknXY6X+jtvZ2Qx1ilRCy7242FYHaSNISDgjgoCQQyIMuMBX50MLesAI4GWf5P
f3+I8l60iM1XcQNVMTLLAqzeXb8ul9zdIEG9VL04OxJ2Mh1QALun8mkkjUvdLhATsf69Tq7Di0wO
0v/uRQIFfXUMYmInd6wdIANyf5IgvO5QMFPx4yNw9QNF038JRw2j66/H0Wl9lx1qfEQ3ZAJN17lO
GoWvHreSefFLZanCtYkeL2YrtwQpXgEmOFSuhBItCqvR3oMWbIzOJRzLJuXo4KlfNJlNNl9iuSZA
a2KzLcauSWLm+//to29GsRFAFRUNZYX64DBaSXLfyAxgyBQGAKfmdO1ZVrYTYXTsmmMJ0peCEfrP
yz5GB+eTgqBV/cgBSH85Fa/VJqbxForFe9YvzDiCgemNLrnP9f0rBcqI1Z1KzwPWP8AtczL4RVaB
Ob0awbZ1LqBQCI5n9OovG7gVw/z7BrFPre5io5OuAQXwWHL4dNLTzxW+En4rUshhpMImrq5krDsd
l38MmIrAETnzJ3gJhVq+peTL1K+d23Zf7lKpERn0l/daGtMrb82KtTkIBpdNLKgh5trZL91PP2sQ
54YUaxzbmVoYDIRBDBmjIMgnC6bfsdif3VndkyjGEWkRMqV4duFH7iQwPQeBH8fN3/XMsypnDjX7
x/sKBwyJhJJiHMFTWRgbnYtAS5UmCEvpzEzMf3khdrDuB99oZtG3c5ZQDvdd5VuyYtxyUlbvTRom
er/W5IZXjUAUL4g95r6ZXy/lTJMP/Qutsox22pWHngd+e0qFKAyYghrt8sWwX5uIHHwMRKsUvvv+
lnuB/B4vthxv6Y05ULSLPCShkkn8Pv756MbJZxGM3nqWWEOPYvAgnq5H2o5Zhm6JzVCMtpqQ9ALl
0o/SoRXhNMlI80JtSfgt22zjRjwd1tmfKqu4rxpLxtbzpf+sYVvhcAKwHg+HdhCpi43if91torCY
VX8CBFKORjKf3jPvyzMMWBYjIMvsIl/iXJCgYQvKaT8FL/WbO6DNdSHgvm72CKDnybMjR1rYsnlD
Wucv43U+STt0GYyOWy+y8EX1GRGfqpvAQwimVoQc5BekiQKCjgO+sKd1VKobfFqs6WWGZzE/JcNA
PglEzdMbhujE95DKn83WVbk+NMK9IXnz0mws27Bad831TV6LlE5aAwgZ9Ixu6MOaG/qJciJXd8Yf
xGowIVs1FM+nkusC8dWLlGssgW069VBOgbgH8aqVGEAe2ThdWLL5eddNkI2+KAEeU11nXhucX55n
pDkP6QHbEIeW0s7IjFt3aatKnmjGGCzlDhg3cbpVxQaIQO9Jw33LARuLcvEtjo1MgOqNzuHd84lY
I8mBA6X8uctnbti90qyTTUdWP1PVrKBQbm9FequSvUXPt0UCWVyBzH0l0mxgQSo2EFRp5JxfH/Eo
sHEgO6p5l9EUxhAEPSL/+/xLLiHS2Quk1oEIZCamdQUSxMkEeD8zA/aUzNAxJefpjNQMlA1xYLk3
k+BjRWUyZv3OD90cns4A75CA/Nsi76EqHw/ZaRv/r8A4LRXYQHBmNFtMedB930tVV5u99FjO2jK0
G3UlCybugCHKS3eR8qx1aPnAkJG0qRQJUIlvWpPmkgTsctsjxx+dcnOKxpvUhXCqMrq7cGs+IarW
NgLVFdkEsz0h1GrYbdTN063Zbsk6qL9vBXSHBWOC/2DXuGsUfqClfml16UduvjKJmF8TYooFVMje
Viu2PnoPSVQ+kOJhyb5PEBCc5/JuzX3uBF1TqC/q0ooe+WbFAO/IYWi6yr+F7yGAEYb56TWt7Ofb
9smFx1x2CV4xeprkAIkhe9vd4+cOLF39FjOhknFQtyevP5p7Aap1bq5uhggiS4w1R/oIYxuE6Hhl
Ho2FqstO4r52VZ7bwNowYooLrpxCMu2MufRo4VeZ+WF1Yi3+8GPi3RNnuVWPYf3IRXar3fqDH7h9
LGFS0zuOkdN9j2LviV0XL5nhtiOicBVpTnMoIjKkrmikzbcXNYE/bpM0jbm7QX64zyq4BsAEXb5j
i0Hp9bEnE6pa6w6r5yBnaodCZW/y5FdvQdklh6onpBcP1XmauZ+BtaBTKEMKDgn2IV0GZfhfLTaW
NzR83M3mti9EL1I20l8wueG5o0xQxqshnLWxUSKF8Ekuc+xubzQjqjeuW9+Cjo2NbnOBwINQnQEb
PHnNJjkPJgvxsPFhK+RlaA2q+Ou8OzPW0wNStN5a3tyWBO6kUUR2hkickBNhwjQhPm2Baw///LR2
n+KHCS/0pSGbZpSfUReIrH1hWRBGU2qHNCf/JSaDhoH0IIJxGs5x+quZyBdv0dsplLwuokVU/nkN
1DamICioziLkzG+EHuwAB2zuSc0PHcpHr607lU3VNghwlg2zz9AriElrJrNekr3ad8bQCykVSq6+
28AXO/FT4rfkXXCaPqPt4xZvuBrKSwtw7hPXRI4V3KGr3Sku2AU+qMPyDUQEQN8FKu/RJ3X4M97f
Cp1Y39s/0UDm44s/dFjsGuzj7aE2FISmtZxrWFP1Yj8VkzPVkRJip9t6dDD1/p3fPRtWeT6itJEs
MJluBzzLX+povOpXGAa26m64Jhqec62ArBufZpOIAPxpo2Jh73qXSCurBZ4IXEalntCJUpRcN2Qe
9ZMQkx6w9zaJ6M3ImlTfYNrmIey0MpiPrRMRO8XsaqMsdDyA+/0wKe6OUjTPidk+lcqYIOkbWuTo
jusGcmAG0NU3YwHnIye/AkXBJZwuCtmbs1hU5GQ2cSnaCrvRUTvP4fTvJNCwj3sYKLUNpcoErGKI
wNSoxskzDixOo1nhLdZ5aXhHxxvDdUaMfkI8zAaYwtfq07QDHrrvgZh0DKoodOryyAuz9M6GgZqp
0PgJ9FodeEsSuPi0Gykaah0fOfgF2GxRYQ7QmBYT+/95uF24e11SwyYQuT4/dedoVI0hTctDa+eu
erKAoNQMjmnJsUbNOv25pvautwE+jyDq3c7w7IPZX9m0N3n6Bu7p7Qt6jJtEInhxx21RLsWcdFZm
Mygj1tXxcnoYTh4OWgNgWrdoCo/SF/F9AZA1Cw/V6CcDtFk/S2hAETzqicN5wnVoDNZJMpm9jQRk
Q7HoIIXDIrrUlB9gsyJkHeOTuOfMDt+mmy1Pa3f/ULBz8onBr4AMWPKJCVFb3vvnXr9+F7FHknt2
tDAXl40WPrXGPT5tVHduvb0ZXe3nWa8gA3sKegn84fIif8YlyDon/lcfbu9uBGCVeGNOPIQTF7KD
N4c+cY5dtFjVllP0gbcEVHghsHxBYvqCwvcOTw+6q7mAer9JZqTQ65FrA062Kaxhy2xLO+vgsPNA
A+OxdbdYLhdWmoMm5MNsQD27JOkey0hbEoZvnLGqSOTizBlm9NWZAw/aD3psXHTzLLAkX0aHsU4S
PA80WWmhXHr2I7ob9RSF3xG8jXJWor7A6Dgr4T4zOd3r+LFEJrtXhRPFlL4mRI5KxYhKcIwHO/Mc
9eUfDG/aQ0zpwpbGxS82oVi6ep9qyhNBD65J4IrJEtf9G037C49H8WUW3B9Y9S68sU9g7H6BpT8I
PW44UwCx8i4k85Gog7NwN4DY6UWI/71AwwjlN7Xje7WLpRUutz+aJ2L6bTb1itf0HX2Q0JiAh4dO
4LI7fchB8xLOV6bKm6SIgeEbOJwLSMuZYLs2TTvGjuDJMt97ByYbaWUMKnVo8DRCM89Dv2ww4WIV
IXBDzzAJTGh/LU5PkztoULX87Ry/xLf9awMXLin/qBwfL0XWR03NNWcTVd7aM33WzbDbF7NVFdo0
RBHDqEakLO64SNnaDjJE5RrRXq0bnxJofyk0yiH+z2le5WuGQWBJ3j6wqisEuDXqitszKqJprXAE
jbbeDGlmT4uvIualTXr4xo7jkiGH6wghHm77fin96gkMb3+k29boo0M80+kBLlhaHPMMTskrup7g
PB55gLTM1jt8bZf52Yk00vGSwOuKk3uO9br5gNW0dRXrH5gTKVnXxYQRfN7rSwtBEjvEcqo5I/MF
/xhdI+m9Gn0yPI56fgnQPCmID0OVaWu9Yz3BNMNgBQzW9ITJyXWhVt3qk4/F3vrHF4WaAA9+2GHi
chlpJNffbB24mbXsfkQf/+vQRac2LBxYmCZS6Evwog0FkEZqM73NX/7ubYEhd3W4c01DgZUH1YoZ
7a/gJ+kCVUMgyHJn2mYjO6+1tPkMknBVLtoLXdbfOzt4epdV8XCAmM3U5SMuImBJYJ67/b4txmn9
4f6LvvuNLhuwnYO3+xVDIEenmJb0Mpj0doVOJ+17NcIBsXN+jwkICKKkEYxUJVihH4TZGhUujH4U
pPKfimg8O0WnYorlk6uGcrfAs3/q3JGAo1FvKqbHtgxptg9MRaqePT2Lt7dNSgBKxBnxVGFomTTS
QrGfJvx3K9OB7rAoH3JwiIUjnwIKQKLIZyYu8QsEF0qoi+dxdxmpcGebcvAyYqt8C9Oabb5qnv0r
4YDoVyRR4KeWPeRKQSPIp6Ck9lbiNfyGcrUBLhKT8wjFWtVsBeiBQBBnBIXQBcahXIJdW4ldsx+A
OYdJc3EM9BF7ONZ0lzQZpxW3Qyonuy/8laRPPKIsF7J8vwi7XWkikx3hgksfw+rtjsjyOCQLgbgw
ICPvfE7zgCXUjNuL3qolTpuJT2+UQKU2QXrKdh3wMIJYJQXfqwZvioHd4BZwJnJVJ0NcztJwmZ1T
gtYO9EbZ7RnL6CeuO3c6Zx916xaygVWVv821WZ5ho/9OWHZxhKz+OLknXXyRM6OnJblurnSOC/U+
3cKgxpwP83tPqFzo/NKbah68bIyiiepct7VlK0VHR8x5p2k+twreAkeqAZt6OvDBGm8rEhU1qDUn
1xhIiVan/QHec92dRNSUoAoHLAaucfSpE2awCXp9504789yUhVf0t4BeI/IuzZopJ9AUxBDC6rmu
AlaGFB5AIzncv57kHWUwKlfUmFCu33rquAidZ0NG58S1iLGd382tE6A9/+LZ6PvmiXsSgbsgiUR/
WzilwB2aJEn+Idsw6Z7jOK3CGIOgT8zu9NtRZgZI++mdsSY2jj6TC034F0BNFt//Qzm/ubpa5ta6
34gf5QtsmNH7CDqVw5cmDmHpnPgqbqvp7kaV73ekavgKXcFtN6znJcP5y91dh+5Ne7gJ5eBdPYkS
F5dW5Am1Qy5ewyrQ4XpJGu3FoBXioXr36Egz3wQ8h6savuxmbuOwEQXhjLvD95w65oRBbo4rpZJw
DqfImp4/DKRHHaTp7NAtRcL9bGQGFPS5S+CCzcoOwOIDDOernJ98hcZd3zH9djZueW+jL5jOGF9X
RGNM0SxJCdaqYdw0baTSXivyz5zOnxS8pn8cGR0pKm+I8igvWmlsyzK4LCwtN55gy+Kk4pw0hATH
vTsdmczH54O4+kYzcwMUo9nqGaxk5UJA7Fx5v0hyoy0UVIZa/+FfNMty+9qzqbVVSsrg6uQkgdb0
w7BAEiWC+1A95e5EUOVbiFm0bqY3zyAtJNbBs0IDFKjYg+LM2Axn+LhEL1VtrLdh/JhT3SfkcYO8
A7PiSjxqZrSlKweIH2uqoo0GNt7b/Odgw3LDcUb3ti1w6iK91zmCxRQjGki5OOAnvw6yJK469Qjx
SW3xJNnpU3owHiAlhhSxWcZrftV46tQyiUu/q7tNhTHTnMwE46l1x6ho8tsOYGm9kXAM7d5PE0ux
xr7vtpcePnjXqIkut9h3lopKa54FkT9f+GgN8qGN7LlhMXNAlnighLFQbDNSK8odx+xoVZ7O77h3
ggPjtKcWT30F9UI+KxrV2DEFO81IaJVhcqSbtWnFof8UXY1/SCbXtKfeRCUJSC8LjHWh1ay8at+Y
k5qknK55/3Buu9zQrRKUBVsbga5K4XQc/kQAISWurM9rGi8Eept8d/R7Z0uCGkta+qsiZaqAOaLQ
4+xt8y/Wmz8kxMyos78EFGhFPmVgoj4lTP0Pwhz2nGHmxQjTWdCXpn02jMkFA7fFCqfBUmADnS0e
stIu266vdnQ5SgrCJkqqJjcKqmcxhbldU+k7ITL4+h/oFkiZcYKDkazosnUpVJjLFspfnxLNleGr
XPj3ZTMak8aVZgXFXPkzp7yPBPe4seNeLHZnfn+D47/5Ex0p/mSbZON0GDQ5onb6VH1jh70u7fvK
JrOC76RaQ5gnUTYDpG97cRF0CG9hNbjO2O3Uoy4HXpd4S6S7SsrN1FjZc10vVm9cjPbEc2TScO4s
0zvjxUI9Vv07ezn+VfXVBBJO3JmdUZI9ufWnr5P6hIvlF7rd8gCizblVIOx+Dx9nRDbjgyvMZae6
KFnpuJOOFQMMSh0eqKZMeDuq1Q/UOwTqerqoaKh3AyH562nqNfV51VRKTVaUoMDARTlmcYbNQ+kz
tvlm0XxbcdCplAiNaKW0P4ZKdJOQT6M1JL2RCTdGCf4o8FIwx33FGWDD8sul/Y2yrAJm1mm7D/KF
hMCisoH71AKt8ikNhosYWhnOzySHx+Ls2e4gGv7uxS5GA6lYm3oltsrGdcMk/51HxIlY8ly38f8R
MrF8FFXYGsk3oP9x3kx1RiiuDWJMrgGEoNYaPRm4jY5ra51TZC7/SFYXXzW2pzMo9rr9ZNwulAxv
vXNKJHeE6LApBhtk9KgZssg8SDlReapvyu/JUckT/sNRtSxZ3jixnbfvBN3SWCoj3gy2+6XXZwAG
RyRcwO5C2gwDpd/+uDLIxkhEoVQ69i03ACrqqtfaW6a5N0J4BB9PweQEpmOQ4XSTzEbc1PKSVxWi
qIxr7/T3rykC4VSGsaoiap+Q29ZQvT3uHUmCiV3iYD4GuDnJ+zPw9yOh1GmHbBFZPzwdbaRbWWSf
Bd3C+AQh/Gr2BngwH1A6PkzUgfDCda0wlGbJ4SVr2ebJ8LLc0cib2o1THNBkjPdnmNdZLghJlHqz
U02dTTZlIMFYFU4ssV4nTnjEiPAbkeVVvEhtIJFa3zY/WtuOY4DPnmmuQhFmrMY4vb9SjLO7xAwS
I+nwqrkCXQOlFg0Ad7zZ446aPz8/ukSoM5Xy3eDbSAkWrWbZfKwP4rEjDKNfj0HusmSXgKR3LHCJ
z/2Lo8cl1sbiv3vzRCAo7ZVeouasMuUdhcldlKlyKHi0n1oOtpA5aIkiy/TPL7BIbz7OrLw0Kb7r
OrIuVlffwTOyGSgDc8wtcFYA5G8vau+1QVcUPPaRf8BZesJ8hECaEQ4zvbvYJMHIb+cTNmv+WoSD
3N3ibqDFOpfUpZXGYSLuxh9Pvx0+TpD1PL5NyMfWRA+Ui+AmbgE4e3Gte2ZbhMr7lksm1zql/uIh
rzJXd4LYU/qPht/wnzsCcwSqwQBmm/xjPLGQ5RyV/h8o79kOR0UFOwW/+TY5BGdwmoq2MNm33G6k
K4HDYiuheJBeorBIm3HlsQWnPSFTqPd2dPhDfSX/OdvK6SX6O7iVrW9AWFQikaFlvw9eGqoX09ad
BNVJlKRoG2V4LoPbOs2kTaI3Ja0Xmj9t5BM0tSdYrneqyREbuSMquKVFhzTVPyhfWpy3opWU/3GC
twgPp6YIqL5NT/9OKoz+TpEzckVzPTfk3jlrGyDqfCef4oAYDcVg2XVmsTjXWf1AAvGFNIDbEsQF
MPYC9htgFsc6dHJ0bLdXaRsFFeb6rtv8TsJUAsNQkG3tWqfwiWDJqB/GcEYeVNnSDZjRB9FhBrU6
8aw0rPFyKZtKaS35hc4dI1t4Vh0d9mm5s0fhqUwARoYosviI4GHZR7ogJ3a8vqY6xeFtnPRXJcLp
H+W9QW65lRBZK4da3iwSrOJWJwhA3pZAjATq07yGaq2t859rJcIhnjjrvZhBkm3NEuDYl0Oe09ed
KPJ+nx2w+rCLuCav5nLGz3t0nwcSyv+9VIa5B9GcidYJ0sFP6pHOOEMWFAh2vM3TiXKSM2CwsknS
jgYpLw/0gxz8bkolPAx7nHH+yeFv1+BiRXJ42BzhUjzTEd0F5tBt926TYccDJ/AvSglOuTuJLNU9
R40uqeN0AAK9a45ndkUPHG7G4eXZ+aCCsiWLXtPZsFQeud0ScXKveu1kQsbd2INXVM2OiRxFAjlr
rOaetgmhGIVbwXc5YGWo5Ujy14NDcp5f3FmKGuRkSNWvwDuSCvhez8+SUYVusXAnbSCJ2AbJcfKv
XiCBPfc5pz6KIsqxYvKiyteYS/McAeb1S8EixQTU93zaqtnLcVsYctrrBf3rFfG+8q0oE/tiL2R6
9Lfy4sZh+rQgsXGfICgqYxVlH9yxi0lVOrClikiqLA3wsFzqN158IQsn5+/CnI52QeKzqHt4Yhhh
UqElYdrORx4N2Xvqp3Qd9gzkdQGanepHQE6/I+RWntscfmJLOROO7d8vP7r4RtYLPIlr6cxkcOFg
XI93tE4//WwB4XhqPBhBqyV1eDrD2ZDEjngT8XXjgiqSWmGi/g1L5tm3QeVlIFCij5WuSmWj+gYX
vyUArB8K7OnZjRi4gegkUpNVRUtpwIreByhwJnwqclkhR3LkVxzwZlm9E87YWIUBeIlhzgG4loSN
RnDilQVdwY3WcbiWjECNcXfSa9lJxHf7P9ASfdrQ1NPGKdnLnQGxtYaylHrfB9xTvaoXsfAd96Yz
yEAX6pPnn53k9UPC0+s4DzgReDZmVQ2vh77OFzV7TynTZ05vJbgoaaRhpzZ2sxe2uj/j7ybCVSP+
n0OVHcu810UEl1klmJ1xEYBqhl3X5l30t9nR2v/54QX6fFAufiRYGhbh+oKe4U4nLWohgZk0U0hz
WZlImCvXbuQYIBKknEDl9o4hWK1wrC+6vAR/zH6l7iFuZjP/Ow6WBC7ZuSlYUVyj2fJgbMj4Pv6M
obzrgFnjtFEtV89IHNqCTZ+UuySdkoe8cs1v4Nk3yM8eoG0QzXUbHP5XaJe2xLc4B+TttI2j4vrn
NYlGqHhg27Z8u0AD8Fqq+LdugdMhcI/ey0weMLKjwXXRJXatiUEMAO9QzaUpK9RzlBucORGN3raj
iUPAyBZUlrfgQBadFil7dBbp2BagltnE26dM7eWKQB0dLPJ5GH+NdvQgqNoFIFzybCvBH/1jQudl
GdjjV5/IpVGlM2hEFmOxucGVuW0iBXemJ8MuR100M6L3LeX4q2fKDZv8+8aMKY+SQXYNsnXj98FL
Nj1tY8PlZIMOZzlyC0nhY07TDl1HPu6lT8mCbhhXH/vsz6iCl1NeVOoTnFfqOdEW6ZRLnuSxfbcZ
1yW6fqm9dTGJa7HxeNbPjVNb5b2m1rmR15rwBxN2jiElA7jQfkCXE9AKNBP4ZWPYBUYlngIlaqdN
WS7eqOkZF/+/dIEI79n8u/jJeTbJqFAh2UFoDZQauCHnNZvtRlcCnqbuL/+sFCXYGsV0hHBCHEVX
PNSfMaKiReca3WYekUYU17/sJ6ztBIQCmNVjtWQrre6oCApnxrxkfGAOzl12aLAZ5aJTQu7OohIJ
1ggVBnaevIWfFxRztcxAMKrUdMYyBnzIcnmK0hjtp8lUGDI6++UZf4LL1Fz9eqoLKtq6Cb+gOEkO
YuBFy8LBTjMBx1vZCNrJJjEUPNmfICbYaP0tADfYlD71xliIPEfYdUInJjjZOZpEDyh/71yUf1Ut
WNe2sZiZG03u4HExVqZQdSxjqHN9kOj2j4hkkjRxWZQIcGdgM+zNsBIweoh7On6oBZ0/j0vQolo2
KD8fqIQfppHnatv23+9zHUMTz22kPbxNpg6dMchoZk+L6z1bRY9qy1mupLZ/zePPhndDD6lbs5Zc
3YpKKKhxG2lILjGikc3ZHtPgEtjdQqnEhXgZvG0C/H1keDpPhoZqS5T0nxBiWbmeJNs8z3R7tSFd
NYW5eC2nabfqmJHZASPfMfcne9IdqMUsqFdPKh3X+SdcByxpBivAsbj/Lu/ldpqxenotmmXRYbgh
BgC7X0XDlp0dnf1iYm9SX7ClyH1ppPDNa/9U7x3HFiwyHAl30kVgUypUvvUICgZEpsiLQ1MfADK7
LWqYyZluUTMEivo7Ck4NX/M5NaTvoc0YzMvdhbiNn3pJBMmhMoFCwFFGQHUc0EGRfNFlU+qoiu5I
TuClCixB36coowcxj45OzYOPHGUwmKuLIkIFd2JjLmw8UMACPDW1TkpeMfy+EKha4IzrI6sFr4WU
J783C57ftvfMrMLhMgPN7ruSNoQMGlx0alCGI90HnKGKccGn7+dP5CyXCIcWSDgvfMlK9eOtt5bQ
bcDSFVE7+ao9M8RXXRxdywIFNcvDRc/v14n9aDhPF/F0nVJXHtTtIZZeE9OoPSpgdIQuGGJZCyNG
nuu5+jjIGn+bYvxwhBYs3709vhLMfM27nvenj7UNfMaEmS89ByNrM+bllMdq8qnVWR/sRw0hFBO1
OtD7m28Qlt1tqtAcNmbj7zffmqbSxlDhTqX4edQHdICeiNXucnwCCXeoE8uLoKR9X3fPSRNgUg3b
S4qmplSF6FpYv//3MeeNrpcc/w/kmoeJww1VcwK/dudfGPSndBhtF3fDS7RmdsJMs2REIEhajh/g
LnR9cZniaOsY9Zh/Rcx1RIC7NwWmfqGeRKnY1EjEU1bE0Lkl+0wjv/peji8rhR8umAH+e5/djLXA
Q7Udu0RaPpV+Qp2dyNT957S3kL0tB7J7IaOxjr9qnktmv4jXg4qAdR++nVgu9a6/AopW8SO9P6Q+
KpkmWqtcnA4YbhMq7l7vIoEcHWYz8z12EFv8DdA+FEDgR1styM8cx2nnVk3OKfpS/o7RuxrGrAoI
ffx1yxug2BaLSit7nYkaMBarp5keo2hfZiooXeWQqQm+5tXobmBZ2wKFD71x+yRBjrN+MQ1w10ey
uuKmBd5IemkOrHH1V0Ca8xPlVxOIvm8pg6vyjaot4T8vT15dJYXAhNiof/c5QXHIcHD+B8ckHiUU
Tu8WgK69BhAYQ6WvLcPGu8CAx2ThZwnGR26166QxMZ7tsDWRjsTyYQRMo+Ae0l4UFerjZRcxOzYd
c2O1MJK3j8YqoLb/tBObe8KiAQaNnv9nI8mC6Z86AeHYi6Ooxh/5rQN8XSl+EVCOu1hd2K97zIj4
mbXC70GUh4fflbVOkPxqUNW4biAR83dDxDyED7NVstz4CdrIkHrxfP3BlNg04xRj7q0Csiynuwip
PgRxLK0XEwTodVvSa6z/+8mP2LVor+Qd0XnFg8/9bX93LfiIggMJPO0lD73l83xr6yM7RKMw5+Wf
MotX54jF85nDOx+z5iyxCpcNO81SoX8p66Rtm6U/DZrYNUihyaySJRduEnNgPsTgLyhxluxMc86v
40WnEbdfvDDc2imSas6U1UFhoEbPxLfGcuVsAhhwb3a1mhJuINGoN7zWtGfV3FHAq0jTFhhYK/tj
cGNsUhRDkjm5eGk2bYGUs7uEDwjWa9Osp4C+PRu2vqdfmq6autQIQM9YVCKmRGUeOEmXQzWgLtBT
6sAQvE7tUgnOvCY8qzoDL1hLYpFMBON5fqxtUddrUbJKsHyHi4q6mabvn2aOjOlsv6sdi5GyQsm0
op7oKvBZw2eRUCEps3Exr7GULQMGBbeJ0YHl4/YRdi/Z6kcP1FJcY8Fxkz5+EFT8LZK7zv4nn17O
SHECeRE0XaGU2gN5FLcACFl35lF2ycmZSP1w/RKadT9rpyqokkAbijidC7v5YU5Cf5PBBdJ1jESC
iVFx577O3bAqLxG9slATepMlz9BVXttIX8ie33p1P/Ahw9csLTjFA8DBR6N7MaSXIaXeOY7TDOZL
Gko0OlhJl3IglBA3ltcRdfP+XH9Sktlxa9bhSmucVGFLro0VbK5akCE4OOkK1ah4ZhVZAVFiwAWz
SMKnedXC6xaz+AgpXbz/ivdnBg6SpULL9wNV64Ya58KrL7q2Vb/RU7ZNMchM4iV0IkGq47hF+NlI
o1krizYENS38+0pqaf0GGV5GvvzrwARKzgQUc2f+hIXbC+7s7oKAF+/Ptg2I47LRn5FDyhofqDQr
pjdtz1x60Sm3rSw26Qk2lZy4fe8Pk5f+QQ/mVjI9ajQoeNGXsNIj7oIO+NsHUXo+z+TpwemLA0/5
ewoxT3Tivm0FSt5DMCfnVBSfNf+GG6mutpn08R0eAROMiaF0a0CdZvDRvKN2sUxf6YJKqKwsZIT3
5+NFUmHwBrrJiwWNPLD9/HC1y+EU8bFbZnxDNxcfRnwP//jhFKHV+vmaMhSlXUoIgROm1W/e4x6g
h2cpZMc+LFkPTVET1ZqRJ0RdkY0p1EuGYFqgMtaCi+64Ej9EhHT3gg/GCGqZjIwkJcnpjouALHO3
h4ZZZFl2tHT78dG6q39TUhfpjI/XueE4+CES/lYL381Gf6hzsvesR4Py/gzvdHLGojSBbOryS0Kj
7e/1PaZ9q8atXQKbG4BJBc6UExlZ2r1gT5O6onxOnKlLG51DaBd9bwH7RU9rGd95jQguZNZYwLad
Ai17uQ6AyxYNF0UHFpqbznJ5eU6v+SvHB5pCjj3XpSzENbb+b1C3QfrCgKsE7DxBIfniRdSVgBYa
HCnhXivVj8ILeiYaFJKFQ+2m4D3knSa9kMWCxj3K52wEMs7xf8m5jurWYhWGk8xPWBC1IVMvlt7t
EKm7O9SoVt/B0BjG276e0zFwhxdQUtim//PC568ows4aAIh17ah09arbErSnVzIOUdgZ0VIV0JYa
bn6ZMaI/T1gVsNvEhRghV1j+QHdbiH2ZujPEKQ6SuWYKwIN5sXYaBZ87fH1bYXKAVA9T/hqFMevG
lQUzuCzupSfuCKdpQ+ZVHZzHvduSpan0O6CqVSrnIZA+OOlLfieSzn94GdmBUzxVl8QhvIcVTwYH
m17Hg/HWN+dw1SUDY/j5Dftl6uUg4c1oUx4+M/YtbyWYP140eSg2SuB33+40BZ+SOYBUIp+FzXZD
1OSmrwAAqC1i37XRHeVmWtWx0klPSvET9vpmI2TlzLO7loLAQLm3vZfShywzPQLdtebqS6u9YK8Q
AOTU5SfxTzRkBf9PZYmfZ8+dDw4bdIeOP8vPQM7EGmQC2mHrv6VfUcfZOVyqnLRQX4BBCKsDgEP8
rHFZJ/QjSwVqQmxwulHiQqBzQRhb+QRQ0O8ZqcT/oz+CwAePxwkI/y3QQlmlT36g2XmUn+eko3cw
EXbxFQFKgu4eGGe38NG0cfj6pm0z5BBx92hBkoXvKa+692B2ja3f723QDiCKlxlrPxx15qJiWZii
uuU60i3xQ+s1eYh8ka93yjHSsslti6Ic++nKfP0t5ZE18IIlCu2UsmL2and4dBogP87qmXK/UxGr
iyN+wFipP/CJhXSiYu7+A+EzVWvZtpr0f0T5312QGbCPnLDZiQNgl8luryVZ/SRjK1HmWAc4QVPp
2Tf18Yvb2eTiW7BLwy1ER/MRR+55D5lRU9SivuPaQsQ8RNrESFBh3dKaf2JlqHBjwsWwgH7Vexx1
/oHP62oRcQv3d9bMdumCkuDkrW7TsPG0wu8IgbwkYRpFvbHcb06RJqWFGULyWD5Luu078gujpu05
aahHBmTOwmVlHD8S7VoRAnxhKKRKU1zjamTfR2synbD9hSSqGH10LeWMeNeynCcZM3ZT7aKJ39tw
fNr7YR6aZRngUhsvjXWpRmvhAydRi8My5Ac3tqkOATZYLWeT5xFojJIgc5F9x8VwD5x1Wmotdn7p
SNhtXjzz1W/KFk0lYyBHUPiDf4mIftJnoF4R6Knhwa4PtUh4Cw75FwpJ4ruT+ztliFx0Hni0zDAf
wpnA5JJP2yxBVnJoesD9xxr0wr0CsYWCLuFXdBrz24uJTsnYf+c+NDtAZ1doTuT58w9r4ZC+orae
5CUpkjr6YoY/loek8Y3xw1C1gfV0CI6EEhTfSS8dnhKsXEPc1/Tmbekh4vYIo4T+MW7Vgb0oCXIJ
mYr3yzgasy3HUcMb4DMEnMebDcZiP4heauOOu1atBkkOq4NF41kn60shPPgQGUaNcU0UnFtH/y1F
SjrWFjfWi+VdA+zfK6Kk+lG+rhY5SjMdooQCs691iduvG9hxROh7kIg/DvtBxwk3sgvwA+I2rOtk
Gn7TsTrZik6Nubs3JzEUwDl5Gp3QNAxGEwQK6J1psn+Ie8QSM+mOSDeCf6Pkavh6ikRO8gmWmxmw
vhcXHZwCFYDpUCgPWy969MuHezJw2zyHeEIBlqKYOjSU4B4wG6+4DZDVshhg1tHMK29jhTnlAXcC
xlxFUKrADdN3/2NfEdr+rmWUzV3b3AWRcsHNigTvsrYunUPDFsvA6tkPHsKpa3C+vRne9FMVClmH
Rxsw9ZV1Zdrgi5NBMtqqKc/rsTcP5LhJz14L+ojBq5eIzkyMc7JP03iIdE5/jgypuybI4Dk93MWn
5s6QbP2rgSdshep1+3E9ZB4q+jU7Si47aOsTdYsXhSxM2/lAWT4o1xVn6HlyP+tACA03+qmvtJas
2hRGIgRzC4knUgC8QPsYc7Ea3qq61I2DIRbDtTPKjpEnRb29q2TSPTQIurJSojsZgNY0frOOxOyQ
Z5acGqQDDREGGJwyPns49cGgvh3P3wjxPsEon8yhIGEPGnFkoIFyrqElkrdNsyLrzWDmaMx4gkdn
whUYwGt6RSe63yWmvyyZhdM4LNyG0VymqitXFBN2u9I6lg3T/7EVGWo0fNKzUm4+0yhAp2QfD0X3
gTaUzkR5F6njhuMHpq+yUHN8eD0/yBCA8W8rV8ZuiBBb+budtEGYbgQAEFia+eOx9/K7fRxOZFUv
kMYS6DsX3pv55nvGTtg+QSjYYMYeBFdjH1PqnJWmzpWxaYtiVaDniUb5xTOhOpHag1g+elsNBBo+
HXyx6CknndDGXo7ycp6JAxItax5q8Go9FHeKPrRr9Z8HNB5/9sH9j1O35RJhaKZsjhvFypWHwFLw
0vKqm0CqhKsvCtsXBZHYMvGZxIYJALJoP4WZmjgYXY+rctaa1drLPFZhgRnERd8rZueHiC36bR4C
jKbm4C+hu4y5y+HQDYFoWTzfTDJnSKi4ouI+7efd0TLIYXn4Xngqmsyj3jF4/CnCdKf+Qx+EEskG
i8m7ELBkop59JcrIotONG7y0IN59r9ZKz0WoOcU4aVi8T/r0exaUKZ6DXJVSKpIXiWaUI2FjsxYJ
VGWTRUfYaQk2Akq5mGPnYMGFa+ZIdGSFsRrzviaX3L0PRy2EG20OrYS+YMFrqdrYy4EWe4qWeI0r
5LGpCqlikPc7gwlSoAMjj96bjM2Sgn52eu32USkO9AlQVde0y7WqgtGfPEeMMlcOe+LcBUPI/VoM
wiwN8UhbjSaIkeBl4BUrE+wJYGJEuzuypsDzIhMWpFlVs9gHCcBHXf0mmI9D/afhFVLKMjKBfP2F
52zsjquzp1Vf/oRmqZptwooDVVg/yS3/Ze7h1LUgHz9ucEUD9xnzmaSOAGQyXejPKKks7eT8xlgH
trJ4kUaMrNKxHjq/ZiNEuiDF0srcw68Hzr4QiupyABjxRghjlTWPY6bmbKnW9RrHhervY9rp0269
/g1wYwdQEfVoPat30F5oKNBcRs3SfRqs7M6MhEUcOqro8UcKqc+LtDftmgwV1hmrD12TUnM/L+pU
OVE3JPTUv1YPk3JzuQ/f0Zh4WFavt5HhmA0UkSMK4eZ0hvzvwTw3rmK34xBXuKHqXeS2IP6yeqsb
WgjfgrUZtFGWJg/10dC2jcultQQdtGGEC56D/gMMymy8rHmiOtbgyRLobXo1tzyX7Xulh69E9MpE
mY3noahZKHkicjFq4dGg7Dz3lhw5+9XxNfdK//68AsAWkuz7jj8FuLzF+YQZ8neqjhv971ex2Piq
SHSLGeJr3S0Koqcvngnm9Rr0DtKKM2QxT7T6qWWhXgZt0E1njrN/JL8v6uHwk8oI20vHO5BMu8on
/xvmeyHVcDdztmg99QwP0rGZlzvxZfKmXYhYuVXoYJ1yhbCSGxwuZqnvMex2dLb/94g7OoT7X/aT
oOVy4n0CcS2jxPIDZU73Vct85I0DurP7XRXtQ+funId6Jdxv3jlBqqJLGDk8eDQ5dX3JQrpQThfz
p5G4vBxnFg+HkiRyD1zl4imoYE+busS/om609SMoP37/oy6O/8lqycSFtBNcHTgNzzfmxEySByNu
enlqAM28h0yo8hoWw7HFz4XXLgw/OA2jEPyEAaUafnbSF5+oHZYe4Ptv2O5zKocse2D4KAwysiqn
R2PQ9HLXzNREfr/etk4mBCkJqsy0v3ffLRWHW67L+M5dKwccmQlvWsBtrEJVvjMv2dAow5vZlyAD
op+6uG/lovpdKgLpYTrF9FVp2YBmlbZ+ziXzaw1cZfVLTYRZizGYz/GUUTQ/nOqg0MITIP37ciaX
t51fe8i3McyQ5OQY/SvQNIPFHqVfQ3PGdMTDGSqwE5sTNPb32T1w9HLu3ktSefgEKApsVTL30cRr
QQQh3dTxbIFE+Nvj/hmZztIAcyJbW8NpaX+DZn0RcsyK7AXwGRcZD3ANujRBFyGVp8wEZGUWRGt+
byGCtfc/tza9Exnb+ntz2lUNE3+sGudKTB6sDFbksxPIzU22CeZI4ohGZQnJov2aL6Y34aU4dRT5
ol+ZYcOXqZKPe0N7iJJJ+j98wuQELQmxdT9HDaM7LYt/RLeXFZsJC0Ou/53G8up4N02ZnP3UYtqq
TaWim4qORbzp0uH4Nik3n8O8E217nlDj8/0rJdJnyzJ2dt5558eALvwaFUlhUwSDZ7lP7MO/8KsX
Cs7EiDUUZ6RvyqI39tYxo0wNbcJSd/XUXsglaTot8UCfKx8YDPZ9awUb2pBEXv6nUefIE1GWZb56
MQiRe7KKMday4joN9N7Dm4ZJfxD0h+1ZYOcdwQSfiryE3j4ZiwB1ZGhlC6TKNkPfcrqTIoY/r2T/
xyV4Oq0mX6Nra5xy5E8uawlzsQoLfxVE2Idf3WQi9SAcp8keQAVv2vzJQz+CwNHi6O2HWd8Ijh3d
wgbf8BU6A+vr8YZQcENaSZtS8E/zkqq0nWXyzUtArtRqSjXF+J4bucI4+yxasitvLHDnHusyxDa0
UIE1uUNjIaoyl7HIcyWHeYyjtc1aIEZkdVxLpjeSq88GQN4PSYty3mnArXYPiFxaXQYDkgDwKv0C
3jqTU/9seReKVK7rKleR91+uOfaUhbveA8lx9ryMoXyMPqszZypSN4/5414fdH2frkTrppLUvU2r
2wlIWzzBYRgwr6SrU71GE3hvpsfyenq6tqBBjet70Z6vrbaX0aoXY/cO3sgh/1DeVoOSkBGH5w14
EKWgcUHnVMwTuHUsjOwDQ9JnZ+wEjGD/xV7WUSFM/n0mcWOwfrG/DKPIIiJmHeJAPVXWPzx77hWo
9IX+Acd4zK42AbM/JF2qGpg5iW/vIRdcQXVIuF2+RdksxVUs/hfdIqEmO45H9Hi1v98XHJpZ/iqg
/lRCiCoM2EPY+iro1x6b6sgSqTfmfu+s8ce0hA/P2vvDD2RPRktpWX+ZTpBGJ0L5KgIGLI4exoBP
dd/h/8kdKgeBpBfWm0oZbot6x5SNDI6IjbOWswONzGOobsd34vgR34PnwQTpcy69/06POaVBQD0q
kl7XV2j9zZ6MHS91GMSjUEjDKl+KL8I2k1SuCvq1kobyAxAsmfQQORSBcaAxwKT9G3OfbhNXnua8
3EBP7GSCUqXoLTvqt7HJz1DgQXjGvwnVEG89AShbVFPWS1bBZtl7HHtrGQauxgDrxI/cTbonqQ6O
rFKm394Q06AYpxWEgpIn4aOvxAsVxPufhN9SnGMmftmlrqh6eScVzzj2+/rY60EhibLoFkV35jxj
+aNL/MDlrDnMYzwxvP6p/rGfplbm5PMhIoyofAx962ryxipuLys88+9O6Uky8Wwd7QtO3m43t122
PzFgRpuhR95eHCzI8T0ACU2A1ZMJ6sjt7XK98cXix8bxWHK8sjxXsJV5Xm1OkrmmhPs8Xa5kEOOD
fmxk5oa5d75Tpj4bQFxlYk7CfdXYyAxlmkH3rutFna8YOVWpKfe8r1pylKrBgGINLSkFJUReSOed
SorqGAvhAAH9R788l4bFAWA3iUybMpOtsyU12WgP2VcwCGAR+CgmAt8JwDnEk+Un0k5yibUEd8bQ
g9c++/YdyuHwWFeWiHdmh18zYNNr3vC/Df2doEAhfo1uN9uiyZOqZVW7ReOeI1CG5fPGJlRU8cIU
ubUuie5lTe7VvS8/BBmzvbtZ5ggVM//iwh8wOXHYXq0rqULPycwitG+dlBozJjyjV9myV6ApecFM
QoY5xizMHaFjNVYXug8sjcNJkpDbSrd6o0SnoQ2HVGVtbdJYGy2hBHYGBh8bO+vHY1D1GpUzQabt
ooIQQdYOqcnqu08teTxQYmE3heZ4y2ckYEPcjTj0UQ6kvgC/JSKdwnkw4Ob737olXP45r2I5Kjjk
2qym43zgYZkZk0J70JYzgViFwn29FtZiySE2HjQnDMqq1sD+0Avqsw5ZaMkC8aCv7WFE88vv7iZy
0p6JyQnCmsQ1zk6f+HreHW+FC23gXx98h5w5XFgdo0d4HICYMuH66fttoLmKfEtYlb9eKC+FqGeH
5nFL+3swZK1L+6Vy8+UvWpkDVy4ycvdGlNRNvEDQUbU45m7cTKdzWRU9Z1qFMZvT3r6DQrBKAdec
4vBvopuvqSr03fqKEvk6bttDnxpPAQ/+IuDWhhIX1NguOhnpcxiVuVPqg9r2cRZKEVMxl2kwd0Ge
D7wD/Pt4pZET8ufRjNUDjF5My6T867EBkOz98pEvyrqjAt2ydGKbJFeiwsNTAtmODlmLfOSIMZIE
dgX2EJBC8pBbsbe2dcPsGBmslzENhxNyP836VYT4iftMwbwq2hQ3RBVdA5lkeX7Pm8CB+QbQI0Vu
+NdczbhEuJ8ird2Lanr5X33AsoDZdUc2I8DE9ZSntFh1WutRp1ruw/PTrWd0jYfYnij/kHad+4T7
YPPVxSkLJo0a6/qSTWT8dj6fPFywZaAGqvb44c7zIuDtURFS+eFbPQEUvH8UMq/953eTLKGjNcTy
4u/oKucS3Cy8wPSkQati9BVcfNlqh06LyRfehKpYpRM4sDP+aAiqWMKtXK9sMBJJBiDoydoeI57L
iNSmf/sHIAYk4NM7HKV7NKHJTCWvJwcui0XeQFawjKKmPa/bc47dEjk2F4BIXOApkaWQ9N4TfHNm
nT5jdw/Iq+VBrkEszuHOMJB+YDWIOFRDkx2c8Bds2HGc0/R9dzFs7GU9rmMBR4XLuJLsIbQ3SqKz
DlgyQOJq9eifAs8F/npwFfXAmho3gEhKeXwHMNsUY7WjgdcFTdV1WIXCbGtx3bICV3wypaqfXcir
Fr2Sf+NzZiWGigezBWBvvdBGjTcXzNhDyGpYUdQOAOtq94zMyVLBf/qLER2kkcZWNYRy+B2nWFUP
l7jUO+hHLipR00aM7hIyRwkHxIzAiSTKqkEEpd77hg25RiMdw1/m34gtboDj/xX9EieHO3g+6ele
Wiiuc2yCnsDU1sriiOBFQN3YWPSBkuywQJrIAbSrRD22JKb9o9hIdk2is6diDB/Xd+o+ziagt/2i
8K5UdtzbuF72iQ4s1pK1Vg0IBg1csFhpdILpoSknAi24WyZysZ5QQ1qY4tQFXH2zLH9F519BtCm0
WnV0TDUvWqfND7oPAHO+WlIuaY16XXzuE/58LITUOvCa4LuxFCZwfTXgOtMUH6vGutk9+TUGIfpA
lcvH8nfMr7C0nl2lAnkG94+qG0PGHO8bieo1k9VaKTQth5dunuIk1YDJaF+DgYBUPAKxenyjuWia
itTW1ntfDVoAlyQ/GKLB/4JA1reoS29lnnqvGjxRzcoq/6pCfQ4VqtGfCNsKAn6dnQvzbMpBXwcr
aVf+nBqJGPMAhvJK1U/kAgyV6pC/UUWritTM+WhlBm4ARkEY9bN0PKGROZq6by4k15PZxKONIcWg
EfXKjk/b3GTimMMTr4ItyjX4XlrbsG60oBdYS6yoHTiumJuncBhgum9yppyrPec9ntS2eA7eRzWP
DrTdTjDiKFBpRmEFT2JPyjwDaB5uk9dc3/b1KMDzoqv9yeyCWU7x8uKif3U3xmG/6UdYNlXHdm+u
e51ngV97M1zmUCxK2spIHWyByN3jqzuELThL1trYLqYtg+eZhrzeKOpHHltCaL+VfEXjGeF2PCik
HuHhwWTXQqyuOEC+c8TdrfseKuZwkDVsDk4hXwMw+xZcMriF7TQUmVZ0zq8NTSk9ylG2eppG7O1P
akdgtLW9tdF87lxgJqgqVtTdPzAwNPHmt7q6x6jBFPu9+upeLpbqqJHwVcuOWkAkU3PvVl7um/nO
ESX85+HZULRAYGMXu3ZljSlhqau9ra2kVlYtuJYVEG71yp8QiOTZ23RomOD3cgVxOEZIOgAWLuIS
j5yEOC37YHRJXould4daU2ckVdUaEnFxpKsD9xE/aVPCXo9nPequxPKYyx5mPIbbKOhifOpyTiPu
LK87Y+tHtssvzveEFKUhzfHnu97LOG7M0OoKAzwT7JdrdRili8btdPcUS6bVIUTLSBWwFdjai1sb
cTafNDj+WDYB43fttH4w7zDfEul6tT8xFdQRmx6jSsvTAtawvzxgAnkNC6K9UU4u2MyFV8KnKUMR
E+LVXT/HPN6RXtLRAq9tMpl+WpJgv2zZPj2hs9uEU3chIB5pDQsvq/JW3GAAa84AeziSDsaELvcI
2jSDygup+r7PLUoWf/hO4HrWqHKninLvjTP0gxA+VHBtn1fR0aFWfmelBPT3raVzzWegyLyZ0YMZ
+snxIAFfYyt4V62temlU1rlr4d0PM2iz4a/awVsIZbOunGOH7Usgo9eeI5xLr4+yFXcce8VV/98o
30zZH+aXP1ii07ObB02atL33cZJp8X8WDAD+MRaiudwtV5z71xlfui4D9aUhxcy5qnl/1PA4uYPW
ThA46nL9jLpevaZbqv3zhe8ynYMX3VRLlCOSvYLEJHI/t42dNHEzrLVbyaUc/KKm4gK31rTAnFKk
2MlWaf7BwjLCF3CIT4CoR2RG7fsiZojONzFm3iE/o4KLWvKCTFcB7ZJhK8eq4UptYwyHtDJuQ1Yb
ZO1TcaR+nYiJdhnu+e/90NY1zeBzS84AxaFxi24UEGUfpvgwJEZVl5vqer6PiTvoPJMjT1OF6YzR
xLhxrgAUMtlCwrDvTL/e6/XpDvsLaoNVKLsfhGW0iT3UvvqJLK0XtmNpDob+O/37UmrBog+UnmkW
H1xi1i+rp6fCUClm6UPPlu4I5FNW8lKUytLtqbOtZqzXK58lMxFJViO2Es2drKIYhbVukvNwX/9/
OJDSTiqIp6S6xlk4/RYA9JOYmS1dbEc+64tG5IESaL4yHHsUAVDd7JvRPgce1dbA563JVGhZ9+zV
webKMada+MoUuAFNEVUXHeUxS/5RyOPoGNZnkYQ7qwywJITKAYI5kG1/xU5Xhhjgsx7jk9mJ7Ckn
/E9wHGx2ydBARg7ZC0HGnGthv4seWoP7fpX+I4wr5xrc6YWPwsdvjdj2aN1Vunz2vNY8UNY8TaVP
4TfnjKZ/wQeSdjk1DgzOTaaIpRhdKaQ3gmIrr+RaOOoB+YfuAYbv5vrdjJGsRqCRcO4U2r6MA/UR
S+itc2o4mAHW9/dLFZkz+VfBwWTYMYQ+IL3Ujlc5fc72GIuB590/yGn1uz/l5VmIxOrO1ciW8/Z2
akT9Ex26sfXa9o1Q7O3lQ84w1X4wGXY1jgLokGEMzpFHIJIX9OrXOMSuop4cSigbuFcsg5KW5Dh8
jYfViswWofdV7yvpyT6eOA9uR9YvMtUkJrTWjJddo9fQE6IQdwxJEd4P4kav2wwVhecv0Je26XPt
zwEncGAtMDlRotPciIFCPRcI4lhs9mVJXOAi2zlzupnWx3tMgRQgqQg5f0WdzReak2XrYZCrvix3
1HRrRQdE13j+1NCnGylVUEGyPp8VTm7uvX72k/VVmG9sMJ0HIvcOkaaopfw8OTHcn+HzHzIbB3SL
9+KdvEl9kdwHBsA0X4Woy5j3e0MNhtta+s6Gc1TmA/M1ITlNLihC7OnccP0x1GG/CP4cQ+C0f9Ol
28du+J01lo0yqFMC5vF3appSCpAmMF79TklmLP2hsAQI2L8w2CG2jIFi7z1iFnPnmIhsJL2Qb2kt
68k4OFYISewyOd1UEbX+C5yyZXQsGW/g82max6+1qlufGWRcDlZLz+4+7Gy7fbBtrdDzkvK/dU5p
m3Yp5URVhpwnWakWYXnMXc0EQzLxetICfvyYzhtV6G5RBHfA1gzvyz4hLM76KundMHcWLk1QMA4I
8MHGQdvBAIFYLhUwzObLJB7H4FPh1qQYiyOQzJO4UJN3ZYjPJ5gsbKU0c3j9y5WLmpb1jbOjc6BK
mT+E7nKUq6PNSB3C9qfNUhbkRyZLx4CkELn5n7aZ3i7J0WhCYwE9yG+gLXXgX/eVM6ln4wUYfeVs
ZsS48wJ7DYTgsNU905uB+RV+xsbUr7gwVhFVVQjXW2Hvyn25Xub6fRoV75h5aJ/1B5fg2qYqQ2ZE
dSugaYp1bVS601LBJ5IHfA7WKQT4IqAB7Igfs8rneGZ0/jw+6agrFlU94ycL7Yz1nH4cUrijumlf
8vkSewzAqpXBnsG835Y1DKDlU/z4KlPvQUIRbb5CRdAtESG5ZrqS97IF45PCDIJ4N76BFDKbKxvw
8a9HE85vZDEaJjlBX1iEr84jS8AQ9s9KRh645UnIcZmS9LZHHoPyghzp5s9n+/lTt8HME7N3saPW
DaE3yg48ANDnC+sVIrPU+CNkgf3gZJOU1Jv9/9XhkaeJrTCBCXAJqVVurSfoG62Jq7PyaCXj3HWb
9PaN8FuA8kvZc39xvyhVoZ66ECmc2dz1QO7IzY0eBTufpM4jBtu7ux2B24yKLCc8KKmR5yVdB8i7
57va3tuRHgKxrJ0oQjyAvXZ1s9q2VOgiYvwRivGgS4uQm8B21IVa/SHIbll5XPcBEzr4xhAFQT56
0RoNvvczF7Xt04HE591TQo4EjzMqAcnw6ugERNSu5/wdq9k5x27EVqERxkliXruKbD7HkcYNPNVN
2rw3/vUpWgOOHnespUJpPYOCMFGEuMvyzHba0LxIaPDEYzmDXOeXdvSS4gTsGVUfAlGJpBmWmBnl
bp8F2/Dvrdcph0V6c8RuWDQxtMq0kX7v1YT1CRcDf08jAW+W84L43/x+BmNI0eW/I5We8m1ZXSBm
Q5vLsZm54nV6U3v8ou4DWsXTFef3yTrmnTzS2k4BfnwLCJ1yE5hmVW9E6dAX+1zOs2VU0IgmaGM7
3Q5rCKK1KQAmCM9Jj+0a/7RXvTjrtBtgEmoAaYk4Bc8fZmNIfI4HTXZk1s3s95vInCOdpOwD971A
Onkseg5pm7YM2TMq2FimQkgtjrKaogSgaOCdfjn/lPyJwMa0LuaLiZMllD+LcaKqb1VWuLRmt3Px
tfnfJMhtzDzCtrZJU2h1CGKiwK8KER/TqBELThlUpUqI0wFx0LNVZaxKTeIFI9INRNzHX0Wmyt2D
R7aEogPut+ig+2HRIWBtSxWx67xTRBN/gcOHFSbWjK973/fqhaNUmFhhUC3ZWwH8PJXQc6DYK/1U
mUgCaz/RQmeKPO2kWhr+KlBl0BuJgHMVubI1Xwu4231I0jUOs3xFBDckxcCD0CyzPoAoK7byDKFu
Lkt9bvuLD/htAgk8Dc7MXHJRj0dwAQKXcGR4obL7R6QLe9jIESLUTsF6k8oCLBObMvPkGQ83wVTg
YWzhM5tVm/5Hhp7wWbeUzyea4u26p3nb1r02IBNEXNtvXl0WYv9rkZs3+Rf3icP/MRDWQdmymyrQ
8bqSeqFPxaJ9jixf7AUQ82rZEC/LGpN83BgISxXfBXoq4bGiYcycLqtjwAZe8cOY/fKwhYKuShx+
z+BD2uZ34waHzdo3Kh/OhAsYody38SUpNVdKeuEGploviaIszCv2wWSUhOizjmmzfz60o2PeyEZg
QYkOnNv7k/0Qge0BBIZdeGyvSRnih6ojIwh8kChWBH0PLNmJi6HswdcHuewNFuGEKf81YkYU3URm
CS/ffMfI/l9hrK+VK4JpqtzY/87JWKCVIas6wK9d1fi6lOr65mW430wDNBGbbc02PB5LimwQk/7j
8r3AT8EKhLnaa4zB0VvLW6Athw9rlulOVGpk1mDkUYwtIXQztY+TH8k3ZyPg1lFOsN6U8AYo7ahg
ym2ZLl74B16R62M2qYnghCuFPCWLCdGvIiehTovhMxi1TaoSE6QAEoowpl33jXmen/ierGybvORd
OjjW83rU1mjmjS+N+ZHjLCGa6ifnyDeWEz+CezdnoH4XbyBEimzs45Yy6UUR9Q4CmF4AP4sM2GN9
74TykY976ejVN/ci50AiRf7+Q1q18So5w+1kwuGrCopp/VEG9xQqj8u73RZpFnEFyRMOqGZlCzFi
SbTHxEmtcPPdX++sPTdDybYbfhGrdjsa0a/2r69JCsLjF5WEVZ4xBSDwjyK28MTLMBmj/dhaSm05
7iez7sb6hsj+abrQ2qKVrB3TC8GJWT79qtvSn3kxZN2WYKJG2/PLuCJ+LA6+J+9n61vRoASMPsZG
n5q23eyzhkMVYYhcDBCjRLsxI/tS3Qd9Eyq4qCf2LxaqJVOmdYcWucRhqRL7l5jZ9U8JUfeTEUSj
sM6Q6uA7/yqHw0kCHBlIzhok85vzSn8DIzahR2acEuMJrbmxmOYcUF7djq2SOhYCuV2S+qym2Ane
bPBYmYGU0kDvne8FPAu6KVNBdDOLrT8AuuCnMohlf4bfRB84TG05C6LttD5QGcTmorVilg5IRQHy
yLlZVNZ15TYS+YY5IBtp6xRIn4scaZ7Nl6ZWjh2TH3Fe8thNnNa+3BBPygp6r/CwnF8U7n4YDWUg
fHsXfDU2gfjP4mScSxp/8Tl6caiokGJLBPwiUGcwV1WuaFzWFnOcxbUgsVuDMbZne40t2TrDVHM+
cNiIUpviIFG7ybqoKXNOgWhifVeS7kqIFJECj+CSyAqpt949Xt80u6Ecbr1EhCT7gJtQwgxmMgwA
omCzW9jUI/nfc+Tn4iW/s3+l+jlGI+/CBonzULSXFf4GLLeXaOxEivckKAKvKjFjfyMYWCSbAtIe
0bDKTm6OKtHsvO4llQL9xt59OMo/QbKOip70auDhKdPDlmvmfs8PxUIC29MFqIr/KxlabsfEyJ7G
Clh1OjvHYCigjrDp5XivHdrZs7LAY0Yv5Xux/74DaopwUN1Ai6HxvFmUtzG7CAIiLxETn9K2pQDh
bYsPXfCEye6XtYYI6ODO4pczxuUKRb8OM2ehCGQqxq0hqeZsOoaCKZJmInT9DyZjBsX2A4A9a9W1
KYipKzG+4ZWfVpekBL3IAWOHWEdnddzvg3OGsLAbIjRDz5rtlSaqrHu8I8gWJhtFjWVRhDVP65Br
RF6CODKwQ8ch8xHzJdaeLg09EDaOhI45qSsc0w0vQhfHL5OmLb4pn4VpD+jxGNg0ul9ktEw7Bi80
cs40G9nL/Bboazqdgh7TY2LIHMSI45p1ubVanhaz6AAWHXvt+VXDQaeyOVe5Lz0eSInElXzu0FC+
6jGXz9S/PB7sFA8N32MO7JSyQkq0i6Z6TJW6udC3GR45B2D+dELbUpIG6L+tDv28W+R9FxVg1Yqf
jmb9aAPGueXuOdpk8LUMcgx4LmHxB7NHhGQpxTqaVdX47qCex1MZTwnX7rvF0c0AQRQg6S0HULQm
0TiurxvG4ESWhNI34lTClVZ/gpS2PESMZHOyNO9/5D+luc9qkfnr1RFbyIU+kTd4KjZdSKueS0ya
pSgOiiJGF8i1fjdwp1582Yong0Oqcg0Eb/VxDpwYh74C57m6Hd2tDtSGzx7TKt1CWBuUtGpuH9ww
BXaYMB40RIeKisBd29wNuBP2KXxL74XYvI1J9OOA99R7Q0YxJJIBWMDujfyKuxFepoGhVwdc9CR/
rUi7dq1k9elfI883shAAQNz2stipZG45xz6byzd982iYCGfW9GOcLIxW1NuFMzkMDn/8saJmCczr
jiCY7eVEhFLoKt/OsU53ZcNVWZ3EgYBGVTc5KIlKOfUXAqOskSj4RTmv6bIgUy+uMLwmlji7pQ00
97CAUf/KVG9AKvWjbUZZxS2sAE5TVqCHl7PpRMve03B4dY9s3J+yPm1gPDhnvt0qo9YXV7SYFIu6
JFHItvcAmwOxHpSBWMm8ZdKH6YEV4WVn3W1dnM3e9UOUnOuX60kesG1a3aSZwOlsSe09rQNfr4QD
IH/s5ik3yWAbHK7GXuLtqVVUrHV0AZRv9mFoA6bclWDfyv0bPUpZAO2ebdGSy4uSjMIXReZ3eP+b
2R0p1XnMY1OWbvySd2svR778/i/xXgc21/ckTWBgD2+1DqIVLasAtuBO7/1aV20a/2oZCjevomTf
ttHjnJZOzmEeQKUBnXvX9o4eq0X79nKGO+MRjY/H4YSUlY8bb7Q3pd8kFQOkORylEggB2+g6Yiho
EDYbJzg0Oa4zmIK/pKLDWjp4VB45Ppm2R/z0S05yCgqwPF80rDeCF+hxuqqs3/9l9bF9Zwjqqsw9
G5k2SPMjpc6FwTPFXtXswALOX2LofCJQZ/4GeFDE4M1HmJjsfCSdy5Ub21SMEgamkq7JF9vgHNk1
vyqKBgQI4zrMTAXOefBUuojcEh1rTlMnkK8AtePZsr5sjZm4Z2+IbNrMhm47xJSW96rFGEFplpTn
zKiW3bF9UbgDqoye2r5Fcms0mRZm+qR+H6JSQHDq4VQCI+Z4djDWyysyshTguO5mAHassCLyM5S1
P4wJm182M8UO/WZqrKLl8sMK8SUS3B3cknURWywyvYxtgK0fceLfuzFR+7w4mutCR4mj86ti+8tk
cKrhx7YB9nhiF2IFbaOwRMh03YEz8S2ZZ50C88D+Z5YI/VCiIkv5oL9pGSNYcdREcz0KTq9t+yJf
IM2KbytvKduYAWUxn167fPtcf2ARqoNXjMPgS2Tc3gUwZqQewkGVcfSH7YLp2nZmnJ2Q1aC+H0bP
AoZNrfxGORNqOuXV2ZYXw+qxL1g2onGILirYiVv1dOP7C1HqrbRa0ntnZHe1fAgcsHuiSweAU7g8
To7gtRclS0Litua5GxNXs3nEgidxhjEPzD3bIuPYSKfOP7aah/8+1xPaDGuSlbEHyPuqzPn/CaSz
hJTNCBvEEVpSS4CYZt99OGIdFUzXaBJJKcTlBrETWgSSRbhvjwAXsSPyeFXSqaZ+FgUSbzxM/dL1
lN6sV/Uft4SJ0VnMYSgM8ysmdYXVXCGfvMNN3TlvvXK7J57GhTeK5seZepRCwxEHNmP9I2ZEDscp
zYG+BMlsyC1A51kKw++L4ZdiLecTUtT2J18IZowkSAz5u5caCFqpgNeRKid9stiCcckA48wJsQFs
acjL5JsellOibjeD8o4kZ2it7RG8IZ4FiKe/HN0udCwij7tz0mWEDUmD+/jAhsq89Xw9XmBxgrf5
bWPwmPOThVvCzc3Yc5hle4tHbzN5kyw/wpGt+fvnGXKtI0fGv6hvIUqygjPK8hWpXdnQ9fkO0aCN
rBhWODM+eCadMQVyyFm9GYAmkhQGWNn8Ay4O4xR3E/wJtCWxbDgNchQxfZV1VR5CkPY5bW37qvWR
VWESn3FcHKulWvG5JGhjRbsUUB6OZKEwt+S63Ci0ySmKr4TOMmtX6cldEE8oShXehtqSV8pWDj8E
slu3sh1WUjQicWZB1RTWR+tyuSNcFMvYS2fAlqjnX6TZPfrzZSdsRC3WQyLjak9qUi1vMmoRo7DB
VBfKcXyAR4LWqLvL8kibqAirbIXp4skkOaecuwGUGb4dXhuOSWBCjVjf1/oZw6kgGLMlYXVdjbI4
H+i3rg/k/zkfdW/k7O59KNktEZtSZ3CF+MTLRFAy3oC7LJwxyksb5k/O4BEuhEhrQzxiBqAgzivd
J1IjzsvwdaMG46niCyt2d4B0+CQO5dV7b3+/8aHCtol84z2JWbbUcCeleQXLFZ+NhikTwr+WuQ28
pV3RKrFhfnX6CSylLshkENF3xPh6dca6B1nxPsSF2mT1Q7r9WnYC44ocNaRhKcQscS/Gz4/Uxuhz
jaY5/bgZTiNH7/USkC6Nzwz6IcY0qzxIA7mRijuf9YSlUj+Xi/+0SYnKM3MHTgtxGMKsXzdVYqii
MDBhquGRl3sR+ZBhu0ECWwSgboAOiVmyBKCxpFkC/rWYmXe6agzmjN3mbnQvqp8eixDu0+jAbTWX
B0m1riyT5BhHMd309gyZ3VVVtPAXl4G+1/SY4fBekK2srsu4WouIWlP57AO3D1RP7us2u8lNsgXp
UXegwSusZ1bU2KaP+6rbHAxNsSvMhSrP8brC8o6KTAkqxogHPjPykMbdqSl5T9blMnJy6v5w/hUF
vTs8pwJZx+VdrG4HZbNA3X7kfoNp2WwATCfTtxbX1rfHQ+MKJ3x7LTaRJ0xDk2W23RTA8sNEWxOI
p7H7XofUdUNlIiJBGG6wTbi7vRIuJTH9THzXgEPpufiKIkqoUQlRmnqAkP1opoNJ2AIkEs6x6vth
mIbKHoiY0lCTVWDtsPkggEkeW2LURy3ZidN+ob7OV/FIDw3pG2YNbYgKqKl8f16f53rpiE0G4Pd2
rXvEUS9FYRBrts5xxK3s6hQAG5L3ROI7XJIStJw7tYpAV+U5UZrVzX0E5e+nEY63EH+Xk+ygT6YP
ni/LLZfRv3ADQcoXYGXrDdJGKB4YjkhWCurOlMWdkjfl+eWvBJZ8NY6iDRKozQJihHzB8LqBfkmk
ZI+pUnVZZcVTZk00jkqYePqHNMB/4gh2peBHWumjDVuoaMNM8OGzXtH5ynKt3KsoFJrQ675EJHph
F2qx2+ye7wXzQAv3JJ3PIknhr7/qmWG5f10Ebqqc1H8tGkAjY6qLbpNz3slftlrIS7uEWuJoTP6V
IXFlaJBYAvb+JkowKwpFXIfz48vlIZPJY1PLMxUEeymkO2nnkQ3HbjPRMoT7bLZSZcTgd9VzbKYO
KcLsaS8dDxTQthgdUleZ3cdmRtU+cpL+jwzOPk5C7PkDBIIP2rf3AmtCpn4EEWuUVeZX46Gbdg5j
vlH0wh0IAVQgRMlohKzGUQ1iZtgMY+BATtgDbsk6jpUj7BfzssmStVvSWJVOsdUnRoloySK5yNlv
/yaSFkUr+xKfb3UMv11lgtZJ4+UXuFGkv5zfYrVAodaJeGXnezZd5nPqIJLCITUeYEoP5R6F4gQJ
P98swIsiRLBMBw1tvC8zoTqLUdGgq/az6ECtQSBULrGXbbgPoglDz+/Q3JjOk/5Sr0YNXGDFT7WO
/hpJ2ttYh3M1OV7611g7jNtPHViPMjUPDjdJqWYZvojDrvodwxLBRUdsMeRvbI7+KN41mgE7JLUA
65q9lU8ISjiir8nNF1dWBVyBui9H1r7cVeaAEJZvfP1uiUprQTVM8fQk4Pri5o0RE/Em9ytmoPSg
t5Mo9P5lwhR87fHxVtJKmf/kSLbQDgdD/0eMV1eyhwwGee4df5Fey5hHPAurp3aioY29Wf2hTpwP
7r15hLJFWoQU/XftA/xbZK0m7Lka2fGmYG1uZgyvL6shkpnR3MTsoGJY0tkLIBm7FPgBs+9Nc77T
imdm0ajgZIS+0GK28TuXVyl4lxXI9hL8NyO1ToThdyaRI9YF+/ddpR6jloqBlPn+84fC6tco1m17
0ldalYPwtk1pG/CryugqBv0C2G5J4bDRqaNOufRwVKdnFAaQDuatWn09btevYFjdytJEYqz1lDDC
QJdqeChAuwrlmCKE+DVyEiOY9K+LjTu2xx6+Jcihev0203q70HkYp1M70SNXZXNqQtLmPyvajenp
76KHh24miJ+w5vyMmC2RLRaawHvZcQStEz0W0gNWisd299wPdTzpdSGV3ZlmvgKtVveqIgyPT8kY
iRvqQ3KxtBR4x3STtJP0XRu0doPhdIuFC1Ai2qBarJ4XfC7ecCtvAz/A7z3zhAQQtfOvWkg1QU0d
VQ30Zxr5PnrfQqUawZDGtEtcKAIn/Ax1sxFX6//qGJb95sdOcoBMRVQ45O+B6uTinHr4Y3KopVgv
THENQ0MJUGR/X7mSokf3QHRYBk2cprIItafGILYnHs6twUmFpApZG1f62gKpGKYYxDMu1P41CFrd
91eUUJKuBN5z2GksK5wnvFViiC4ErmgMYfrmPFo8rYZ8E1A7/XE8jThawUvtlijP/vdciMOvorMu
jits+OCowxbEm6rPYLFtDjK/VZEZ/VoqtRT1rMN/XfCRWIFPp67KfVfgB2/5PZIWfAiuSOas/31r
Ajgrc4o/7a1Pbd71ik8IQW7zv6EH+YXpOmBfpD+qzEc4u2yz/kkhsawG7fT5i71jjk8OC+wXFviX
0uAkX3YGkGxt769AKjnF1UfULG5bFsWUvMOSmf5r6IQ97tW8HubU1tA5wt4DpvHxLVSFaacp3gXt
M0d7VkVylqOv9M+g8qc4cyjl7ynM4jbZImS63yPm1M1kfhwYb5WhwEt3OZPGCw6H954WdlCe0p0t
a9X2wewdP3941xdhHiAcQdhoz70sY61RSGcOFda2MfFn+cBOKdYHypqpt4ioGJFhSr8VBZa9PyoN
23vn6t6xlcezL9QTtM80iWZkx0J+WUSGrKQOAcLTqZoK387kZsH4VbJur1m73VqYXgYsOgi408V0
t5rFewxu2U7Aut7GrRdmPsarW7QLsD/YIpkl87Bv/2cIXUS3bXhI2jLTLAPgYJ63+fd55Y7MCA5r
VtCdJaGCnRjri8ge7ajdkjOp4UBBIzhdu6cAkkfc6KgS+ew2WLMEmnQOZsdrkWAcnA688wk0lVhM
u2TEMcsmKkvXs6+nzdxdVYh4FpVImbYUpzdZ36HmXjMc6luMRPk79sX2GifEClgBtkSjAQ0TySex
NQtxO8GFsjwbyhsO8H9bLal7A87fzSKlmya879HYJ2XboZ0uHiDoTAH5OhwTiSizgH2c806Db0Jg
lBgX7rBOa34XJkb3XMFnT3aVbJizYD5FvUUHouSU3anCE50HQuBq0WmLWK0GQ80fZhnNnyrm7l3D
cTjfVrDK6tpZmx1a786zCN2yx1/f2ffSqRf4Um5Gg/qmo6RDQ+/ygbED69ZhDIlmqlFnvRkKe9vm
JojLGhFE7W/L8fT8Pt8VfoOvYijmc4jJFScwMI3/7S6pTbEFMB0A/4/xKmLiQDgKHt0QWurMxtZS
Nx3lcrLZtNC2LWbEnQ0sPer9rr3iQOBnyFt8vhj8jdgQxD76HdmTXdxU68CyESaVZv0Ad0WMmlga
mBhxlhCRo3gN2xzflAtqo6oAXbahTrRHw/Klf+oUMCMoqzQZcSbQrdDkc80IkN2gLsp5Amsi+Zee
q5djBcBmAyGEBaW5i5p2HDi7eYTM6AyipIL2yRoRof8onVe1PLYyKdhoMS/vo9OO4kifKfAfWDHu
zMxMv8Nq5fgC74xvjKeicdAHXzF2s9UxoHlvMKGNbZptwy+50KevwG1UnixS2K/zYbiNrAMTx/fX
lNkd8l0CDlq9F/ZOP5ZYkM+e+Y/Bxg11GWlc56c9HAFM9TbcBmtBlH+kt5eFTI1tscb6XOK37ncL
dZRghven6FHxaOnxhh2CMAjSvCGd6fitlcARUDwmgaKKR9I6QuPNiLs+M/LZQH/JFATAu38rTYpu
w+4zztqj/+TKXPZy9Tkez6tpBRU1Ow4JSqGCFbwb15E/GWz/uATn8JVPVweYz3VzdwgqPlF5V2i8
IpKe/v1IHyz7zlTdmgxXz5Z/Wa+m6Srvp6wjHY7krcRYbJ49EtCi2kSQfDLdWq5PshOl6cpXuf2r
7P3P8g+cydSTRN7BelMoZTz8Wu8otEEu8cxMODSGKKOY/bu7w2zBFRXkvGYGkTGxKC3cVhDatXYS
nDAgMKCSi06nfJrVinHh+GOg1hTGbXtlea1RURaJy2L4XnE5fcvU+C06QZL2uXNt+WyZJngHZd8D
xHDfss9gK/IGBMBUhVByeSULkB5GHhiamIFDWJtXJMxG82BIdjJ6NQuUNrYXn2t67m6YsF+tNuRW
pTm9pRSNf1bG7Xj9Qm/FsoCsw2tyWlcb2P30XQIPRrrN/1qoRHz5E8QPZXy1Cay4oHFLOedDrd04
hREiikzMENQbXLFAnjJ3qdyRghuj98NyOXp7DRqozAvSrib9Jm13oyuaDeoppJE/M1fqXDUcIk9l
fgO3sxBeIj1R6VfTqmTW0wnrDD1S1MGXEuHtl/Kojwo23PfLtndTDCogBWYdtbmH8Z5A7bV5J+QO
DoAKlxUlQr7ElAfY0TcbFfDEQR7m+OTMVNbxAsk4rVnVXRSskZCsQKSqRguUGY+GkhoIVfs/4WDU
2cLQU/gQSXEDCNHZgar4pbEUVtroJBW/7yXb6/QKCfpK56zYqh7ZDs+iK/bWc/MK93Ith6MJvuzk
z+xsfbacqheDU1qFCpyzj+FcFWPvNTRK+/XzSkTGK8yvm7C1P0p8h+0PyeAWWRRmislIzE9KAC6b
XAV8CxTvwaKI7afWLjxlWZ+A3+GIQC9E+HxGCXDtrHDwsynIMNM80WU3+rnAfrE4DDsYQefdx7wX
MpiXhcVmMiam03TrzH4/ePZnZu0Kp50ft3oyPhtYTom/2MpY9rPFxqWT68n2IZi7pM9vpSoebzRA
PPE4MOz0bJcWRd65++kpd/CecfmHEAz7viRupnXAbDzR23jn5TE8ukm5YX2bc1NrqS2yR0wDovm5
R/gN5t/app/fTZ1tp/Os7wr+80Ro7PaohpwdJ7Jw8CtIfFbtEk2KwOpR9RDsSUtxqM0opZWAe9XZ
a/AJH+O9D5qZvp1rabA4NaWN44HF4ca/9OKTW7I9J+9SvViEcEiUkMYFw7xFBxIWm0OzLFIqZJEM
NE+Bh5EuNnI9IEvOlpWthAJ2y1YLUDyihVJ/A1xPh57yMgDMkY0Fv1iUpHrGOuhq/iqDopE/gUuh
lOX6Mmk1TI7F/tIm+4iAAgXowWrGQl7+YzfT9gpfAj+JeOwWoVYWKKi4tAf+O88lKVyOtRNwwzgt
BX0OEENtqleWnutq2iYMEM2dTLOtGd/mSHq5qmbALjHlk9fQ+Skg30oEYjjjn79+/QpwlU9LFuaj
0IErYhgB8RPBltgSrnOVFG+a897Cxoc5fnIjIjhtPaW0dJCwq+hxTIU+iLp7jpfNbsXKULWaJ3dX
UDmJK0nG6UKOuPGsu8LMbSHC1gDej3x2mPgUwT45UsAalwEKwO+/xWGvB+TdQAbFJbz0JnQJXEly
E5ukYO0Zj2f9YOsYs7Sm0YLyRvQpSTh1vXC5lIuEcM635FvQSV1For1QNsZnVw/fM5t46R2YUhw1
cHZR1JTYSdeJohD3Koazm7c7ytQ6HKEp/2K/dmPonxNGmDInvdsq2Vvi37iyEMwvPeOtWdaLe6yu
0r73RC9XXVxHQl6GQdHox45U2L3hZUrywdMawHDkUS7wPyeDqx6qCyXgFJ3I/ktzcBXBHZfOPVjX
vvztn/AweqjAfO7BwmnSl2KD2R2x9YqSwjCQds0+kmNxI4Mnm8/Ct3jbvJZH+4Jd5pHdnV6aIR9G
PF4a1RxB4kC1VR4Sbfruyd08sR7IxjrfyIUZq4IZR9ow+kz/4r1ltYVMPmehJvpCOfbEalfZIcGg
pj4k7K05Y5RfJPMtA6LEEw/n0don3wjQbgm/NEB/zusihLafv+48nF9cOqPnrq2FNqWvLWGMYCrX
fS87eoM0JHZNLMBFib/iqwAsndbQFa1idHHmt0zjg88eGT0qwiEjobFmwYrHWIDqoxsrAqcHZuPD
QDp2O8ayYzOj756kPZUrQy1uqQUw7e4X/o7k1+ui79sDVeNf5kiu8Vy+Bi1SRhChofvzfWkDw/lf
omqO+lJaa6zFVA4f7K0COFDevgvm5D/JcRPGAuxT11bEdqQUqh0sgOJxgQyMRXUbAxsSWVKGXmFx
JM02d2H6Zb+968ErymhL/iUE9Y33MZ0b8yqcsrovMOhKjHBJqywEUeL1+/t/UMwqx3i1DMfv2v1C
ScuHDUSPL4pd1kY9ku4V5XcrVos0qIWzXUiVadVhByaK6OCdLRH+nfQrZksB10IoQ9dxgAtFBYrB
TGISatmvJLacVCRxQsEvuqbO7XPQwRYcmJK5EmSVbVwh+74UgV+sPLOXTrNUBzGT0XrZQdz16GQa
ark1tMqletpyEdq1odXys+PgOE/3aOJ4qJOMGdOhZdP3140PglXOmYTgbrgh79+BBPxMgwaPb9LG
0khno4KWHCatU61stvjZSjlmT6X7ToRylfizYGgWv2HsR1yMGSkjCV3gzg77RqCdEpfG3R6qC0uf
e6/sxzejB2+oOft74Es7/9bw6jw4kBWygPAwhqlMXMa392VSDXLqIx1/+9DURt4kaeATW1Rphbtk
geN3vdZtD+xbvaao07HPxCNucBfAhI3KncoI/MCQf4V2gkGZt63wnWVWiwKyVvORb5Sev+KTPXj6
XD4qIK7OYEKDqwuufQW2rJT0yQJ1FUtcKkEmDDu19RiFWsKLDfFmxOicSGfEfTElRzkX0KOKl6J5
aLTJ2SHK0wMWjPCNKk+HNdb3VjNBgVd5u+6DW9zJRWcA1VMhxOO5b7gpHTdbiuGhmn0bjaLzrTOz
/kUrEYVKnpnpm9ftAqbo15KXML0o3KI+HtpK+nFHS/K8JHCR8/5XBASD/idfKuDx77bkpwJRF++K
vGcTtRaQzc/SRG7+Nb6Si3JqvUQpcXqGwnNA0s64yLxTPaM2/XXMKpu9Jm8Oqbbhncao4tpx1KTq
CKBYA1C4TX4eP3RH3XFJm0y+UP9g0+PcI1r3IMl3dRvhZfaazjy1bwh8S/shgWGlOq0f7lRVduE/
cocTGPxxlOTXs5uJoLkhX+7cxy64PXXYJuw39VfckkPglW4mKsnQvBhHQ/5merlLf+cT19XpINaZ
F87OgmmLfo/T7U4iGgZnfzMhxVYYh7Q+tcs/9ENZFuwf2FmWC/ForLa7lIdAybcmXrSevvz+rY4T
JwSH+rT775sFKES8yTTs6pEN6uYB7i/AqGkArKzGzTrGjjGQgw/YZcE6vR9czcR4+W23hj1MNEL/
yYVxIlSOpozcqcPSKKif9p5H8mqFNeOzHknAJYwv4MqMfb9vhZNHPudqGGzW4akKJYC20MMlwfbY
8LKbE5ZCykC2opFzALl4ANrrqJ5P82actziZ8PPZDEuKDM2FIVJRdiZ9hqJSLqe3LOYJtOgK9Jam
8Ygz4eUvhIYyM7hmasFCteIIvyfqYC7iO+lLjyXtcfJ5CJOXKihqAe8C8TlC6NgGA147MKw3FSTG
yCuCmCF6EzBFOquZlYiCc2ILCSXWhIHkJ/N2twaOVaXW/FOwhFHK6sC7JcHTRndX/axnPerdK9yB
QaguMS3E7wgg0fOcj9AKQrzJxKSfnNzBfKxjOyUVWO2ZVLUlm8MiUv/aFW1eg6mbAigd8x77oXjP
KeXI0MdhgkdqTh+3pCkCq06cRE4Q3nDBJrhKXwONaun+vSXZqQV+8AneQr9yqtfVCkzg9WqWKCUE
pEwsGWauXfOxAZ7O6gn8OsdCPiKU6YqUFOCQAYrh5I6KG4tRO9niRSwViK4T414hJchSuXslxvN1
sHpQ0lW2uol//vYEK79FA8jf7mVkB63n5GpCYC+IZ6v+1IJTVXni2dp2rQfgoj2kWkhIgOCDqEPJ
4YQchIz3rX8Kj3kDpGXl+b0m3at7/89FF10ImMi4a261HhZbecTvMVenruTnKs3ZGrLwbELWliLo
S4urcw78Pom5N1QY3xUIDttNx2uJAB8xTddazimL7VvTk+6ntEMEx4CoOwtRsRSEsA8qqkOLJ2oT
Thsq5w/+fmwZAlzGe0zjn82VsjelBiaIUJfYF52t2t+pw4S8EZqZsF19gh08FDI95kJXI+rvefWW
TXvWTt/SxWOdWpepXxU5F68pkvu/YN2PZphf9ecCkGBneoFXf14ej/4hvdHrGrzaa4qeMvHRLu52
LALPIvMbAG1tbXhTY+pR2/PSDfkn3lItiLgGwXgpC/1t7RaMuAa3VwByfOpISHACssdSoVuOFHmk
Yc1nLkaAjubtygF/AB/6zLJzn3Iv3pp6nRKXnhZvDe+w6E6LhdAsnhBiaHA0cjmyCrhHvLph6vdm
MmVRMfo1gf+NboP1ZLLOylIEL4ZKLO+Z/SsO780omqXiT1vWaaUYRnKKy7jXgftgGhrJ/ti8tUXl
gR38PZs9xlQy12IbwNjfd08L87jr1T0B+e2+NIeGCKE9gOQt4EqPo7Phb4n0RqKaWLKigZcldG7d
78ZpoLuCyBWxLJGKO2NsA9fxrCGIYX1cYTSF+93SYkFpFOxErK/mYDGasLOn0+jFdXnZYBLyCRWk
1TCiVDIFuiCeDmgBFxE++E4xXY5YGdnh4jOwChrC7jZwBxGDHM2bSSZOdiTHScFkLrgqV4HY6l6e
/iytHXPGzkwZaynFflCiHGRyzPK5jdFJlqUb6AC2tOonNQ8v6zHflDSNyqz8TfVWPYeTlojYyY5O
z6zmqgVyHRegdFSLfha9TcHCri+nvmyJSxJE+XScgF6o0VQhnjbNtg1kYDbwpkbUz4eZSHGYnaPc
J9IqGmv6+s9uVkXW9kqY59sGmaxymrIi3I0D/XNF/tFSx4ICxZ2YgJJxvAisMDU3x5o0nvFD4eud
4C30mOZZAx0bPU1SynfhcscqHnPrsY1SsdGtetzAu5tGu9VsaG36dNiqZ/lmJqFrPBpAs5Skyrl3
HvZLVdC/m79zsHqwMZC3mrPLLD7JdUjpLnLgw1ccwZ9LR7CScqwAlZwsmcP7PmemNxe5XoV2oIL7
Dvm31iK/Z1xoBkMPvbyDiYbKbPaqghvDiVI8w7J0qcmqSwdkbBz5IC+z51TvaKpXK6tiqrsWC81Y
cU5uYMMxR5U9NTBmLDqDGdldTbvwOQoJZdR/nZIHLcoKfUB6SSj4f2CvNy/us34NcIIMOBpPPTr/
bN27D8IVd1TtY5LSFc0rWcpdiHPdRDwcGe3CE7mBxLxZJH7YhgK6ywoY1OpcgjmF9Qb2wCJcy2vx
MnQ2rjPLlXEsyfhL72BKLS8pxCSWwZyhf4SqlFJowQFpbbexmjXyy/f+6AVXhzTpmxKnz+5Bny89
+cbGtlN3Ou8w39rDIonr3kyqY3gnwFSOn1KFRKKbMMyYNyoQb2bq0fgStxMrcWuDqcMcfYIV0FF9
4HSAjSoXwJqOvpgq45sJ7rLprO4B6TO5E7Ennzx//MHu81YRoBC0+IcwMwj9dnPTN96A+J8OPoix
yLyfJTMHtQvmgYnd/hHgdHr5UHAgMAheH/HG7NApUh4ECBoqGUMOljvTS0fk3wA/sZktXvcwX7ew
LCVJGEpn9338+5LPZHHLLT44emocKBEKJa1cuDMEiHM/zNeK5mGa87+anFWrAOpzUtMET82cFXpn
E7EBVJ+GumkGy7q/BFvvpEkJDb1GTFWsxcV4IBsvj1Q7EqxQw7L5/nBwpwkGny75PnpybtYgeL8+
iCcPVHQsrY9BhpZBcKi2sMNw2w1fph5OkXdYcuAKtgma0GA/3tItUydweqj8SIIhwDYFRfCiyqHR
OjW/QKl3W7FkfmHQ4P2lg3I5m87WZF5gfaluafUijlkvs5aagEBOC98VCXdD9krr2C6C7oODD7xO
qVrtYNgtTyA2Hl3TXGGP2YgDGKzdsHytEKbloyT1wsIuYhn3EnDs4/a8g3vrJ1bTkgLAhe29A/Ns
raPJu8Apddx4U2p1H9NaoBGlOL7mq+3aiBQsFWsw9S9igG9YrlAeWsQ1/iA4mbfbgh2Gdyh0k8dS
wT5fM9k1zBnXFGWXJIrGqPwR6uesLe1yTzstk1x39cZsO0FHoKm1YYS/HDvGnO63PUrtAZXGjsPD
V2vAbH77All1Vt1Mn8RDpBDe8MC1PaRl4DnX9btiFiMY0zHAo4ZaA48BgZ4ibluvJaWSp5I1iabi
7EIGKCvKlpUpSxGe2wFrfVpwQU5OO3fLHMYqAQWCnac4iOUNzl8A7JymZ/qaZG4Y1UwPz/lOLDEt
tlAsvqCHJqXvIEW3PNRtQmiazpqIO/rYZ886xfdNheS1eS9t2rrqZ7TCattv04QbeMETVT2P0lQy
+XP2VUJuDX5XrhnDuetG4RO3Z+veiI1Faw+qfsVIr0HFYdkOItQCmk7IQPINREiXUDUrQZCZOj9Z
c58PCemQ+M/hVyczAIAodagpCPdeawT9vYLa02X31iuVJNYfc8yh8HLA23Z3m/6kIe6/loikuFjv
vz/NCGCvAt0j06DVB6mKkP2n8e/PZUmhuv1+PenzNEUWnP42lHS9YVuocTGpN41Xpn3WxdrpfoGE
JWQgLx9tTcgxQUX/8NlX0NAF1lqt9yMKVIJS9BCmOTzdN1c0q/9w0TSkEJ2g4eST5Oz2IQYvHRsW
IgksLMStD137z5zzN17HFicldDldUfKhUEW4DkW5s5qSJtLHJ2pBYOJfswN3cy/K3tyvKS+dcwod
yksVw4PKwaj8Y3ovSvLF+OMmy4nvihpuhSO6y+gh0yGt4OquRbSr2nbrGUdokHoNpd7THn1bo65F
OgblUiseM/d1AkbEYWt0joi9bIaQsBbRFhLx6MnRQ/fieoEIrvpV4T9Jzu5xKfUjLqA/4OuSy4Wy
2vuMj7BHFXcOOAXGhgb+0cB9E5cgLEaYB5gv23pvM6UwUXEtMcXHHkqj8pzV985qdNg3i/c3SM/r
0vulUFh1pE1c4/ypFwXn2fBkpjvZAt0HTd4Z6mKGr8eMNN/QXoy6ILXYr3jh2N8SH+abFtKFBEHt
yj8AoHA2Y8nGJA4oB8gLRsXXheVdsrJLbfD8CH9dYZNLYxPtpWyAHcLOVe9SfUTg7HhwCC0nt4bR
GGc1rdWv+T9UfGxUbzNXtWTxs7dY/SQ0hpmEjqbB1Zio/T/UcF655aDbFA2PdbUw/3UzE40cDEzw
P9ke9dVQFbZIBNqItTaCMHcmn4aJKIH/+79WBl28mO6FZpbzZZVYKEDyELSQapgz5qvvsCj02xX/
FkvGedofKmnuP9uxoJ09A4s6KxIjcErfhgNinazA9sRvFgWBnJL9/YYcTeREmiFhJytVYVphrdse
SOwcbhsdmuTf0W/Mx+xtEKT80gCby2lrKcbNWVvWmxLkL/kXk+LXC+jykABALyyRD0Kym+/182nx
kBBVQsz+umSpnkjab+4NKMBOBtp29cEDn65wXJOujAwonzKPTvRNba/ovbb8W7BQZIF2T5ovsueJ
CceNhnSVAuOXx0o9loaw1RD/NkCmwMiJQYcuhGxyWI/4S2V5bAvE4ebuUR6EREKL40PvLWM63i6x
/zNo0R8gG65meAJnWHDqSVGfBvl5eQohLOSlNwpxj75wF2EEjgnNvd8+Tk2YXLDsp5cQCsX09Fhp
DB7fUl3jSzaKocRnoRvx8nvakM1DxcTAgic3z+rBoRLT+XGcOUHu6Rmbi3L/Qbc3rwIykf0+88KD
HlwT+zndTZSyo3wXIe2QGUX1m7IHGPJb4jmvfL7M2M8YcJpyQShNk0cSVct8tAEM8pBtzAGUyzfl
MrXQP4Y7aPugFoU3fikWoaO7fCFIACH2CgkwikqZJPTFGcfOYBYcoSzXeQYD1A134tFm/xpsfNzc
kDuqIujmw7iPasiIWDv+4+SEsvHjdGIR4cBjY3BkLZ7jucHp3gZrvOPtiXZDYPe63c8KMyQGlcgx
77Pf6P8mUjdzx+CAbefx8ejHiygkohTk12OVpDruAgpCJ0yaCE5qMnK5OtrABaetqYUaK4hpKDQE
jiqpGTJj6QGqowE2lHri9vmmSPEeWyArbPSC38oTA/tSFZv/FwJiyjskwrigchJ3AK3iKbMZ32mX
c/uJs3niOXR4QUmFrKvzPchYgDsF1u29KJpRSC7mwZoaRumOVIGm6dP9trH7oX4z5TkmM796jsHY
loliANeJpz+sJ4dFjmqts6gk5kl+XKlyYOj/X1xfYRqgkt/5IMJm8p4MRRWa6Rczq53hoJMOkpJU
TwbchDm9b2QYfR95QyRG4yYPmDOZuyhx39WZf3pnOmoRCc+Y0IkZsNURJ+Zxdd5OhaCpZAjFTy+b
Fz5i23e/ZL218AqVANKapRPc7k6YSwHZEXpG790Gdsphibrq7tglHTqSPeAKAuIScH7C5aKgs6M/
t/WXu3fYl8bPnf+Bv5cfJkGvNRBa+m+ThHIPo/tOAePzcsJ2zA82A/i+2XE5hPMfhGpOKCes1QdI
sQQs0CCMk7E3IUhMs3PqIruVnz+O+XJa5J+b2yuoZPOkjZyCy2wjqiCtNSz3ux+WvtwGme0jQdYk
fI87YGKmlUzL/8uar5Vwzs8ePwIyfV7jeZ4+SfqjwpivwQPRGXTymJdhgWYY19MrJHGsNgH3UDrK
ZRMrG0xx1sNOAGYBNhGP+4wGOGmHa9mwYxYwP4u7+pRpzf9RL9JREQr8I1dFHCybVvgi+AenlWbd
tXromGGtzUHXVippOETgUeCtcPitWOzB01D+Iq6IdNam28UuZS9vDsPA8EP20t8vF1zCegegseps
1xltMr9zsrF4vA1YGChejV+u0HxGqmBG5aXZbm0XOFlRIiWBZu4wfHDPUiPnDZ56rVnId2xGdwXP
7R7mNvfZGSoxMoglIFB8sai5DiZNWo+gr8cFROzCOo3kpH23DPSNQXE6ZnSEQCLDl61uDJVOJccV
eRcJ/y/rTG2NBxGjei/ZOerBnHizeLYylIKmcCvq5ypomfPIrj5QLBmolhuVYjb3glerjLgBFiw/
QVCjs/8pKS7Kr1qxJjopVOuaQB8zxSf9eZOHjJB3DZtohQbDhn2ruh85JNYnrR+Rn7Zb+of9qSbp
hVxGSFCRwS8X9cgBU5tZAr+XiFn7q+cffulX0l3s/fZaSwYDa/76sVChTUJveTKadMnoG3mpO0q9
oJLpA3DwfhuS+t+AAWD2ApKlWJxOmWsR6H9J+C/aokvdBzBZy9qPsQvRYpJRtAecl2CRStKjvRci
sdrYPzVMBJYL11FJyEWqGXa6mWhgj7jEmQOp0YelyB29uJWCuAgkljud1RcngEOJGFiXYOcL6TWI
s+2BT9x7Nyo7HOYNUa1E1DlNkHMC7fHNykN3QAK/1YeC8163YJvzplUxQ5KHYOin45uRJi7OXeuf
Et/gsh3NWJSrrpObuEZF/aAFlNo5rffbSFz71m5zPIFhMCmbNoVk0so9KIiKl5wykwMnS2h883Q9
Wdo/cNNKo90bps5GRZPPi0KuVTn1Mhidy+PTtBceJGHHOLAfyRqIWcwKQN9vpy9AQkuzFrI+t4vG
stRveSfxxiKAMYFh7TYZT8wfv1ZcHucGXNpUi/6hONjDg/wFPbeea+qx6XheMRNhVAHtoUaHLpXj
vK7IhcxYWBqf/lOo+4dQ7m6MFErgpTE18JNWq0Z2eySYv6kjLKOmPefHAb9340oRE5MPQ8KRq0NT
pnlYNMVRXYwR1W9kn2Tf8zgW0BfIusJztxCMXUpX9DyMmPgucKjTfaFsr2QKn7r7PMv1MJN2VSBM
ESxCPgKjd5dRUIpgLC08QK6ccv9i3bGf1hqCUo880EkkEWuahZP0Z+B2Rn4tKIkK3URFqK/jhmQJ
gentcKQeXL5fAqGidrwpi0XQMZyGTaKijQLlR3BkyHbf5XUwGoDRPZL2/EGpYGKyNROr80Xqr0t6
cUB/f7NAr7PZeFRpNr7BJj4HOp83gA4d5uMXf7WQsWvITevnLH4XMhd1BY9BBziPru2sNQpzsqwq
akJQZhxAgOEEELByphk6OCTNTaqSGyVdgJsN4BL7G8n6Zqdt+Crd/bYK4uj2MLDJVGbecGLVBsPU
vXmu2o2lESRljX11oYdE9qsy+6+3UbSqtB8UvgGn/rT5L/sxSSVdfE4g6zASmUIZvpJOFb2ol6DW
U1YWtYS1pp5MtpL4wYIWGuwdKh8ksVhi7yFfSmEohY3aoSk55DyeC9tfPg7lDIqhIYrFSdoILB5b
0ZitvlQ30Wj2Y4AJGfHO+qs/dc3e17gUTLEaViOaMI4bu34MiGBiQe9OLdx/3quYvsmsqL1pSEmR
fOFIdZH+xuG/oqpn1/UWy+FX4eHfuXkTCn/ADUzGGO/oaj2E3/WCBVdqL1nJXv48FivFLnMHnuiQ
80TFgZyYvUtQ+AqNw/rpe4P4PAQYWCsbEg1WS0/APQmtocoB5MFjXMNjhgO0cUcKxIy+XAS+SKfe
2OAfa+QLn/rqNRlLIhWUtwdGAvUafTzhCJLuAj8iFum8VeGHfMYs10xguaQCD/G4SbfbA/i0+42U
ULnbDsBHT8qfuDPXoSdTp+AVDlNcKAUhICnrUBqB4kio7n9Q5JMan0aCELnWNuS9ubj3J4tjuw3Q
I0FVJe5J1Yjs6o1SAFFZ/dqZxd3SOrKyYO/N3mIW4y15z0q9480pnCEm7yfeqLnCt7eBe8TsD17z
R6xBjDjFNN4s7rZ9xhLjoBhbH6sEeVLqD0CS8hYhmYKWwQGErW5PBJIB1Qoz3+jx9470xQl6ngDp
8c+4M7iTGOBEqzvuHWZQM0I3Mj4rITwdr8UZRetZTflaZVgQ3iheQu57pBVfRlvViv5rZOVHssoJ
DBm/MaPZ6Dc86vp94vuODlvB
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n245_6;
wire n581_6;
wire n291_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire ff_main_timer_12_6;
wire ff_write_8;
wire n274_9;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n354_6;
wire n353_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n356_4;
wire n356_5;
wire n245_7;
wire n544_5;
wire n544_6;
wire ff_main_timer_12_7;
wire ff_write_9;
wire n259_12;
wire n262_14;
wire n265_13;
wire n271_13;
wire n468_11;
wire n320_11;
wire n316_11;
wire n314_11;
wire n312_11;
wire n352_7;
wire n544_7;
wire ff_main_timer_12_8;
wire ff_write_10;
wire n259_13;
wire n259_14;
wire n390_6;
wire n10_6;
wire n302_5;
wire n810_8;
wire n387_5;
wire n356_7;
wire n527_15;
wire n268_14;
wire n383_6;
wire n371_6;
wire n468_14;
wire n265_16;
wire n526_19;
wire n465_12;
wire n259_16;
wire n523_26;
wire n917_6;
wire n341_9;
wire ff_main_timer_14_18;
wire n342_9;
wire n463_9;
wire n383_8;
wire ff_sdr_address_9_7;
wire n529_11;
wire n471_13;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(ff_main_state[2]),
    .I3(n10_6) 
);
defparam n10_s0.INIT=16'h0E00;
  LUT3 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n810_8) 
);
defparam n810_s2.INIT=8'h40;
  LUT4 n245_s3 (
    .F(n245_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(n245_7) 
);
defparam n245_s3.INIT=16'h4000;
  LUT2 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[2]),
    .I1(n10_6) 
);
defparam n581_s3.INIT=4'h8;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(ff_main_timer_12_6),
    .I3(n810_8) 
);
defparam n291_s0.INIT=16'h0100;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n383_6),
    .I1(n390_6) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_5),
    .I1(n544_6),
    .I2(ff_sdr_ready) 
);
defparam n544_s1.INIT=8'hC5;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s2.INIT=8'hEF;
  LUT3 ff_write_s3 (
    .F(ff_write_8),
    .I0(ff_write_9),
    .I1(ff_main_state[4]),
    .I2(n10_3) 
);
defparam ff_write_s3.INIT=8'hF4;
  LUT3 n274_s5 (
    .F(n274_9),
    .I0(ff_write_9),
    .I1(ff_main_state[4]),
    .I2(n245_6) 
);
defparam n274_s5.INIT=8'hF4;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(ff_write_9),
    .I1(ff_main_state[3]),
    .I2(n262_14),
    .I3(n259_16) 
);
defparam n262_s9.INIT=16'h397D;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(ff_write_9),
    .I1(n265_13),
    .I2(n265_16),
    .I3(n245_6) 
);
defparam n265_s8.INIT=16'hFFF2;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(n810_5),
    .I1(n268_14),
    .I2(n245_6),
    .I3(ff_main_state[1]) 
);
defparam n268_s7.INIT=16'h030E;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_13),
    .I1(n10_3),
    .I2(n265_16),
    .I3(n371_6) 
);
defparam n271_s8.INIT=16'hFFFE;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_11),
    .I1(n468_14),
    .I2(n544_5),
    .I3(n390_6) 
);
defparam n468_s5.INIT=16'h000D;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_16),
    .I2(ff_row_address[6]),
    .I3(n245_6) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_16),
    .I2(ff_row_address[4]),
    .I3(n245_6) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_16),
    .I2(ff_row_address[3]),
    .I3(n245_6) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_16),
    .I2(ff_row_address[2]),
    .I3(n245_6) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_16),
    .I2(ff_row_address[1]),
    .I3(n245_6) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_16),
    .I2(ff_row_address[0]),
    .I3(n245_6) 
);
defparam n536_s6.INIT=16'hF888;
  LUT3 n20_s1 (
    .F(n20_6),
    .I0(ff_main_state[2]),
    .I1(w_sdram_refresh),
    .I2(n10_6) 
);
defparam n20_s1.INIT=8'h40;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n265_16),
    .I1(ff_sdr_ready),
    .I2(n523_26),
    .I3(n463_9) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_11),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT4 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(n316_11),
    .I3(ff_main_timer[10]) 
);
defparam n314_s4.INIT=16'hBF40;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(n316_11),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n353_s1 (
    .F(n353_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n371_6),
    .I3(ff_main_timer[2]) 
);
defparam n353_s1.INIT=16'h0E01;
  LUT3 n352_s1 (
    .F(n352_6),
    .I0(n371_6),
    .I1(n352_7),
    .I2(ff_main_timer[3]) 
);
defparam n352_s1.INIT=8'h14;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_6),
    .I1(ff_main_timer[7]),
    .I2(n316_11) 
);
defparam n348_s1.INIT=8'h14;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(n314_11),
    .I1(n316_11),
    .I2(n371_6),
    .I3(ff_main_timer[9]) 
);
defparam n346_s1.INIT=16'h0708;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(n312_11),
    .I1(n316_11),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0708;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n356_s1.INIT=4'h1;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s2.INIT=8'h01;
  LUT2 n245_s4 (
    .F(n245_7),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n245_s4.INIT=4'h4;
  LUT3 n544_s2 (
    .F(n544_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_5) 
);
defparam n544_s2.INIT=8'h40;
  LUT3 n544_s3 (
    .F(n544_6),
    .I0(n544_7),
    .I1(ff_row_address[5]),
    .I2(n245_6) 
);
defparam n544_s3.INIT=8'hC5;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer_12_8),
    .I2(n320_11),
    .I3(n312_11) 
);
defparam ff_main_timer_12_s3.INIT=16'h4000;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_write_10),
    .I3(ff_main_state[1]) 
);
defparam ff_write_s4.INIT=16'h8FF7;
  LUT4 n259_s8 (
    .F(n259_12),
    .I0(n259_13),
    .I1(n259_14),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n259_s8.INIT=16'h15EF;
  LUT4 n262_s10 (
    .F(n262_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n259_14) 
);
defparam n262_s10.INIT=16'h0080;
  LUT4 n265_s9 (
    .F(n265_13),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n259_14),
    .I3(ff_main_state[2]) 
);
defparam n265_s9.INIT=16'h08F7;
  LUT3 n271_s9 (
    .F(n271_13),
    .I0(ff_main_state[0]),
    .I1(n259_14),
    .I2(ff_write_9) 
);
defparam n271_s9.INIT=8'h90;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(n245_6),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s6.INIT=16'hF800;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT4 n316_s5 (
    .F(n316_11),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n320_11) 
);
defparam n316_s5.INIT=16'h0100;
  LUT2 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n314_s5.INIT=4'h1;
  LUT4 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam n312_s5.INIT=16'h0001;
  LUT3 n352_s2 (
    .F(n352_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n352_s2.INIT=8'h01;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(ff_do_refresh),
    .I1(ff_col_address[5]),
    .I2(O_sdram_addr_d_5),
    .I3(n581_6) 
);
defparam n544_s4.INIT=16'hBB0F;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[5]),
    .I1(ff_main_timer[6]),
    .I2(ff_main_timer[11]),
    .I3(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s4.INIT=16'h0001;
  LUT4 ff_write_s5 (
    .F(ff_write_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam ff_write_s5.INIT=16'hA7C0;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n259_s9.INIT=16'h6FFB;
  LUT3 n259_s10 (
    .F(n259_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n259_s10.INIT=8'h3A;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n356_4) 
);
defparam n390_s2.INIT=16'h1000;
  LUT4 n10_s2 (
    .F(n10_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n10_s2.INIT=16'h0400;
  LUT4 n302_s1 (
    .F(n302_5),
    .I0(ff_main_timer_12_6),
    .I1(n810_8),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n302_s1.INIT=16'h0400;
  LUT3 n810_s4 (
    .F(n810_8),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n810_s4.INIT=8'h02;
  LUT3 n387_s1 (
    .F(n387_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n387_s1.INIT=8'hE0;
  LUT3 n356_s3 (
    .F(n356_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n356_s3.INIT=8'h10;
  LUT4 n527_s8 (
    .F(n527_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_5) 
);
defparam n527_s8.INIT=16'h4555;
  LUT4 n268_s9 (
    .F(n268_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_timer_12_6),
    .I2(ff_do_main_state),
    .I3(ff_sdr_ready) 
);
defparam n268_s9.INIT=16'hA022;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0002;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_6) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT4 n468_s8 (
    .F(n468_14),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(ff_main_state[2]),
    .I3(n10_6) 
);
defparam n468_s8.INIT=16'hD000;
  LUT3 n265_s11 (
    .F(n265_16),
    .I0(ff_do_refresh),
    .I1(ff_main_state[2]),
    .I2(n10_6) 
);
defparam n265_s11.INIT=8'h40;
  LUT4 n526_s11 (
    .F(n526_19),
    .I0(n544_5),
    .I1(ff_main_state[2]),
    .I2(n10_6),
    .I3(ff_sdr_ready) 
);
defparam n526_s11.INIT=16'hC0AA;
  LUT4 n465_s6 (
    .F(n465_12),
    .I0(ff_main_state[2]),
    .I1(n10_6),
    .I2(ff_sdr_ready),
    .I3(n390_3) 
);
defparam n465_s6.INIT=16'h007F;
  LUT4 n259_s11 (
    .F(n259_16),
    .I0(ff_main_state[2]),
    .I1(n10_6),
    .I2(ff_do_refresh),
    .I3(n259_12) 
);
defparam n259_s11.INIT=16'h80FF;
  LUT3 n523_s21 (
    .F(n523_26),
    .I0(n245_6),
    .I1(ff_main_state[2]),
    .I2(n10_6) 
);
defparam n523_s21.INIT=8'hEA;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n810_8) 
);
defparam n917_s2.INIT=16'hDFFF;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0D00;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_18),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_14_s8.INIT=16'hFEFF;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer[14]),
    .I1(n371_6),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n342_s3.INIT=16'h0230;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5),
    .I3(n390_6) 
);
defparam n463_s3.INIT=16'h001F;
  LUT4 n383_s3 (
    .F(n383_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5),
    .I3(n383_6) 
);
defparam n383_s3.INIT=16'hFF10;
  LUT4 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(n245_6),
    .I1(ff_main_state[2]),
    .I2(n10_6),
    .I3(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=16'hEAFF;
  LUT4 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(ff_main_state[2]),
    .I3(n10_6) 
);
defparam n529_s6.INIT=16'h2000;
  LUT4 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(ff_main_state[2]),
    .I3(n10_6) 
);
defparam n471_s7.INIT=16'h2000;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_5),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_12),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_6),
    .CLK(clk85m),
    .CE(n274_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_19),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_15),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n383_8) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n135_5;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n105_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_sending_6;
wire ff_state_5_8;
wire ff_count_14_7;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n172_4;
wire n124_6;
wire n128_7;
wire n131_6;
wire n132_6;
wire n133_6;
wire n135_6;
wire n102_93;
wire n102_94;
wire n104_91;
wire n104_92;
wire n119_86;
wire ff_send_data_23_9;
wire ff_sending_7;
wire n111_90;
wire n111_91;
wire ff_send_data_23_10;
wire ff_send_data_23_11;
wire ff_send_data_23_12;
wire n103_93;
wire n132_10;
wire n131_9;
wire n133_8;
wire n108_84;
wire n104_94;
wire n132_12;
wire n128_9;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire ff_send_data_23_14;
wire n138_8;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT3 n128_s2 (
    .F(n128_5),
    .I0(n128_9),
    .I1(ff_count[10]),
    .I2(n128_7) 
);
defparam n128_s2.INIT=8'h14;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_4),
    .I2(ff_count[7]),
    .I3(n131_9) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n132_6),
    .I1(n172_4),
    .I2(n132_12),
    .I3(n132_10) 
);
defparam n132_s2.INIT=16'h0007;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_12),
    .I1(n128_9),
    .I2(n135_6),
    .I3(ff_count[3]) 
);
defparam n135_s2.INIT=16'hABBA;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_93),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT3 n103_s78 (
    .F(n103_90),
    .I0(n103_93),
    .I1(ff_state[4]),
    .I2(n102_93) 
);
defparam n103_s78.INIT=8'h14;
  LUT4 n105_s78 (
    .F(n105_90),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n104_91),
    .I3(ff_state[2]) 
);
defparam n105_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n103_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n103_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n132_12),
    .I1(n132_6),
    .I2(ff_count[4]),
    .I3(n119_86) 
);
defparam n119_s79.INIT=16'hABBA;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n132_12),
    .I3(ff_count[2]) 
);
defparam n121_s79.INIT=16'h0E01;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n132_12),
    .I1(n132_6),
    .I2(ff_count[1]),
    .I3(ff_count[0]) 
);
defparam n122_s80.INIT=16'hBAAB;
  LUT4 ff_sending_s3 (
    .F(ff_sending_6),
    .I0(ff_state[0]),
    .I1(ff_sending_7),
    .I2(n132_6),
    .I3(n172_3) 
);
defparam ff_sending_s3.INIT=16'hFF40;
  LUT4 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n132_6) 
);
defparam ff_led_s5.INIT=16'h4F00;
  LUT4 ff_count_12_s5 (
    .F(ff_count_14_7),
    .I0(n172_4),
    .I1(n103_93),
    .I2(n132_6),
    .I3(n172_3) 
);
defparam ff_count_12_s5.INIT=16'hBF1F;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n131_6),
    .I1(n111_90),
    .I2(n111_91),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'h3740;
  LUT4 n112_s80 (
    .F(n112_88),
    .I0(ff_count[10]),
    .I1(n128_7),
    .I2(n132_6),
    .I3(ff_count[11]) 
);
defparam n112_s80.INIT=16'h0B04;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_90),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h4F10;
  LUT3 n115_s80 (
    .F(n115_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_90) 
);
defparam n115_s80.INIT=8'h14;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n172_s1.INIT=16'h0100;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_count[12]),
    .I1(n111_90),
    .I2(n111_91) 
);
defparam n124_s3.INIT=8'h40;
  LUT3 n128_s4 (
    .F(n128_7),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(n111_90) 
);
defparam n128_s4.INIT=8'h10;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(ff_count[12]),
    .I1(ff_count[13]),
    .I2(ff_count[14]),
    .I3(n111_91) 
);
defparam n131_s3.INIT=16'h0100;
  LUT2 n132_s3 (
    .F(n132_6),
    .I0(n111_90),
    .I1(n131_6) 
);
defparam n132_s3.INIT=4'h8;
  LUT2 n133_s3 (
    .F(n133_6),
    .I0(ff_count[4]),
    .I1(n119_86) 
);
defparam n133_s3.INIT=4'h4;
  LUT3 n135_s3 (
    .F(n135_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n135_s3.INIT=8'h01;
  LUT4 n102_s81 (
    .F(n102_93),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n102_s81.INIT=16'h8000;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s79.INIT=4'h8;
  LUT3 n104_s80 (
    .F(n104_92),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n104_s80.INIT=8'h80;
  LUT4 n119_s80 (
    .F(n119_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n119_s80.INIT=16'h0001;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_count[3]),
    .I1(ff_send_data_23_10),
    .I2(n131_6),
    .I3(ff_send_data_23_11) 
);
defparam ff_send_data_23_s4.INIT=16'h4000;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(n104_91) 
);
defparam ff_sending_s4.INIT=16'h1000;
  LUT4 n111_s82 (
    .F(n111_90),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[7]),
    .I3(n133_6) 
);
defparam n111_s82.INIT=16'h0100;
  LUT4 n111_s83 (
    .F(n111_91),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]),
    .I3(ff_count[11]) 
);
defparam n111_s83.INIT=16'h0001;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_count[4]),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n102_94) 
);
defparam ff_send_data_23_s5.INIT=16'h5415;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_state[0]),
    .I2(ff_count[0]),
    .I3(ff_send_data_23_12) 
);
defparam ff_send_data_23_s6.INIT=16'h4000;
  LUT4 ff_send_data_23_s7 (
    .F(ff_send_data_23_12),
    .I0(ff_count[2]),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam ff_send_data_23_s7.INIT=16'h0001;
  LUT4 n103_s80 (
    .F(n103_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_91) 
);
defparam n103_s80.INIT=16'hFE00;
  LUT4 n132_s6 (
    .F(n132_10),
    .I0(ff_count[5]),
    .I1(ff_count[4]),
    .I2(n119_86),
    .I3(ff_count[6]) 
);
defparam n132_s6.INIT=16'h10EF;
  LUT4 n131_s5 (
    .F(n131_9),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[4]),
    .I3(n119_86) 
);
defparam n131_s5.INIT=16'h0100;
  LUT4 n133_s4 (
    .F(n133_8),
    .I0(n128_9),
    .I1(ff_count[5]),
    .I2(ff_count[4]),
    .I3(n119_86) 
);
defparam n133_s4.INIT=16'h4144;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 n104_s81 (
    .F(n104_94),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s81.INIT=16'h0770;
  LUT4 n132_s7 (
    .F(n132_12),
    .I0(ff_send_data[23]),
    .I1(n111_90),
    .I2(n131_6),
    .I3(n108_84) 
);
defparam n132_s7.INIT=16'h4000;
  LUT3 n128_s5 (
    .F(n128_9),
    .I0(n172_4),
    .I1(n111_90),
    .I2(n131_6) 
);
defparam n128_s5.INIT=8'h40;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_green[4]),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(n172_4) 
);
defparam n321_s2.INIT=16'h2000;
  LUT4 ff_send_data_23_s8 (
    .F(ff_send_data_23_14),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data_23_9) 
);
defparam ff_send_data_23_s8.INIT=16'hFF40;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(ff_count[0]),
    .I1(n172_4),
    .I2(n111_90),
    .I3(n131_6) 
);
defparam n138_s4.INIT=16'h4555;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_94),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_14),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_6),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_8),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  w_sending,
  n28_4,
  n31_3,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input w_sending;
input n28_4;
input n31_3;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n331_8;
wire n66_6;
wire n65_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n44_6;
wire n472_4;
wire n339_10;
wire n64_7;
wire n63_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n54_7;
wire n52_7;
wire n50_7;
wire n49_7;
wire n48_7;
wire n47_7;
wire n45_7;
wire n44_7;
wire n45_8;
wire n472_7;
wire n298_11;
wire n240_11;
wire n51_9;
wire n67_8;
wire n43_9;
wire ff_counter_24_16;
wire n42_9;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT3 n472_s0 (
    .F(ff_blue_5_5),
    .I0(n472_4),
    .I1(n472_7),
    .I2(n605_3) 
);
defparam n472_s0.INIT=8'hF8;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT4 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(n472_7),
    .I1(n472_4),
    .I2(n605_3),
    .I3(w_sending) 
);
defparam ff_wr_s3.INIT=16'hF8FF;
  LUT4 n339_s4 (
    .F(n339_9),
    .I0(n339_10),
    .I1(w_bus_valid),
    .I2(w_pulse2),
    .I3(w_pulse1) 
);
defparam n339_s4.INIT=16'h00F8;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n65_s1 (
    .F(n65_6),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(n605_3),
    .I3(ff_counter[2]) 
);
defparam n65_s1.INIT=16'hFEF1;
  LUT3 n64_s1 (
    .F(n64_6),
    .I0(n605_3),
    .I1(ff_counter[3]),
    .I2(n64_7) 
);
defparam n64_s1.INIT=8'hBE;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(n63_7),
    .I2(ff_counter[4]) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT3 n61_s1 (
    .F(n61_6),
    .I0(n605_3),
    .I1(ff_counter[6]),
    .I2(n61_7) 
);
defparam n61_s1.INIT=8'hBE;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(n60_7),
    .I2(ff_counter[7]) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_7),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT3 n58_s1 (
    .F(n58_6),
    .I0(n605_3),
    .I1(ff_counter[9]),
    .I2(n58_7) 
);
defparam n58_s1.INIT=8'hBE;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(n57_7),
    .I2(ff_counter[10]) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_7),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT3 n55_s1 (
    .F(n55_6),
    .I0(n605_3),
    .I1(ff_counter[12]),
    .I2(n55_7) 
);
defparam n55_s1.INIT=8'hBE;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(n54_7),
    .I2(ff_counter[13]) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_7),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(n54_7),
    .I1(n52_7),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT3 n51_s1 (
    .F(n51_6),
    .I0(n605_3),
    .I1(ff_counter[16]),
    .I2(n51_9) 
);
defparam n51_s1.INIT=8'hBE;
  LUT3 n50_s1 (
    .F(n50_6),
    .I0(n605_3),
    .I1(ff_counter[17]),
    .I2(n50_7) 
);
defparam n50_s1.INIT=8'hBE;
  LUT4 n49_s1 (
    .F(n49_6),
    .I0(n54_7),
    .I1(n49_7),
    .I2(n605_3),
    .I3(ff_counter[18]) 
);
defparam n49_s1.INIT=16'hF7F8;
  LUT3 n48_s1 (
    .F(n48_6),
    .I0(n605_3),
    .I1(ff_counter[19]),
    .I2(n48_7) 
);
defparam n48_s1.INIT=8'hBE;
  LUT3 n47_s1 (
    .F(n47_6),
    .I0(n605_3),
    .I1(ff_counter[20]),
    .I2(n47_7) 
);
defparam n47_s1.INIT=8'hBE;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(ff_counter[20]),
    .I1(n47_7),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hFBF4;
  LUT4 n45_s1 (
    .F(n45_6),
    .I0(n54_7),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[22]) 
);
defparam n45_s1.INIT=16'hF7F8;
  LUT3 n44_s1 (
    .F(n44_6),
    .I0(n605_3),
    .I1(ff_counter[23]),
    .I2(n44_7) 
);
defparam n44_s1.INIT=8'hBE;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[22]),
    .I1(ff_counter[23]),
    .I2(n54_7),
    .I3(n45_7) 
);
defparam n472_s1.INIT=16'h1000;
  LUT2 n339_s5 (
    .F(n339_10),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n339_s5.INIT=4'h6;
  LUT3 n64_s2 (
    .F(n64_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]) 
);
defparam n64_s2.INIT=8'h01;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT3 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(n63_7) 
);
defparam n61_s2.INIT=8'h10;
  LUT4 n60_s2 (
    .F(n60_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(ff_counter[6]),
    .I3(n63_7) 
);
defparam n60_s2.INIT=16'h0100;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(n60_7) 
);
defparam n58_s2.INIT=8'h10;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]),
    .I3(n60_7) 
);
defparam n57_s2.INIT=16'h0100;
  LUT3 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(n57_7) 
);
defparam n55_s2.INIT=8'h10;
  LUT4 n54_s2 (
    .F(n54_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(ff_counter[12]),
    .I3(n57_7) 
);
defparam n54_s2.INIT=16'h0100;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT4 n50_s2 (
    .F(n50_7),
    .I0(ff_counter[15]),
    .I1(ff_counter[16]),
    .I2(n54_7),
    .I3(n52_7) 
);
defparam n50_s2.INIT=16'h1000;
  LUT4 n49_s2 (
    .F(n49_7),
    .I0(ff_counter[15]),
    .I1(ff_counter[16]),
    .I2(ff_counter[17]),
    .I3(n52_7) 
);
defparam n49_s2.INIT=16'h0100;
  LUT3 n48_s2 (
    .F(n48_7),
    .I0(ff_counter[18]),
    .I1(n54_7),
    .I2(n49_7) 
);
defparam n48_s2.INIT=8'h40;
  LUT4 n47_s2 (
    .F(n47_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(n54_7),
    .I3(n49_7) 
);
defparam n47_s2.INIT=16'h1000;
  LUT4 n45_s2 (
    .F(n45_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(n45_8),
    .I3(n49_7) 
);
defparam n45_s2.INIT=16'h1000;
  LUT3 n44_s2 (
    .F(n44_7),
    .I0(ff_counter[22]),
    .I1(n54_7),
    .I2(n45_7) 
);
defparam n44_s2.INIT=8'h40;
  LUT2 n45_s3 (
    .F(n45_8),
    .I0(ff_counter[20]),
    .I1(ff_counter[21]) 
);
defparam n45_s3.INIT=4'h1;
  LUT3 n472_s3 (
    .F(n472_7),
    .I0(ff_on),
    .I1(ff_counter[24]),
    .I2(ff_counter[25]) 
);
defparam n472_s3.INIT=8'h02;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n51_s3 (
    .F(n51_9),
    .I0(ff_counter[15]),
    .I1(n54_7),
    .I2(ff_counter[13]),
    .I3(ff_counter[14]) 
);
defparam n51_s3.INIT=16'h0004;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT4 n43_s3 (
    .F(n43_9),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(ff_counter[24]),
    .I3(n472_4) 
);
defparam n43_s3.INIT=16'hCEFC;
  LUT4 ff_counter_24_s7 (
    .F(ff_counter_24_16),
    .I0(ff_counter[24]),
    .I1(n605_3),
    .I2(ff_counter[25]),
    .I3(n472_4) 
);
defparam ff_counter_24_s7.INIT=16'hFEFF;
  LUT4 n42_s3 (
    .F(n42_9),
    .I0(ff_counter[24]),
    .I1(n472_4),
    .I2(ff_counter[25]),
    .I3(n605_3) 
);
defparam n42_s3.INIT=16'hFFB0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_16),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_24_s6 (
    .Q(ff_counter[24]),
    .D(n43_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s6.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .w_sending(w_sending),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
