Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Apr 30 21:05:19 2018
| Host         : idea-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gtx3g_test_timing_summary_routed.rpt -rpx gtx3g_test_timing_summary_routed.rpx
| Design       : gtx3g_test
| Device       : 7z100i-ffg900
| Speed File   : -2L  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: simple_uart_inst_1/clk_br_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.066        0.000                      0                 3434        0.088        0.000                      0                 3434        2.691        0.000                       0                  1669  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
drpclk_in_i                                                                                 {0.000 5.000}        10.000          100.000         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXOUTCLK        {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
refclk_p_in                                                                                 {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
drpclk_in_i                                                                                 5.838        0.000                      0                 1754        0.108        0.000                      0                 1754        4.286        0.000                       0                   932  
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        0.911        0.000                      0                 1560        0.088        0.000                      0                 1560        2.691        0.000                       0                   735  
refclk_p_in                                                                                                                                                                                                                             5.174        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                            To Clock                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                            --------                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  drpclk_in_i                                                                                 0.066        0.000                      0                  131        0.132        0.000                      0                  131  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                            From Clock                                                                            To Clock                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                            ----------                                                                            --------                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                     drpclk_in_i                                                                           drpclk_in_i                                                                                 8.307        0.000                      0                   50        0.390        0.000                      0                   50  
**async_default**                                                                     gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        4.038        0.000                      0                    6        1.246        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        5.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 trans_timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_succeeded_reg/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.395ns (10.129%)  route 3.505ns (89.871%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.712     5.704    xlnx_opt_
    SLICE_X188Y15        FDRE                                         r  trans_timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y15        FDRE (Prop_fdre_C_Q)         0.223     5.927 f  trans_timer_reg[17]/Q
                         net (fo=3, routed)           0.559     6.486    gtx3g_exdes_i/gt0_frame_check/p_18_in[1]
    SLICE_X189Y15        LUT6 (Prop_lut6_I3_O)        0.043     6.529 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_8/O
                         net (fo=1, routed)           0.727     7.256    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_8_n_0
    SLICE_X189Y15        LUT6 (Prop_lut6_I2_O)        0.043     7.299 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_7/O
                         net (fo=1, routed)           0.699     7.998    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_7_n_0
    SLICE_X189Y15        LUT6 (Prop_lut6_I3_O)        0.043     8.041 f  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_3/O
                         net (fo=1, routed)           0.771     8.812    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_3_n_0
    SLICE_X189Y14        LUT5 (Prop_lut5_I4_O)        0.043     8.855 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_1/O
                         net (fo=2, routed)           0.749     9.604    gtx3g_exdes_i_n_67
    SLICE_X186Y15        FDRE                                         r  test_succeeded_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.573    15.014    xlnx_opt_
    SLICE_X186Y15        FDRE                                         r  test_succeeded_reg/C
                         clock pessimism              0.641    15.655    
                         clock uncertainty           -0.035    15.620    
    SLICE_X186Y15        FDRE (Setup_fdre_C_CE)      -0.178    15.442    test_succeeded_reg
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 trans_timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_succeeded_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.395ns (9.935%)  route 3.581ns (90.065%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.712     5.704    xlnx_opt_
    SLICE_X188Y15        FDRE                                         r  trans_timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y15        FDRE (Prop_fdre_C_Q)         0.223     5.927 f  trans_timer_reg[17]/Q
                         net (fo=3, routed)           0.559     6.486    gtx3g_exdes_i/gt0_frame_check/p_18_in[1]
    SLICE_X189Y15        LUT6 (Prop_lut6_I3_O)        0.043     6.529 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_8/O
                         net (fo=1, routed)           0.727     7.256    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_8_n_0
    SLICE_X189Y15        LUT6 (Prop_lut6_I2_O)        0.043     7.299 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_7/O
                         net (fo=1, routed)           0.699     7.998    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_7_n_0
    SLICE_X189Y15        LUT6 (Prop_lut6_I3_O)        0.043     8.041 f  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_3/O
                         net (fo=1, routed)           0.771     8.812    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_3_n_0
    SLICE_X189Y14        LUT5 (Prop_lut5_I4_O)        0.043     8.855 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_1/O
                         net (fo=2, routed)           0.825     9.680    gtx3g_exdes_i_n_67
    SLICE_X186Y15        FDRE                                         r  test_succeeded_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.573    15.014    xlnx_opt_
    SLICE_X186Y15        FDRE                                         r  test_succeeded_reg/C
                         clock pessimism              0.641    15.655    
                         clock uncertainty           -0.035    15.620    
    SLICE_X186Y15        FDRE (Setup_fdre_C_D)       -0.002    15.618    test_succeeded_reg
  -------------------------------------------------------------------
                         required time                         15.618    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_error_count_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.266ns (9.073%)  route 2.666ns (90.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.710     5.702    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.223     5.925 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.698     6.623    gtx3g_exdes_i/gt0_frame_check/sysrst
    SLICE_X189Y16        LUT2 (Prop_lut2_I1_O)        0.043     6.666 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.968     8.634    gtx3g_exdes_i_n_69
    SLICE_X193Y11        FDRE                                         r  gt0_error_count_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.577    15.018    xlnx_opt_
    SLICE_X193Y11        FDRE                                         r  gt0_error_count_reg_reg[10]/C
                         clock pessimism              0.641    15.659    
                         clock uncertainty           -0.035    15.624    
    SLICE_X193Y11        FDRE (Setup_fdre_C_CE)      -0.201    15.423    gt0_error_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_error_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.266ns (9.073%)  route 2.666ns (90.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.710     5.702    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.223     5.925 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.698     6.623    gtx3g_exdes_i/gt0_frame_check/sysrst
    SLICE_X189Y16        LUT2 (Prop_lut2_I1_O)        0.043     6.666 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.968     8.634    gtx3g_exdes_i_n_69
    SLICE_X193Y11        FDRE                                         r  gt0_error_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.577    15.018    xlnx_opt_
    SLICE_X193Y11        FDRE                                         r  gt0_error_count_reg_reg[1]/C
                         clock pessimism              0.641    15.659    
                         clock uncertainty           -0.035    15.624    
    SLICE_X193Y11        FDRE (Setup_fdre_C_CE)      -0.201    15.423    gt0_error_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_error_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.266ns (9.073%)  route 2.666ns (90.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.710     5.702    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.223     5.925 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.698     6.623    gtx3g_exdes_i/gt0_frame_check/sysrst
    SLICE_X189Y16        LUT2 (Prop_lut2_I1_O)        0.043     6.666 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.968     8.634    gtx3g_exdes_i_n_69
    SLICE_X193Y11        FDRE                                         r  gt0_error_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.577    15.018    xlnx_opt_
    SLICE_X193Y11        FDRE                                         r  gt0_error_count_reg_reg[2]/C
                         clock pessimism              0.641    15.659    
                         clock uncertainty           -0.035    15.624    
    SLICE_X193Y11        FDRE (Setup_fdre_C_CE)      -0.201    15.423    gt0_error_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_error_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.266ns (9.073%)  route 2.666ns (90.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.710     5.702    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.223     5.925 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.698     6.623    gtx3g_exdes_i/gt0_frame_check/sysrst
    SLICE_X189Y16        LUT2 (Prop_lut2_I1_O)        0.043     6.666 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.968     8.634    gtx3g_exdes_i_n_69
    SLICE_X193Y11        FDRE                                         r  gt0_error_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.577    15.018    xlnx_opt_
    SLICE_X193Y11        FDRE                                         r  gt0_error_count_reg_reg[3]/C
                         clock pessimism              0.641    15.659    
                         clock uncertainty           -0.035    15.624    
    SLICE_X193Y11        FDRE (Setup_fdre_C_CE)      -0.201    15.423    gt0_error_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.834ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_data_count_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.266ns (9.156%)  route 2.639ns (90.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.710     5.702    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.223     5.925 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.698     6.623    gtx3g_exdes_i/gt0_frame_check/sysrst
    SLICE_X189Y16        LUT2 (Prop_lut2_I1_O)        0.043     6.666 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.941     8.607    gtx3g_exdes_i_n_69
    SLICE_X194Y18        FDRE                                         r  gt0_data_count_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.572    15.013    xlnx_opt_
    SLICE_X194Y18        FDRE                                         r  gt0_data_count_reg_reg[31]/C
                         clock pessimism              0.641    15.654    
                         clock uncertainty           -0.035    15.619    
    SLICE_X194Y18        FDRE (Setup_fdre_C_CE)      -0.178    15.441    gt0_data_count_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  6.834    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_data_count_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.266ns (9.268%)  route 2.604ns (90.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.710     5.702    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.223     5.925 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.698     6.623    gtx3g_exdes_i/gt0_frame_check/sysrst
    SLICE_X189Y16        LUT2 (Prop_lut2_I1_O)        0.043     6.666 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.906     8.572    gtx3g_exdes_i_n_69
    SLICE_X196Y16        FDRE                                         r  gt0_data_count_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.576    15.017    xlnx_opt_
    SLICE_X196Y16        FDRE                                         r  gt0_data_count_reg_reg[15]/C
                         clock pessimism              0.641    15.658    
                         clock uncertainty           -0.035    15.623    
    SLICE_X196Y16        FDRE (Setup_fdre_C_CE)      -0.178    15.445    gt0_data_count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_error_count_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.266ns (9.268%)  route 2.604ns (90.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.710     5.702    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.223     5.925 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.698     6.623    gtx3g_exdes_i/gt0_frame_check/sysrst
    SLICE_X189Y16        LUT2 (Prop_lut2_I1_O)        0.043     6.666 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.906     8.572    gtx3g_exdes_i_n_69
    SLICE_X196Y16        FDRE                                         r  gt0_error_count_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.576    15.017    xlnx_opt_
    SLICE_X196Y16        FDRE                                         r  gt0_error_count_reg_reg[24]/C
                         clock pessimism              0.641    15.658    
                         clock uncertainty           -0.035    15.623    
    SLICE_X196Y16        FDRE (Setup_fdre_C_CE)      -0.178    15.445    gt0_error_count_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_error_count_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.266ns (9.268%)  route 2.604ns (90.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.710     5.702    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.223     5.925 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.698     6.623    gtx3g_exdes_i/gt0_frame_check/sysrst
    SLICE_X189Y16        LUT2 (Prop_lut2_I1_O)        0.043     6.666 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.906     8.572    gtx3g_exdes_i_n_69
    SLICE_X196Y16        FDRE                                         r  gt0_error_count_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.576    15.017    xlnx_opt_
    SLICE_X196Y16        FDRE                                         r  gt0_error_count_reg_reg[28]/C
                         clock pessimism              0.641    15.658    
                         clock uncertainty           -0.035    15.623    
    SLICE_X196Y16        FDRE (Setup_fdre_C_CE)      -0.178    15.445    gt0_error_count_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  6.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.739     2.787    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X197Y12        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y12        FDRE (Prop_fdre_C_Q)         0.100     2.887 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.942    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X197Y12        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.981     3.470    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X197Y12        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism             -0.683     2.787    
    SLICE_X197Y12        FDRE (Hold_fdre_C_D)         0.047     2.834    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.736     2.784    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y31        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y31        FDRE (Prop_fdre_C_Q)         0.100     2.884 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.939    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync1
    SLICE_X205Y31        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.976     3.465    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y31        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/C
                         clock pessimism             -0.681     2.784    
    SLICE_X205Y31        FDRE (Hold_fdre_C_D)         0.047     2.831    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.740     2.788    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X197Y11        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y11        FDRE (Prop_fdre_C_Q)         0.100     2.888 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.943    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X197Y11        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.983     3.472    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X197Y11        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.684     2.788    
    SLICE_X197Y11        FDRE (Hold_fdre_C_D)         0.047     2.835    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.737     2.785    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y17        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y17        FDRE (Prop_fdre_C_Q)         0.100     2.885 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.940    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync1
    SLICE_X205Y17        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.977     3.466    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y17        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/C
                         clock pessimism             -0.681     2.785    
    SLICE_X205Y17        FDRE (Hold_fdre_C_D)         0.047     2.832    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.737     2.785    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X199Y16        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y16        FDRE (Prop_fdre_C_Q)         0.100     2.885 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.940    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X199Y16        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.978     3.467    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X199Y16        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.682     2.785    
    SLICE_X199Y16        FDRE (Hold_fdre_C_D)         0.047     2.832    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.729     2.777    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X193Y22        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y22        FDRE (Prop_fdre_C_Q)         0.100     2.877 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.932    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X193Y22        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.970     3.459    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X193Y22        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.682     2.777    
    SLICE_X193Y22        FDRE (Hold_fdre_C_D)         0.047     2.824    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.824    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.730     2.778    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X199Y23        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y23        FDRE (Prop_fdre_C_Q)         0.100     2.878 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.933    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync1
    SLICE_X199Y23        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.970     3.459    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X199Y23        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg2/C
                         clock pessimism             -0.681     2.778    
    SLICE_X199Y23        FDRE (Hold_fdre_C_D)         0.047     2.825    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.735     2.783    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X205Y30        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y30        FDRE (Prop_fdre_C_Q)         0.100     2.883 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.938    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X205Y30        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.975     3.464    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X205Y30        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.681     2.783    
    SLICE_X205Y30        FDRE (Hold_fdre_C_D)         0.047     2.830    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.733     2.781    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X203Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y20        FDRE (Prop_fdre_C_Q)         0.100     2.881 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.936    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync1
    SLICE_X203Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.974     3.463    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X203Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.682     2.781    
    SLICE_X203Y20        FDRE (Hold_fdre_C_D)         0.047     2.828    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.680ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.730     2.778    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y24        FDRE (Prop_fdre_C_Q)         0.100     2.878 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.933    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync1
    SLICE_X205Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.969     3.458    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.680     2.778    
    SLICE_X205Y24        FDRE (Hold_fdre_C_D)         0.047     2.825    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drpclk_in_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_in }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK  n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y0   gtx3g_exdes_i/gtx3g_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                       n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0       sysclk_in_IBUF_BUFG_collapsed_inst/I
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X204Y29       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHINITDONE/sync1_r_reg[1]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X204Y29       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHINITDONE/sync1_r_reg[2]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X204Y29       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHINITDONE/sync2_r_reg[1]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X204Y29       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHINITDONE/sync2_r_reg[2]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X203Y21       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/txphinitdone_prev_reg[0]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X190Y17       rst_generator_inst_0/rst_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X193Y6        simple_uart_inst_1/char_buf_reg[0][5]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X193Y6        simple_uart_inst_1/char_buf_reg[0][6]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X193Y6        simple_uart_inst_1/char_buf_reg[0][7]/C
Low Pulse Width   Slow    FDCE/C                       n/a            0.400         5.000       4.600      SLICE_X197Y7        gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C                       n/a            0.400         5.000       4.600      SLICE_X196Y6        gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C                       n/a            0.400         5.000       4.600      SLICE_X197Y6        gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X191Y5        simple_uart_inst_1/char_buf_reg[14][6]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X191Y9        simple_uart_inst_1/char_buf_reg[16][3]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X188Y9        simple_uart_inst_1/char_buf_reg[16][7]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X193Y7        simple_uart_inst_1/char_buf_reg[2][4]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X205Y18       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/txphaligndone_prev_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X191Y32       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X191Y34       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X191Y34       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X204Y30       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/txresetdone_s3_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X189Y17       rst_generator_inst_0/rst_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X190Y17       rst_generator_inst_0/rst_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X190Y17       rst_generator_inst_0/rst_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X190Y16       string_reg_reg[7][5]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X191Y16       string_reg_reg[7][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 0.395ns (7.195%)  route 5.095ns (92.805%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 9.887 - 6.667 ) 
    Source Clock Delay      (SCD):    3.447ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.717     3.447    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y12        FDRE (Prop_fdre_C_Q)         0.223     3.670 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.883     7.553    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X192Y12        LUT4 (Prop_lut4_I2_O)        0.043     7.596 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.350     7.945    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X192Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.988 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.276     8.264    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X192Y15        LUT6 (Prop_lut6_I5_O)        0.043     8.307 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.251     8.558    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X192Y15        LUT3 (Prop_lut3_I0_O)        0.043     8.601 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.336     8.937    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X193Y19        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.572     9.887    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y19        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[28]/C
                         clock pessimism              0.197    10.084    
                         clock uncertainty           -0.035    10.049    
    SLICE_X193Y19        FDRE (Setup_fdre_C_CE)      -0.201     9.848    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[28]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 0.395ns (7.195%)  route 5.095ns (92.805%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 9.887 - 6.667 ) 
    Source Clock Delay      (SCD):    3.447ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.717     3.447    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y12        FDRE (Prop_fdre_C_Q)         0.223     3.670 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.883     7.553    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X192Y12        LUT4 (Prop_lut4_I2_O)        0.043     7.596 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.350     7.945    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X192Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.988 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.276     8.264    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X192Y15        LUT6 (Prop_lut6_I5_O)        0.043     8.307 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.251     8.558    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X192Y15        LUT3 (Prop_lut3_I0_O)        0.043     8.601 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.336     8.937    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X193Y19        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.572     9.887    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y19        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[29]/C
                         clock pessimism              0.197    10.084    
                         clock uncertainty           -0.035    10.049    
    SLICE_X193Y19        FDRE (Setup_fdre_C_CE)      -0.201     9.848    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[29]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 0.395ns (7.195%)  route 5.095ns (92.805%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 9.887 - 6.667 ) 
    Source Clock Delay      (SCD):    3.447ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.717     3.447    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y12        FDRE (Prop_fdre_C_Q)         0.223     3.670 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.883     7.553    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X192Y12        LUT4 (Prop_lut4_I2_O)        0.043     7.596 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.350     7.945    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X192Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.988 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.276     8.264    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X192Y15        LUT6 (Prop_lut6_I5_O)        0.043     8.307 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.251     8.558    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X192Y15        LUT3 (Prop_lut3_I0_O)        0.043     8.601 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.336     8.937    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X193Y19        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.572     9.887    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y19        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[30]/C
                         clock pessimism              0.197    10.084    
                         clock uncertainty           -0.035    10.049    
    SLICE_X193Y19        FDRE (Setup_fdre_C_CE)      -0.201     9.848    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[30]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 0.395ns (7.195%)  route 5.095ns (92.805%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 9.887 - 6.667 ) 
    Source Clock Delay      (SCD):    3.447ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.717     3.447    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y12        FDRE (Prop_fdre_C_Q)         0.223     3.670 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.883     7.553    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X192Y12        LUT4 (Prop_lut4_I2_O)        0.043     7.596 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.350     7.945    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X192Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.988 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.276     8.264    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X192Y15        LUT6 (Prop_lut6_I5_O)        0.043     8.307 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.251     8.558    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X192Y15        LUT3 (Prop_lut3_I0_O)        0.043     8.601 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.336     8.937    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X193Y19        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.572     9.887    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y19        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[31]/C
                         clock pessimism              0.197    10.084    
                         clock uncertainty           -0.035    10.049    
    SLICE_X193Y19        FDRE (Setup_fdre_C_CE)      -0.201     9.848    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[31]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 0.395ns (7.211%)  route 5.083ns (92.789%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 9.887 - 6.667 ) 
    Source Clock Delay      (SCD):    3.447ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.717     3.447    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y12        FDRE (Prop_fdre_C_Q)         0.223     3.670 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.883     7.553    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X192Y12        LUT4 (Prop_lut4_I2_O)        0.043     7.596 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.350     7.945    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X192Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.988 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.276     8.264    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X192Y15        LUT6 (Prop_lut6_I5_O)        0.043     8.307 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.251     8.558    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X192Y15        LUT3 (Prop_lut3_I0_O)        0.043     8.601 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.324     8.925    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X193Y18        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.572     9.887    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y18        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[24]/C
                         clock pessimism              0.197    10.084    
                         clock uncertainty           -0.035    10.049    
    SLICE_X193Y18        FDRE (Setup_fdre_C_CE)      -0.201     9.848    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[24]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 0.395ns (7.211%)  route 5.083ns (92.789%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 9.887 - 6.667 ) 
    Source Clock Delay      (SCD):    3.447ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.717     3.447    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y12        FDRE (Prop_fdre_C_Q)         0.223     3.670 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.883     7.553    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X192Y12        LUT4 (Prop_lut4_I2_O)        0.043     7.596 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.350     7.945    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X192Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.988 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.276     8.264    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X192Y15        LUT6 (Prop_lut6_I5_O)        0.043     8.307 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.251     8.558    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X192Y15        LUT3 (Prop_lut3_I0_O)        0.043     8.601 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.324     8.925    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X193Y18        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.572     9.887    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y18        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[25]/C
                         clock pessimism              0.197    10.084    
                         clock uncertainty           -0.035    10.049    
    SLICE_X193Y18        FDRE (Setup_fdre_C_CE)      -0.201     9.848    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[25]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 0.395ns (7.211%)  route 5.083ns (92.789%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 9.887 - 6.667 ) 
    Source Clock Delay      (SCD):    3.447ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.717     3.447    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y12        FDRE (Prop_fdre_C_Q)         0.223     3.670 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.883     7.553    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X192Y12        LUT4 (Prop_lut4_I2_O)        0.043     7.596 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.350     7.945    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X192Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.988 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.276     8.264    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X192Y15        LUT6 (Prop_lut6_I5_O)        0.043     8.307 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.251     8.558    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X192Y15        LUT3 (Prop_lut3_I0_O)        0.043     8.601 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.324     8.925    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X193Y18        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.572     9.887    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y18        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[26]/C
                         clock pessimism              0.197    10.084    
                         clock uncertainty           -0.035    10.049    
    SLICE_X193Y18        FDRE (Setup_fdre_C_CE)      -0.201     9.848    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[26]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 0.395ns (7.211%)  route 5.083ns (92.789%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 9.887 - 6.667 ) 
    Source Clock Delay      (SCD):    3.447ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.717     3.447    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y12        FDRE (Prop_fdre_C_Q)         0.223     3.670 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.883     7.553    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X192Y12        LUT4 (Prop_lut4_I2_O)        0.043     7.596 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.350     7.945    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X192Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.988 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.276     8.264    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X192Y15        LUT6 (Prop_lut6_I5_O)        0.043     8.307 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.251     8.558    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X192Y15        LUT3 (Prop_lut3_I0_O)        0.043     8.601 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.324     8.925    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X193Y18        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.572     9.887    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y18        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[27]/C
                         clock pessimism              0.197    10.084    
                         clock uncertainty           -0.035    10.049    
    SLICE_X193Y18        FDRE (Setup_fdre_C_CE)      -0.201     9.848    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[27]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 0.395ns (7.224%)  route 5.073ns (92.776%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns = ( 9.892 - 6.667 ) 
    Source Clock Delay      (SCD):    3.447ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.717     3.447    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y12        FDRE (Prop_fdre_C_Q)         0.223     3.670 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.883     7.553    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X192Y12        LUT4 (Prop_lut4_I2_O)        0.043     7.596 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.350     7.945    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X192Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.988 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.276     8.264    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X192Y15        LUT6 (Prop_lut6_I5_O)        0.043     8.307 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.251     8.558    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X192Y15        LUT3 (Prop_lut3_I0_O)        0.043     8.601 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.314     8.915    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X193Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.577     9.892    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                         clock pessimism              0.222    10.114    
                         clock uncertainty           -0.035    10.079    
    SLICE_X193Y12        FDRE (Setup_fdre_C_CE)      -0.201     9.878    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 0.395ns (7.224%)  route 5.073ns (92.776%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns = ( 9.892 - 6.667 ) 
    Source Clock Delay      (SCD):    3.447ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.717     3.447    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y12        FDRE (Prop_fdre_C_Q)         0.223     3.670 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.883     7.553    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X192Y12        LUT4 (Prop_lut4_I2_O)        0.043     7.596 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.350     7.945    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X192Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.988 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.276     8.264    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X192Y15        LUT6 (Prop_lut6_I5_O)        0.043     8.307 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.251     8.558    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X192Y15        LUT3 (Prop_lut3_I0_O)        0.043     8.601 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.314     8.915    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X193Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.577     9.892    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[1]/C
                         clock pessimism              0.222    10.114    
                         clock uncertainty           -0.035    10.079    
    SLICE_X193Y12        FDRE (Setup_fdre_C_CE)      -0.201     9.878    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  0.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[5]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.011%)  route 0.100ns (49.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.735     1.522    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X203Y18        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y18        FDRE (Prop_fdre_C_Q)         0.100     1.622 r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[5]/Q
                         net (fo=2, routed)           0.100     1.722    gtx3g_exdes_i/gt0_frame_check/rx_data_r3[5]
    SLICE_X202Y17        SRL16E                                       r  gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[5]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.977     1.811    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X202Y17        SRL16E                                       r  gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[5]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.276     1.535    
    SLICE_X202Y17        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.634    gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[5]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt1_frame_check/rx_data_r3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_frame_check/rx_data_r5_reg[4]_srl2___gtx3g_exdes_i_gt1_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.685%)  route 0.105ns (51.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.741     1.528    gtx3g_exdes_i/gt1_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X203Y40        FDRE                                         r  gtx3g_exdes_i/gt1_frame_check/rx_data_r3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y40        FDRE (Prop_fdre_C_Q)         0.100     1.628 r  gtx3g_exdes_i/gt1_frame_check/rx_data_r3_reg[4]/Q
                         net (fo=2, routed)           0.105     1.733    gtx3g_exdes_i/gt1_frame_check/rx_data_r3[4]
    SLICE_X202Y41        SRL16E                                       r  gtx3g_exdes_i/gt1_frame_check/rx_data_r5_reg[4]_srl2___gtx3g_exdes_i_gt1_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.984     1.818    gtx3g_exdes_i/gt1_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X202Y41        SRL16E                                       r  gtx3g_exdes_i/gt1_frame_check/rx_data_r5_reg[4]_srl2___gtx3g_exdes_i_gt1_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.276     1.542    
    SLICE_X202Y41        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.644    gtx3g_exdes_i/gt1_frame_check/rx_data_r5_reg[4]_srl2___gtx3g_exdes_i_gt1_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[6]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.270%)  route 0.099ns (49.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.735     1.522    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X203Y18        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y18        FDRE (Prop_fdre_C_Q)         0.100     1.622 r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[6]/Q
                         net (fo=2, routed)           0.099     1.721    gtx3g_exdes_i/gt0_frame_check/rx_data_r3[6]
    SLICE_X202Y17        SRL16E                                       r  gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[6]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.977     1.811    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X202Y17        SRL16E                                       r  gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[6]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.276     1.535    
    SLICE_X202Y17        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.629    gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[6]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt1_rxresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r3_reg/D
                            (rising edge-triggered cell FDCE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.739     1.526    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X205Y36        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y36        FDCE (Prop_fdce_C_Q)         0.100     1.626 r  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/Q
                         net (fo=1, routed)           0.055     1.681    gtx3g_exdes_i/gt1_rxresetdone_r2
    SLICE_X205Y36        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.980     1.814    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X205Y36        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/C
                         clock pessimism             -0.288     1.526    
    SLICE_X205Y36        FDCE (Hold_fdce_C_D)         0.047     1.573    gtx3g_exdes_i/gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.738     1.525    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X197Y14        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y14        FDRE (Prop_fdre_C_Q)         0.100     1.625 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.680    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X197Y14        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.980     1.814    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X197Y14        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.289     1.525    
    SLICE_X197Y14        FDRE (Hold_fdre_C_D)         0.047     1.572    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.733     1.520    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X199Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y20        FDRE (Prop_fdre_C_Q)         0.100     1.620 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.675    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X199Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.974     1.808    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X199Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.288     1.520    
    SLICE_X199Y20        FDRE (Hold_fdre_C_D)         0.047     1.567    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.731     1.518    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/gt1_txusrclk_in
    SLICE_X201Y27        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y27        FDRE (Prop_fdre_C_Q)         0.100     1.618 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.673    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X201Y27        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.972     1.806    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/gt1_txusrclk_in
    SLICE_X201Y27        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.288     1.518    
    SLICE_X201Y27        FDRE (Hold_fdre_C_D)         0.047     1.565    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/track_data_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_valid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.034%)  route 0.100ns (43.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.737     1.524    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X197Y16        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/track_data_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y16        FDRE (Prop_fdre_C_Q)         0.100     1.624 r  gtx3g_exdes_i/gt0_frame_check/track_data_r3_reg/Q
                         net (fo=1, routed)           0.100     1.724    gtx3g_exdes_i/gt0_frame_check/track_data_r3
    SLICE_X198Y16        LUT2 (Prop_lut2_I0_O)        0.028     1.752 r  gtx3g_exdes_i/gt0_frame_check/data_valid_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.752    gtx3g_exdes_i/gt0_frame_check/data_valid_reg_i_1__0_n_0
    SLICE_X198Y16        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.978     1.812    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X198Y16        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_valid_reg_reg/C
                         clock pessimism             -0.255     1.557    
    SLICE_X198Y16        FDRE (Hold_fdre_C_D)         0.087     1.644    gtx3g_exdes_i/gt0_frame_check/data_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt1_frame_check/track_data_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_frame_check/data_valid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.998%)  route 0.055ns (30.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.743     1.530    gtx3g_exdes_i/gt1_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X204Y43        FDRE                                         r  gtx3g_exdes_i/gt1_frame_check/track_data_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y43        FDRE (Prop_fdre_C_Q)         0.100     1.630 r  gtx3g_exdes_i/gt1_frame_check/track_data_r3_reg/Q
                         net (fo=1, routed)           0.055     1.685    gtx3g_exdes_i/gt1_frame_check/track_data_r3
    SLICE_X205Y43        LUT2 (Prop_lut2_I0_O)        0.028     1.713 r  gtx3g_exdes_i/gt1_frame_check/data_valid_reg_i_1/O
                         net (fo=1, routed)           0.000     1.713    gtx3g_exdes_i/gt1_frame_check/data_valid_reg_i_1_n_0
    SLICE_X205Y43        FDRE                                         r  gtx3g_exdes_i/gt1_frame_check/data_valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.985     1.819    gtx3g_exdes_i/gt1_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X205Y43        FDRE                                         r  gtx3g_exdes_i/gt1_frame_check/data_valid_reg_reg/C
                         clock pessimism             -0.278     1.541    
    SLICE_X205Y43        FDRE (Hold_fdre_C_D)         0.060     1.601    gtx3g_exdes_i/gt1_frame_check/data_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt1_frame_check/start_of_packet_detected_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_frame_check/track_data_r_reg/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.132ns (58.913%)  route 0.092ns (41.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.740     1.527    gtx3g_exdes_i/gt1_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X203Y39        FDRE                                         r  gtx3g_exdes_i/gt1_frame_check/start_of_packet_detected_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y39        FDRE (Prop_fdre_C_Q)         0.100     1.627 r  gtx3g_exdes_i/gt1_frame_check/start_of_packet_detected_r_reg/Q
                         net (fo=2, routed)           0.092     1.719    gtx3g_exdes_i/gt1_frame_check/start_of_packet_detected_r
    SLICE_X202Y39        LUT4 (Prop_lut4_I0_O)        0.032     1.751 r  gtx3g_exdes_i/gt1_frame_check/track_data_r_i_1__0/O
                         net (fo=1, routed)           0.000     1.751    gtx3g_exdes_i/gt1_frame_check/next_track_data_c
    SLICE_X202Y39        FDRE                                         r  gtx3g_exdes_i/gt1_frame_check/track_data_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.983     1.817    gtx3g_exdes_i/gt1_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X202Y39        FDRE                                         r  gtx3g_exdes_i/gt1_frame_check/track_data_r_reg/C
                         clock pessimism             -0.279     1.538    
    SLICE_X202Y39        FDRE (Hold_fdre_C_D)         0.096     1.634    gtx3g_exdes_i/gt1_frame_check/track_data_r_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         6.667       4.243      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         6.667       5.259      BUFGCTRL_X0Y1       gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/I
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[10]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[11]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[12]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[13]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[14]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[15]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[8]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[9]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[10]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[11]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[1]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[1]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[2]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[2]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[3]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[3]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[4]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[4]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK



---------------------------------------------------------------------------------------------------
From Clock:  refclk_p_in
  To Clock:  refclk_p_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclk_p_in
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { refclk_p_in }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTXE2_COMMON/GTREFCLK1  n/a            1.493         6.667       5.174      GTXE2_COMMON_X0Y0  gtx3g_exdes_i/gtx3g_support_i/common0_i/gtxe2_common_i/GTREFCLK1
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         6.667       5.259      IBUFDS_GTE2_X0Y6   gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/I



---------------------------------------------------------------------------------------------------
From Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_succeeded_reg/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.294ns  (logic 0.395ns (9.200%)  route 3.899ns (90.800%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 6635.014 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.443ns = ( 6630.440 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.713  6630.440    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X195Y15        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y15        FDRE (Prop_fdre_C_Q)         0.223  6630.664 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           0.953  6631.617    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X189Y15        LUT6 (Prop_lut6_I2_O)        0.043  6631.660 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_8/O
                         net (fo=1, routed)           0.727  6632.387    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_8_n_0
    SLICE_X189Y15        LUT6 (Prop_lut6_I2_O)        0.043  6632.430 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_7/O
                         net (fo=1, routed)           0.699  6633.128    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_7_n_0
    SLICE_X189Y15        LUT6 (Prop_lut6_I3_O)        0.043  6633.171 f  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_3/O
                         net (fo=1, routed)           0.771  6633.942    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_3_n_0
    SLICE_X189Y14        LUT5 (Prop_lut5_I4_O)        0.043  6633.985 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_1/O
                         net (fo=2, routed)           0.749  6634.734    gtx3g_exdes_i_n_67
    SLICE_X186Y15        FDRE                                         r  test_succeeded_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.573  6635.014    xlnx_opt_
    SLICE_X186Y15        FDRE                                         r  test_succeeded_reg/C
                         clock pessimism              0.000  6635.014    
                         clock uncertainty           -0.035  6634.979    
    SLICE_X186Y15        FDRE (Setup_fdre_C_CE)      -0.178  6634.801    test_succeeded_reg
  -------------------------------------------------------------------
                         required time                       6634.801    
                         arrival time                       -6634.734    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_succeeded_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.370ns  (logic 0.395ns (9.039%)  route 3.975ns (90.961%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 6635.014 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.443ns = ( 6630.440 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.713  6630.440    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X195Y15        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y15        FDRE (Prop_fdre_C_Q)         0.223  6630.664 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           0.953  6631.617    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X189Y15        LUT6 (Prop_lut6_I2_O)        0.043  6631.660 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_8/O
                         net (fo=1, routed)           0.727  6632.387    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_8_n_0
    SLICE_X189Y15        LUT6 (Prop_lut6_I2_O)        0.043  6632.430 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_7/O
                         net (fo=1, routed)           0.699  6633.128    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_7_n_0
    SLICE_X189Y15        LUT6 (Prop_lut6_I3_O)        0.043  6633.171 f  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_3/O
                         net (fo=1, routed)           0.771  6633.942    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_3_n_0
    SLICE_X189Y14        LUT5 (Prop_lut5_I4_O)        0.043  6633.985 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_1/O
                         net (fo=2, routed)           0.825  6634.810    gtx3g_exdes_i_n_67
    SLICE_X186Y15        FDRE                                         r  test_succeeded_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.573  6635.014    xlnx_opt_
    SLICE_X186Y15        FDRE                                         r  test_succeeded_reg/C
                         clock pessimism              0.000  6635.014    
                         clock uncertainty           -0.035  6634.979    
    SLICE_X186Y15        FDRE (Setup_fdre_C_D)       -0.002  6634.977    test_succeeded_reg
  -------------------------------------------------------------------
                         required time                       6634.977    
                         arrival time                       -6634.811    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_error_count_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.114ns  (logic 0.266ns (6.466%)  route 3.848ns (93.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 6635.018 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.443ns = ( 6630.440 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.713  6630.440    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X195Y15        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y15        FDRE (Prop_fdre_C_Q)         0.223  6630.664 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           1.880  6632.544    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X189Y16        LUT2 (Prop_lut2_I0_O)        0.043  6632.587 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.968  6634.555    gtx3g_exdes_i_n_69
    SLICE_X193Y11        FDRE                                         r  gt0_error_count_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.577  6635.018    xlnx_opt_
    SLICE_X193Y11        FDRE                                         r  gt0_error_count_reg_reg[10]/C
                         clock pessimism              0.000  6635.018    
                         clock uncertainty           -0.035  6634.983    
    SLICE_X193Y11        FDRE (Setup_fdre_C_CE)      -0.201  6634.782    gt0_error_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                       6634.782    
                         arrival time                       -6634.555    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_error_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.114ns  (logic 0.266ns (6.466%)  route 3.848ns (93.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 6635.018 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.443ns = ( 6630.440 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.713  6630.440    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X195Y15        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y15        FDRE (Prop_fdre_C_Q)         0.223  6630.664 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           1.880  6632.544    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X189Y16        LUT2 (Prop_lut2_I0_O)        0.043  6632.587 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.968  6634.555    gtx3g_exdes_i_n_69
    SLICE_X193Y11        FDRE                                         r  gt0_error_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.577  6635.018    xlnx_opt_
    SLICE_X193Y11        FDRE                                         r  gt0_error_count_reg_reg[1]/C
                         clock pessimism              0.000  6635.018    
                         clock uncertainty           -0.035  6634.983    
    SLICE_X193Y11        FDRE (Setup_fdre_C_CE)      -0.201  6634.782    gt0_error_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                       6634.782    
                         arrival time                       -6634.555    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_error_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.114ns  (logic 0.266ns (6.466%)  route 3.848ns (93.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 6635.018 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.443ns = ( 6630.440 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.713  6630.440    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X195Y15        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y15        FDRE (Prop_fdre_C_Q)         0.223  6630.664 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           1.880  6632.544    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X189Y16        LUT2 (Prop_lut2_I0_O)        0.043  6632.587 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.968  6634.555    gtx3g_exdes_i_n_69
    SLICE_X193Y11        FDRE                                         r  gt0_error_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.577  6635.018    xlnx_opt_
    SLICE_X193Y11        FDRE                                         r  gt0_error_count_reg_reg[2]/C
                         clock pessimism              0.000  6635.018    
                         clock uncertainty           -0.035  6634.983    
    SLICE_X193Y11        FDRE (Setup_fdre_C_CE)      -0.201  6634.782    gt0_error_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                       6634.782    
                         arrival time                       -6634.555    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_error_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.114ns  (logic 0.266ns (6.466%)  route 3.848ns (93.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 6635.018 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.443ns = ( 6630.440 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.713  6630.440    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X195Y15        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y15        FDRE (Prop_fdre_C_Q)         0.223  6630.664 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           1.880  6632.544    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X189Y16        LUT2 (Prop_lut2_I0_O)        0.043  6632.587 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.968  6634.555    gtx3g_exdes_i_n_69
    SLICE_X193Y11        FDRE                                         r  gt0_error_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.577  6635.018    xlnx_opt_
    SLICE_X193Y11        FDRE                                         r  gt0_error_count_reg_reg[3]/C
                         clock pessimism              0.000  6635.018    
                         clock uncertainty           -0.035  6634.983    
    SLICE_X193Y11        FDRE (Setup_fdre_C_CE)      -0.201  6634.782    gt0_error_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                       6634.782    
                         arrival time                       -6634.555    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.087ns  (logic 0.266ns (6.508%)  route 3.821ns (93.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 6635.013 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.443ns = ( 6630.440 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.713  6630.440    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X195Y15        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y15        FDRE (Prop_fdre_C_Q)         0.223  6630.664 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           1.880  6632.544    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X189Y16        LUT2 (Prop_lut2_I0_O)        0.043  6632.587 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.941  6634.528    gtx3g_exdes_i_n_69
    SLICE_X194Y18        FDRE                                         r  gt0_data_count_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.572  6635.013    xlnx_opt_
    SLICE_X194Y18        FDRE                                         r  gt0_data_count_reg_reg[31]/C
                         clock pessimism              0.000  6635.013    
                         clock uncertainty           -0.035  6634.978    
    SLICE_X194Y18        FDRE (Setup_fdre_C_CE)      -0.178  6634.799    gt0_data_count_reg_reg[31]
  -------------------------------------------------------------------
                         required time                       6634.800    
                         arrival time                       -6634.528    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.236ns  (logic 0.223ns (5.264%)  route 4.013ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 6635.015 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.442ns = ( 6630.439 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.712  6630.439    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y16        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y16        FDRE (Prop_fdre_C_Q)         0.223  6630.663 r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[19]/Q
                         net (fo=3, routed)           4.013  6634.676    gt0_data_count_i[19]
    SLICE_X192Y16        FDRE                                         r  gt0_data_count_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.574  6635.015    xlnx_opt_
    SLICE_X192Y16        FDRE                                         r  gt0_data_count_reg_reg[19]/C
                         clock pessimism              0.000  6635.015    
                         clock uncertainty           -0.035  6634.980    
    SLICE_X192Y16        FDRE (Setup_fdre_C_D)       -0.010  6634.970    gt0_data_count_reg_reg[19]
  -------------------------------------------------------------------
                         required time                       6634.970    
                         arrival time                       -6634.676    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.052ns  (logic 0.266ns (6.564%)  route 3.786ns (93.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 6635.017 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.443ns = ( 6630.440 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.713  6630.440    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X195Y15        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y15        FDRE (Prop_fdre_C_Q)         0.223  6630.664 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           1.880  6632.544    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X189Y16        LUT2 (Prop_lut2_I0_O)        0.043  6632.587 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.906  6634.493    gtx3g_exdes_i_n_69
    SLICE_X196Y16        FDRE                                         r  gt0_data_count_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.576  6635.017    xlnx_opt_
    SLICE_X196Y16        FDRE                                         r  gt0_data_count_reg_reg[15]/C
                         clock pessimism              0.000  6635.017    
                         clock uncertainty           -0.035  6634.982    
    SLICE_X196Y16        FDRE (Setup_fdre_C_CE)      -0.178  6634.804    gt0_data_count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                       6634.804    
                         arrival time                       -6634.493    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_error_count_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.052ns  (logic 0.266ns (6.564%)  route 3.786ns (93.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 6635.017 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.443ns = ( 6630.440 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.713  6630.440    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X195Y15        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y15        FDRE (Prop_fdre_C_Q)         0.223  6630.664 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           1.880  6632.544    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X189Y16        LUT2 (Prop_lut2_I0_O)        0.043  6632.587 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.906  6634.493    gtx3g_exdes_i_n_69
    SLICE_X196Y16        FDRE                                         r  gt0_error_count_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.576  6635.017    xlnx_opt_
    SLICE_X196Y16        FDRE                                         r  gt0_error_count_reg_reg[24]/C
                         clock pessimism              0.000  6635.017    
                         clock uncertainty           -0.035  6634.982    
    SLICE_X196Y16        FDRE (Setup_fdre_C_CE)      -0.178  6634.804    gt0_error_count_reg_reg[24]
  -------------------------------------------------------------------
                         required time                       6634.804    
                         arrival time                       -6634.493    
  -------------------------------------------------------------------
                         slack                                  0.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.100ns (4.655%)  route 2.048ns (95.345%))
  Logic Levels:           0  
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.736     1.523    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y14        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y14        FDRE (Prop_fdre_C_Q)         0.100     1.623 r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[10]/Q
                         net (fo=3, routed)           2.048     3.671    gt0_data_count_i[10]
    SLICE_X192Y16        FDRE                                         r  gt0_data_count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.976     3.465    xlnx_opt_
    SLICE_X192Y16        FDRE                                         r  gt0_data_count_reg_reg[10]/C
                         clock pessimism              0.000     3.465    
                         clock uncertainty            0.035     3.500    
    SLICE_X192Y16        FDRE (Hold_fdre_C_D)         0.039     3.539    gt0_data_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.539    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.100ns (4.647%)  route 2.052ns (95.353%))
  Logic Levels:           0  
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.737     1.524    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y12        FDRE (Prop_fdre_C_Q)         0.100     1.624 r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           2.052     3.676    gt0_data_count_i[0]
    SLICE_X192Y12        FDRE                                         r  gt0_data_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.979     3.468    xlnx_opt_
    SLICE_X192Y12        FDRE                                         r  gt0_data_count_reg_reg[0]/C
                         clock pessimism              0.000     3.468    
                         clock uncertainty            0.035     3.503    
    SLICE_X192Y12        FDRE (Hold_fdre_C_D)         0.040     3.543    gt0_data_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.543    
                         arrival time                           3.676    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.100ns (4.645%)  route 2.053ns (95.355%))
  Logic Levels:           0  
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.736     1.523    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y13        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y13        FDRE (Prop_fdre_C_Q)         0.100     1.623 r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[6]/Q
                         net (fo=3, routed)           2.053     3.676    gt0_data_count_i[6]
    SLICE_X192Y13        FDRE                                         r  gt0_data_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.978     3.467    xlnx_opt_
    SLICE_X192Y13        FDRE                                         r  gt0_data_count_reg_reg[6]/C
                         clock pessimism              0.000     3.467    
                         clock uncertainty            0.035     3.502    
    SLICE_X192Y13        FDRE (Hold_fdre_C_D)         0.036     3.538    gt0_data_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.538    
                         arrival time                           3.676    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.100ns (4.638%)  route 2.056ns (95.362%))
  Logic Levels:           0  
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.736     1.523    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y15        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y15        FDRE (Prop_fdre_C_Q)         0.100     1.623 r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[12]/Q
                         net (fo=4, routed)           2.056     3.679    gt0_data_count_i[12]
    SLICE_X192Y15        FDRE                                         r  gt0_data_count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.977     3.466    xlnx_opt_
    SLICE_X192Y15        FDRE                                         r  gt0_data_count_reg_reg[12]/C
                         clock pessimism              0.000     3.466    
                         clock uncertainty            0.035     3.501    
    SLICE_X192Y15        FDRE (Hold_fdre_C_D)         0.036     3.537    gt0_data_count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.537    
                         arrival time                           3.679    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_over_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.128ns (5.871%)  route 2.052ns (94.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.736     1.523    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X195Y15        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y15        FDRE (Prop_fdre_C_Q)         0.100     1.623 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           2.052     3.675    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X187Y16        LUT3 (Prop_lut3_I1_O)        0.028     3.703 r  gtx3g_exdes_i/gt0_frame_check/test_over_i_1/O
                         net (fo=1, routed)           0.000     3.703    gtx3g_exdes_i_n_68
    SLICE_X187Y16        FDRE                                         r  test_over_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.974     3.463    xlnx_opt_
    SLICE_X187Y16        FDRE                                         r  test_over_reg/C
                         clock pessimism              0.000     3.463    
                         clock uncertainty            0.035     3.498    
    SLICE_X187Y16        FDRE (Hold_fdre_C_D)         0.060     3.558    test_over_reg
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.703    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.100ns (4.626%)  route 2.062ns (95.374%))
  Logic Levels:           0  
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.734     1.521    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y17        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y17        FDRE (Prop_fdre_C_Q)         0.100     1.621 r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[20]/Q
                         net (fo=3, routed)           2.062     3.683    gt0_data_count_i[20]
    SLICE_X192Y18        FDRE                                         r  gt0_data_count_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.974     3.463    xlnx_opt_
    SLICE_X192Y18        FDRE                                         r  gt0_data_count_reg_reg[20]/C
                         clock pessimism              0.000     3.463    
                         clock uncertainty            0.035     3.498    
    SLICE_X192Y18        FDRE (Hold_fdre_C_D)         0.039     3.537    gt0_data_count_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.537    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.100ns (4.620%)  route 2.064ns (95.380%))
  Logic Levels:           0  
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.736     1.523    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y14        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y14        FDRE (Prop_fdre_C_Q)         0.100     1.623 r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[11]/Q
                         net (fo=3, routed)           2.064     3.687    gt0_data_count_i[11]
    SLICE_X192Y15        FDRE                                         r  gt0_data_count_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.977     3.466    xlnx_opt_
    SLICE_X192Y15        FDRE                                         r  gt0_data_count_reg_reg[11]/C
                         clock pessimism              0.000     3.466    
                         clock uncertainty            0.035     3.501    
    SLICE_X192Y15        FDRE (Hold_fdre_C_D)         0.039     3.540    gt0_data_count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.540    
                         arrival time                           3.687    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/error_count_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_error_count_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.118ns (5.408%)  route 2.064ns (94.592%))
  Logic Levels:           0  
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.737     1.524    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/error_count_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y12        FDRE (Prop_fdre_C_Q)         0.118     1.642 r  gtx3g_exdes_i/gt0_frame_check/error_count_r_reg[15]/Q
                         net (fo=2, routed)           2.064     3.706    gt0_error_count_i[15]
    SLICE_X191Y14        FDRE                                         r  gt0_error_count_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.977     3.466    xlnx_opt_
    SLICE_X191Y14        FDRE                                         r  gt0_error_count_reg_reg[15]/C
                         clock pessimism              0.000     3.466    
                         clock uncertainty            0.035     3.501    
    SLICE_X191Y14        FDRE (Hold_fdre_C_D)         0.033     3.534    gt0_error_count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.534    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/error_count_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_error_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.118ns (5.379%)  route 2.076ns (94.621%))
  Logic Levels:           0  
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.738     1.525    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y10        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/error_count_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y10        FDRE (Prop_fdre_C_Q)         0.118     1.643 r  gtx3g_exdes_i/gt0_frame_check/error_count_r_reg[7]/Q
                         net (fo=2, routed)           2.076     3.719    gt0_error_count_i[7]
    SLICE_X192Y11        FDRE                                         r  gt0_error_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.981     3.470    xlnx_opt_
    SLICE_X192Y11        FDRE                                         r  gt0_error_count_reg_reg[7]/C
                         clock pessimism              0.000     3.470    
                         clock uncertainty            0.035     3.505    
    SLICE_X192Y11        FDRE (Hold_fdre_C_D)         0.041     3.546    gt0_error_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.546    
                         arrival time                           3.719    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/error_count_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_error_count_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.118ns (5.365%)  route 2.081ns (94.635%))
  Logic Levels:           0  
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.736     1.523    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y13        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/error_count_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y13        FDRE (Prop_fdre_C_Q)         0.118     1.641 r  gtx3g_exdes_i/gt0_frame_check/error_count_r_reg[19]/Q
                         net (fo=2, routed)           2.081     3.722    gt0_error_count_i[19]
    SLICE_X192Y13        FDRE                                         r  gt0_error_count_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.978     3.467    xlnx_opt_
    SLICE_X192Y13        FDRE                                         r  gt0_error_count_reg_reg[19]/C
                         clock pessimism              0.000     3.467    
                         clock uncertainty            0.035     3.502    
    SLICE_X192Y13        FDRE (Hold_fdre_C_D)         0.047     3.549    gt0_error_count_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.549    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        8.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.307ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[7]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.223ns (16.443%)  route 1.133ns (83.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.710     5.702    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.223     5.925 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.133     7.058    simple_uart_inst_1/sysrst
    SLICE_X181Y10        FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.531    14.972    simple_uart_inst_1/CLK
    SLICE_X181Y10        FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[7]/C
                         clock pessimism              0.641    15.613    
                         clock uncertainty           -0.035    15.578    
    SLICE_X181Y10        FDCE (Recov_fdce_C_CLR)     -0.212    15.366    simple_uart_inst_1/cnt_clk_100m_reg[7]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  8.307    

Slack (MET) :             8.307ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[8]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.223ns (16.443%)  route 1.133ns (83.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.710     5.702    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.223     5.925 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.133     7.058    simple_uart_inst_1/sysrst
    SLICE_X181Y10        FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.531    14.972    simple_uart_inst_1/CLK
    SLICE_X181Y10        FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[8]/C
                         clock pessimism              0.641    15.613    
                         clock uncertainty           -0.035    15.578    
    SLICE_X181Y10        FDCE (Recov_fdce_C_CLR)     -0.212    15.366    simple_uart_inst_1/cnt_clk_100m_reg[8]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  8.307    

Slack (MET) :             8.312ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/clk_br_reg/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.223ns (16.484%)  route 1.130ns (83.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.710     5.702    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.223     5.925 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.130     7.055    simple_uart_inst_1/sysrst
    SLICE_X179Y9         FDCE                                         f  simple_uart_inst_1/clk_br_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.532    14.973    simple_uart_inst_1/CLK
    SLICE_X179Y9         FDCE                                         r  simple_uart_inst_1/clk_br_reg/C
                         clock pessimism              0.641    15.614    
                         clock uncertainty           -0.035    15.579    
    SLICE_X179Y9         FDCE (Recov_fdce_C_CLR)     -0.212    15.367    simple_uart_inst_1/clk_br_reg
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                  8.312    

Slack (MET) :             8.312ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[0]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.223ns (16.484%)  route 1.130ns (83.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.710     5.702    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.223     5.925 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.130     7.055    simple_uart_inst_1/sysrst
    SLICE_X179Y9         FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.532    14.973    simple_uart_inst_1/CLK
    SLICE_X179Y9         FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[0]/C
                         clock pessimism              0.641    15.614    
                         clock uncertainty           -0.035    15.579    
    SLICE_X179Y9         FDCE (Recov_fdce_C_CLR)     -0.212    15.367    simple_uart_inst_1/cnt_clk_100m_reg[0]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                  8.312    

Slack (MET) :             8.397ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[1]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.223ns (17.587%)  route 1.045ns (82.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.710     5.702    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.223     5.925 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.045     6.970    simple_uart_inst_1/sysrst
    SLICE_X181Y9         FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.532    14.973    simple_uart_inst_1/CLK
    SLICE_X181Y9         FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[1]/C
                         clock pessimism              0.641    15.614    
                         clock uncertainty           -0.035    15.579    
    SLICE_X181Y9         FDCE (Recov_fdce_C_CLR)     -0.212    15.367    simple_uart_inst_1/cnt_clk_100m_reg[1]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  8.397    

Slack (MET) :             8.397ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[2]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.223ns (17.587%)  route 1.045ns (82.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.710     5.702    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.223     5.925 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.045     6.970    simple_uart_inst_1/sysrst
    SLICE_X181Y9         FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.532    14.973    simple_uart_inst_1/CLK
    SLICE_X181Y9         FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[2]/C
                         clock pessimism              0.641    15.614    
                         clock uncertainty           -0.035    15.579    
    SLICE_X181Y9         FDCE (Recov_fdce_C_CLR)     -0.212    15.367    simple_uart_inst_1/cnt_clk_100m_reg[2]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  8.397    

Slack (MET) :             8.397ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[3]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.223ns (17.587%)  route 1.045ns (82.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.710     5.702    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.223     5.925 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.045     6.970    simple_uart_inst_1/sysrst
    SLICE_X181Y9         FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.532    14.973    simple_uart_inst_1/CLK
    SLICE_X181Y9         FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[3]/C
                         clock pessimism              0.641    15.614    
                         clock uncertainty           -0.035    15.579    
    SLICE_X181Y9         FDCE (Recov_fdce_C_CLR)     -0.212    15.367    simple_uart_inst_1/cnt_clk_100m_reg[3]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  8.397    

Slack (MET) :             8.397ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[4]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.223ns (17.587%)  route 1.045ns (82.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.710     5.702    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.223     5.925 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.045     6.970    simple_uart_inst_1/sysrst
    SLICE_X181Y9         FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.532    14.973    simple_uart_inst_1/CLK
    SLICE_X181Y9         FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[4]/C
                         clock pessimism              0.641    15.614    
                         clock uncertainty           -0.035    15.579    
    SLICE_X181Y9         FDCE (Recov_fdce_C_CLR)     -0.212    15.367    simple_uart_inst_1/cnt_clk_100m_reg[4]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  8.397    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_char_reg[3]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.223ns (16.306%)  route 1.145ns (83.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.710     5.702    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.223     5.925 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.145     7.070    sysrst
    SLICE_X190Y13        FDCE                                         f  cnt_char_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.576    15.017    xlnx_opt_
    SLICE_X190Y13        FDCE                                         r  cnt_char_reg[3]/C
                         clock pessimism              0.641    15.658    
                         clock uncertainty           -0.035    15.623    
    SLICE_X190Y13        FDCE (Recov_fdce_C_CLR)     -0.154    15.469    cnt_char_reg[3]
  -------------------------------------------------------------------
                         required time                         15.469    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                  8.399    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_char_reg[4]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.223ns (16.306%)  route 1.145ns (83.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.710     5.702    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.223     5.925 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.145     7.070    sysrst
    SLICE_X190Y13        FDCE                                         f  cnt_char_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.576    15.017    xlnx_opt_
    SLICE_X190Y13        FDCE                                         r  cnt_char_reg[4]/C
                         clock pessimism              0.641    15.658    
                         clock uncertainty           -0.035    15.623    
    SLICE_X190Y13        FDCE (Recov_fdce_C_CLR)     -0.154    15.469    cnt_char_reg[4]
  -------------------------------------------------------------------
                         required time                         15.469    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                  8.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_rdy_reg/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.100ns (28.268%)  route 0.254ns (71.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.733     2.781    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.100     2.881 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.254     3.135    sysrst
    SLICE_X186Y14        FDCE                                         f  data_rdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.976     3.465    xlnx_opt_
    SLICE_X186Y14        FDCE                                         r  data_rdy_reg/C
                         clock pessimism             -0.670     2.795    
    SLICE_X186Y14        FDCE (Remov_fdce_C_CLR)     -0.050     2.745    data_rdy_reg
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/busy_reg_reg/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.100ns (28.268%)  route 0.254ns (71.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.733     2.781    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.100     2.881 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.254     3.135    simple_uart_inst_1/sysrst
    SLICE_X186Y14        FDCE                                         f  simple_uart_inst_1/busy_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.976     3.465    simple_uart_inst_1/CLK
    SLICE_X186Y14        FDCE                                         r  simple_uart_inst_1/busy_reg_reg/C
                         clock pessimism             -0.670     2.795    
    SLICE_X186Y14        FDCE (Remov_fdce_C_CLR)     -0.050     2.745    simple_uart_inst_1/busy_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_st_reg/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.100ns (28.268%)  route 0.254ns (71.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.733     2.781    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.100     2.881 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.254     3.135    sysrst
    SLICE_X186Y14        FDCE                                         f  trans_st_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.976     3.465    xlnx_opt_
    SLICE_X186Y14        FDCE                                         r  trans_st_reg/C
                         clock pessimism             -0.670     2.795    
    SLICE_X186Y14        FDCE (Remov_fdce_C_CLR)     -0.050     2.745    trans_st_reg
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_trans_reg[0]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.100ns (27.504%)  route 0.264ns (72.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.733     2.781    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.100     2.881 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.264     3.145    sysrst
    SLICE_X184Y17        FDCE                                         f  cnt_trans_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.946     3.435    xlnx_opt_
    SLICE_X184Y17        FDCE                                         r  cnt_trans_reg[0]/C
                         clock pessimism             -0.649     2.786    
    SLICE_X184Y17        FDCE (Remov_fdce_C_CLR)     -0.050     2.736    cnt_trans_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_trans_reg[1]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.100ns (27.504%)  route 0.264ns (72.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.733     2.781    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.100     2.881 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.264     3.145    sysrst
    SLICE_X184Y17        FDCE                                         f  cnt_trans_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.946     3.435    xlnx_opt_
    SLICE_X184Y17        FDCE                                         r  cnt_trans_reg[1]/C
                         clock pessimism             -0.649     2.786    
    SLICE_X184Y17        FDCE (Remov_fdce_C_CLR)     -0.050     2.736    cnt_trans_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_reg[4]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.100ns (28.268%)  route 0.254ns (71.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.733     2.781    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.100     2.881 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.254     3.135    sysrst
    SLICE_X187Y14        FDCE                                         f  char_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.976     3.465    xlnx_opt_
    SLICE_X187Y14        FDCE                                         r  char_reg[4]/C
                         clock pessimism             -0.670     2.795    
    SLICE_X187Y14        FDCE (Remov_fdce_C_CLR)     -0.069     2.726    char_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_trans_reg[2]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.100ns (27.504%)  route 0.264ns (72.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.733     2.781    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.100     2.881 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.264     3.145    sysrst
    SLICE_X185Y17        FDCE                                         f  cnt_trans_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.946     3.435    xlnx_opt_
    SLICE_X185Y17        FDCE                                         r  cnt_trans_reg[2]/C
                         clock pessimism             -0.649     2.786    
    SLICE_X185Y17        FDCE (Remov_fdce_C_CLR)     -0.069     2.717    cnt_trans_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_trans_reg[3]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.100ns (27.504%)  route 0.264ns (72.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.733     2.781    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.100     2.881 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.264     3.145    sysrst
    SLICE_X185Y17        FDCE                                         f  cnt_trans_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.946     3.435    xlnx_opt_
    SLICE_X185Y17        FDCE                                         r  cnt_trans_reg[3]/C
                         clock pessimism             -0.649     2.786    
    SLICE_X185Y17        FDCE (Remov_fdce_C_CLR)     -0.069     2.717    cnt_trans_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_trans_reg[4]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.100ns (27.504%)  route 0.264ns (72.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.733     2.781    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.100     2.881 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.264     3.145    sysrst
    SLICE_X185Y17        FDCE                                         f  cnt_trans_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.946     3.435    xlnx_opt_
    SLICE_X185Y17        FDCE                                         r  cnt_trans_reg[4]/C
                         clock pessimism             -0.649     2.786    
    SLICE_X185Y17        FDCE (Remov_fdce_C_CLR)     -0.069     2.717    cnt_trans_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_trans_reg[5]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.100ns (27.504%)  route 0.264ns (72.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.733     2.781    rst_generator_inst_0/CLK
    SLICE_X187Y16        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y16        FDRE (Prop_fdre_C_Q)         0.100     2.881 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.264     3.145    sysrst
    SLICE_X185Y17        FDCE                                         f  cnt_trans_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.946     3.435    xlnx_opt_
    SLICE_X185Y17        FDCE                                         r  cnt_trans_reg[5]/C
                         clock pessimism             -0.649     2.786    
    SLICE_X185Y17        FDCE (Remov_fdce_C_CLR)     -0.069     2.717    cnt_trans_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 1.052ns (48.091%)  route 1.136ns (51.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 9.889 - 6.667 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.883     3.613    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.622 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.730     5.352    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X200Y19        LUT1 (Prop_lut1_I0_O)        0.043     5.395 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.406     5.801    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X200Y19        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.574     9.889    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X200Y19        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/C
                         clock pessimism              0.172    10.061    
                         clock uncertainty           -0.035    10.026    
    SLICE_X200Y19        FDCE (Recov_fdce_C_CLR)     -0.187     9.839    gtx3g_exdes_i/gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                          9.839    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 1.052ns (48.091%)  route 1.136ns (51.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 9.889 - 6.667 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.883     3.613    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.622 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.730     5.352    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X200Y19        LUT1 (Prop_lut1_I0_O)        0.043     5.395 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.406     5.801    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X200Y19        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.574     9.889    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X200Y19        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r_reg/C
                         clock pessimism              0.172    10.061    
                         clock uncertainty           -0.035    10.026    
    SLICE_X200Y19        FDCE (Recov_fdce_C_CLR)     -0.187     9.839    gtx3g_exdes_i/gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.839    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 1.052ns (48.091%)  route 1.136ns (51.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 9.889 - 6.667 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.883     3.613    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.622 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.730     5.352    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X200Y19        LUT1 (Prop_lut1_I0_O)        0.043     5.395 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.406     5.801    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X200Y19        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.574     9.889    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X200Y19        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/C
                         clock pessimism              0.172    10.061    
                         clock uncertainty           -0.035    10.026    
    SLICE_X200Y19        FDCE (Recov_fdce_C_CLR)     -0.154     9.872    gtx3g_exdes_i/gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 1.052ns (56.609%)  route 0.806ns (43.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 9.894 - 6.667 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.887     3.617    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.626 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.505     5.131    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X205Y36        LUT1 (Prop_lut1_I0_O)        0.043     5.174 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.301     5.476    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X205Y36        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.579     9.894    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X205Y36        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/C
                         clock pessimism              0.197    10.091    
                         clock uncertainty           -0.035    10.056    
    SLICE_X205Y36        FDCE (Recov_fdce_C_CLR)     -0.212     9.844    gtx3g_exdes_i/gt1_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.844    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 1.052ns (56.609%)  route 0.806ns (43.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 9.894 - 6.667 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.887     3.617    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.626 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.505     5.131    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X205Y36        LUT1 (Prop_lut1_I0_O)        0.043     5.174 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.301     5.476    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X205Y36        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.579     9.894    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X205Y36        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/C
                         clock pessimism              0.197    10.091    
                         clock uncertainty           -0.035    10.056    
    SLICE_X205Y36        FDCE (Recov_fdce_C_CLR)     -0.212     9.844    gtx3g_exdes_i/gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                          9.844    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 1.052ns (56.609%)  route 0.806ns (43.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 9.894 - 6.667 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.887     3.617    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.626 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.505     5.131    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X205Y36        LUT1 (Prop_lut1_I0_O)        0.043     5.174 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.301     5.476    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X205Y36        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.579     9.894    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X205Y36        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r_reg/C
                         clock pessimism              0.197    10.091    
                         clock uncertainty           -0.035    10.056    
    SLICE_X205Y36        FDCE (Recov_fdce_C_CLR)     -0.212     9.844    gtx3g_exdes_i/gt1_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.844    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                  4.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.631ns (61.963%)  route 0.387ns (38.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.910     1.697    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.300 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.248     2.548    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X205Y36        LUT1 (Prop_lut1_I0_O)        0.028     2.576 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.139     2.716    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X205Y36        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.980     1.814    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X205Y36        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/C
                         clock pessimism             -0.275     1.539    
    SLICE_X205Y36        FDCE (Remov_fdce_C_CLR)     -0.069     1.470    gtx3g_exdes_i/gt1_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r3_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.631ns (61.963%)  route 0.387ns (38.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.910     1.697    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.300 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.248     2.548    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X205Y36        LUT1 (Prop_lut1_I0_O)        0.028     2.576 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.139     2.716    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X205Y36        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.980     1.814    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X205Y36        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/C
                         clock pessimism             -0.275     1.539    
    SLICE_X205Y36        FDCE (Remov_fdce_C_CLR)     -0.069     1.470    gtx3g_exdes_i/gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.631ns (61.963%)  route 0.387ns (38.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.910     1.697    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.300 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.248     2.548    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X205Y36        LUT1 (Prop_lut1_I0_O)        0.028     2.576 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.139     2.716    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X205Y36        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.980     1.814    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X205Y36        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r_reg/C
                         clock pessimism             -0.275     1.539    
    SLICE_X205Y36        FDCE (Remov_fdce_C_CLR)     -0.069     1.470    gtx3g_exdes_i/gt1_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.631ns (52.605%)  route 0.569ns (47.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.907     1.694    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.297 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.370     2.667    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X200Y19        LUT1 (Prop_lut1_I0_O)        0.028     2.695 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.199     2.894    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X200Y19        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.975     1.809    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X200Y19        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/C
                         clock pessimism             -0.255     1.554    
    SLICE_X200Y19        FDCE (Remov_fdce_C_CLR)     -0.050     1.504    gtx3g_exdes_i/gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r3_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.631ns (52.605%)  route 0.569ns (47.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.907     1.694    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.297 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.370     2.667    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X200Y19        LUT1 (Prop_lut1_I0_O)        0.028     2.695 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.199     2.894    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X200Y19        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.975     1.809    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X200Y19        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/C
                         clock pessimism             -0.255     1.554    
    SLICE_X200Y19        FDCE (Remov_fdce_C_CLR)     -0.050     1.504    gtx3g_exdes_i/gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.631ns (52.605%)  route 0.569ns (47.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.907     1.694    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.297 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.370     2.667    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X200Y19        LUT1 (Prop_lut1_I0_O)        0.028     2.695 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.199     2.894    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X200Y19        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.975     1.809    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X200Y19        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r_reg/C
                         clock pessimism             -0.255     1.554    
    SLICE_X200Y19        FDCE (Remov_fdce_C_CLR)     -0.050     1.504    gtx3g_exdes_i/gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  1.390    





