

================================================================
== Vitis HLS Report for 'ISPPipeline_accel'
================================================================
* Date:           Wed Sep  4 19:39:17 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.239 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2084562|  2097984|  6.879 ms|  6.923 ms|  2084563|  2097985|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+---------+---------+----------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline |
        |        Instance        |    Module   |   min   |   max   |    min   |    max   |   min   |   max   |   Type   |
        +------------------------+-------------+---------+---------+----------+----------+---------+---------+----------+
        |grp_ISPpipeline_fu_189  |ISPpipeline  |  2084559|  2097981|  6.879 ms|  6.923 ms|  2084403|  2097967|  dataflow|
        +------------------------+-------------+---------+---------+----------+----------+---------+---------+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 6 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%pawb_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %pawb" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:400]   --->   Operation 7 'read' 'pawb_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%mode_reg_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %mode_reg" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:400]   --->   Operation 8 'read' 'mode_reg_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%bgain_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %bgain" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:400]   --->   Operation 9 'read' 'bgain_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%rgain_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %rgain" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:400]   --->   Operation 10 'read' 'rgain_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %height" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:400]   --->   Operation 11 'read' 'height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %width" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:400]   --->   Operation 12 'read' 'width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln400 = trunc i8 %mode_reg_read" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:400]   --->   Operation 13 'trunc' 'trunc_ln400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln400_1 = trunc i16 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:400]   --->   Operation 14 'trunc' 'trunc_ln400_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln400_2 = trunc i16 %height_read" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:400]   --->   Operation 15 'trunc' 'trunc_ln400_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln400 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_26" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:400]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %width"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @empty_2, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_30, void @empty_14, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %height"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @empty_2, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_30, void @empty_39, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s_axis_video_V_data_V, i2 %s_axis_video_V_keep_V, i2 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_10, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %s_axis_video_V_data_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %s_axis_video_V_keep_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %s_axis_video_V_strb_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_user_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_last_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_id_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_dest_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_10, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %m_axis_video_V_data_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %m_axis_video_V_keep_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %m_axis_video_V_strb_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_user_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_last_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_id_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_dest_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %rgain"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rgain, void @empty_2, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_30, void @empty_12, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rgain, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bgain"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bgain, void @empty_2, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_30, void @empty_13, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bgain, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gamma_lut, void @empty_2, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_30, void @empty_22, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gamma_lut, void @empty, i32 0, i32 0, void @empty_18, i32 1, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %gamma_lut, i64 666, i64 207, i64 1"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gamma_lut"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %mode_reg"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mode_reg, void @empty_2, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_30, void @empty_8, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mode_reg, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %pawb"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pawb, void @empty_2, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_30, void @empty_19, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pawb, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_30, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%flag_load = load i1 %flag" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:429]   --->   Operation 56 'load' 'flag_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln429 = br i1 %flag_load, void %if.then, void %if.else" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:429]   --->   Operation 57 'br' 'br_ln429' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.23>
ST_2 : Operation 58 [2/2] (3.23ns)   --->   "%call_ln430 = call void @ISPpipeline, i16 %s_axis_video_V_data_V, i2 %s_axis_video_V_keep_V, i2 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i11 %trunc_ln400_2, i11 %trunc_ln400_1, i32 %p_ZL9hist0_awb_0, i32 %p_ZL9hist0_awb_1, i32 %p_ZL9hist0_awb_2, i32 %p_ZL9hist1_awb_0, i32 %p_ZL9hist1_awb_1, i32 %p_ZL9hist1_awb_2, i16 %rgain_read, i16 %bgain_read, i8 %gamma_lut, i1 %trunc_ln400, i16 %pawb_read, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:430]   --->   Operation 58 'call' 'call_ln430' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.42>
ST_3 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln430 = call void @ISPpipeline, i16 %s_axis_video_V_data_V, i2 %s_axis_video_V_keep_V, i2 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i11 %trunc_ln400_2, i11 %trunc_ln400_1, i32 %p_ZL9hist0_awb_0, i32 %p_ZL9hist0_awb_1, i32 %p_ZL9hist0_awb_2, i32 %p_ZL9hist1_awb_0, i32 %p_ZL9hist1_awb_1, i32 %p_ZL9hist1_awb_2, i16 %rgain_read, i16 %bgain_read, i8 %gamma_lut, i1 %trunc_ln400, i16 %pawb_read, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:430]   --->   Operation 59 'call' 'call_ln430' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 60 [1/1] (0.42ns)   --->   "%br_ln434 = br void %if.end" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:434]   --->   Operation 60 'br' 'br_ln434' <Predicate = true> <Delay = 0.42>

State 4 <SV = 1> <Delay = 3.23>
ST_4 : Operation 61 [2/2] (3.23ns)   --->   "%call_ln435 = call void @ISPpipeline, i16 %s_axis_video_V_data_V, i2 %s_axis_video_V_keep_V, i2 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i11 %trunc_ln400_2, i11 %trunc_ln400_1, i32 %p_ZL9hist1_awb_0, i32 %p_ZL9hist1_awb_1, i32 %p_ZL9hist1_awb_2, i32 %p_ZL9hist0_awb_0, i32 %p_ZL9hist0_awb_1, i32 %p_ZL9hist0_awb_2, i16 %rgain_read, i16 %bgain_read, i8 %gamma_lut, i1 %trunc_ln400, i16 %pawb_read, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:435]   --->   Operation 61 'call' 'call_ln435' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 2> <Delay = 0.42>
ST_5 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln435 = call void @ISPpipeline, i16 %s_axis_video_V_data_V, i2 %s_axis_video_V_keep_V, i2 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i11 %trunc_ln400_2, i11 %trunc_ln400_1, i32 %p_ZL9hist1_awb_0, i32 %p_ZL9hist1_awb_1, i32 %p_ZL9hist1_awb_2, i32 %p_ZL9hist0_awb_0, i32 %p_ZL9hist0_awb_1, i32 %p_ZL9hist0_awb_2, i16 %rgain_read, i16 %bgain_read, i8 %gamma_lut, i1 %trunc_ln400, i16 %pawb_read, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:435]   --->   Operation 62 'call' 'call_ln435' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 63 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%storemerge = phi i1 1, void %if.then, i1 0, void %if.else"   --->   Operation 64 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln437 = store i1 %storemerge, i1 %flag" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:437]   --->   Operation 65 'store' 'store_ln437' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln439 = ret" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:439]   --->   Operation 66 'ret' 'ret_ln439' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rgain]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bgain]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gamma_lut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mode_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pawb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flag]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZL9hist0_awb_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZL9hist0_awb_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZL9hist0_awb_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZL9hist1_awb_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZL9hist1_awb_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZL9hist1_awb_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pawb_read           (read         ) [ 0011110]
mode_reg_read       (read         ) [ 0000000]
bgain_read          (read         ) [ 0011110]
rgain_read          (read         ) [ 0011110]
height_read         (read         ) [ 0000000]
width_read          (read         ) [ 0000000]
trunc_ln400         (trunc        ) [ 0011110]
trunc_ln400_1       (trunc        ) [ 0011110]
trunc_ln400_2       (trunc        ) [ 0011110]
spectopmodule_ln400 (spectopmodule) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specmemcore_ln0     (specmemcore  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
flag_load           (load         ) [ 0100000]
br_ln429            (br           ) [ 0000000]
call_ln430          (call         ) [ 0000000]
br_ln434            (br           ) [ 0001011]
call_ln435          (call         ) [ 0000000]
br_ln0              (br           ) [ 0001011]
storemerge          (phi          ) [ 0000001]
store_ln437         (store        ) [ 0000000]
ret_ln439           (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rgain">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgain"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="bgain">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bgain"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="gamma_lut">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma_lut"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="mode_reg">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_reg"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pawb">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pawb"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="flag">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flag"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZL9hist0_awb_0">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL9hist0_awb_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZL9hist0_awb_1">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL9hist0_awb_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZL9hist0_awb_2">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL9hist0_awb_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZL9hist1_awb_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL9hist1_awb_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZL9hist1_awb_1">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL9hist1_awb_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_ZL9hist1_awb_2">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL9hist1_awb_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ISPpipeline"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="pawb_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pawb_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="mode_reg_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_reg_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="bgain_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bgain_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="rgain_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rgain_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="height_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="width_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="176" class="1005" name="storemerge_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="storemerge_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_ISPpipeline_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="0" index="2" bw="2" slack="0"/>
<pin id="193" dir="0" index="3" bw="2" slack="0"/>
<pin id="194" dir="0" index="4" bw="1" slack="0"/>
<pin id="195" dir="0" index="5" bw="1" slack="0"/>
<pin id="196" dir="0" index="6" bw="1" slack="0"/>
<pin id="197" dir="0" index="7" bw="1" slack="0"/>
<pin id="198" dir="0" index="8" bw="24" slack="0"/>
<pin id="199" dir="0" index="9" bw="3" slack="0"/>
<pin id="200" dir="0" index="10" bw="3" slack="0"/>
<pin id="201" dir="0" index="11" bw="1" slack="0"/>
<pin id="202" dir="0" index="12" bw="1" slack="0"/>
<pin id="203" dir="0" index="13" bw="1" slack="0"/>
<pin id="204" dir="0" index="14" bw="1" slack="0"/>
<pin id="205" dir="0" index="15" bw="11" slack="1"/>
<pin id="206" dir="0" index="16" bw="11" slack="1"/>
<pin id="207" dir="0" index="17" bw="32" slack="0"/>
<pin id="208" dir="0" index="18" bw="32" slack="0"/>
<pin id="209" dir="0" index="19" bw="32" slack="0"/>
<pin id="210" dir="0" index="20" bw="32" slack="0"/>
<pin id="211" dir="0" index="21" bw="32" slack="0"/>
<pin id="212" dir="0" index="22" bw="32" slack="0"/>
<pin id="213" dir="0" index="23" bw="16" slack="1"/>
<pin id="214" dir="0" index="24" bw="16" slack="1"/>
<pin id="215" dir="0" index="25" bw="8" slack="0"/>
<pin id="216" dir="0" index="26" bw="1" slack="1"/>
<pin id="217" dir="0" index="27" bw="16" slack="1"/>
<pin id="218" dir="0" index="28" bw="32" slack="0"/>
<pin id="219" dir="0" index="29" bw="32" slack="0"/>
<pin id="220" dir="0" index="30" bw="32" slack="0"/>
<pin id="221" dir="0" index="31" bw="32" slack="0"/>
<pin id="222" dir="0" index="32" bw="32" slack="0"/>
<pin id="223" dir="0" index="33" bw="32" slack="0"/>
<pin id="224" dir="0" index="34" bw="32" slack="0"/>
<pin id="225" dir="0" index="35" bw="32" slack="0"/>
<pin id="226" dir="0" index="36" bw="32" slack="0"/>
<pin id="227" dir="0" index="37" bw="32" slack="0"/>
<pin id="228" dir="0" index="38" bw="32" slack="0"/>
<pin id="229" dir="0" index="39" bw="32" slack="0"/>
<pin id="230" dir="1" index="40" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln430/2 call_ln435/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln400_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln400/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln400_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln400_1/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trunc_ln400_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln400_2/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="flag_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flag_load/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln437_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln437/6 "/>
</bind>
</comp>

<comp id="293" class="1005" name="pawb_read_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="1"/>
<pin id="295" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pawb_read "/>
</bind>
</comp>

<comp id="298" class="1005" name="bgain_read_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="1"/>
<pin id="300" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bgain_read "/>
</bind>
</comp>

<comp id="303" class="1005" name="rgain_read_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="1"/>
<pin id="305" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rgain_read "/>
</bind>
</comp>

<comp id="308" class="1005" name="trunc_ln400_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln400 "/>
</bind>
</comp>

<comp id="313" class="1005" name="trunc_ln400_1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="1"/>
<pin id="315" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln400_1 "/>
</bind>
</comp>

<comp id="318" class="1005" name="trunc_ln400_2_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="1"/>
<pin id="320" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln400_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="144"><net_src comp="80" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="82" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="80" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="80" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="80" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="80" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="136" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="138" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="176" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="176" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="231"><net_src comp="134" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="232"><net_src comp="4" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="233"><net_src comp="6" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="234"><net_src comp="8" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="189" pin=4"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="189" pin=5"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="189" pin=6"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="189" pin=7"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="189" pin=8"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="189" pin=9"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="189" pin=10"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="189" pin=11"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="189" pin=12"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="189" pin=13"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="189" pin=14"/></net>

<net id="246"><net_src comp="68" pin="0"/><net_sink comp="189" pin=17"/></net>

<net id="247"><net_src comp="70" pin="0"/><net_sink comp="189" pin=18"/></net>

<net id="248"><net_src comp="72" pin="0"/><net_sink comp="189" pin=19"/></net>

<net id="249"><net_src comp="74" pin="0"/><net_sink comp="189" pin=20"/></net>

<net id="250"><net_src comp="76" pin="0"/><net_sink comp="189" pin=21"/></net>

<net id="251"><net_src comp="78" pin="0"/><net_sink comp="189" pin=22"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="189" pin=25"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="189" pin=28"/></net>

<net id="254"><net_src comp="46" pin="0"/><net_sink comp="189" pin=29"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="189" pin=30"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="189" pin=31"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="189" pin=32"/></net>

<net id="258"><net_src comp="54" pin="0"/><net_sink comp="189" pin=33"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="189" pin=34"/></net>

<net id="260"><net_src comp="58" pin="0"/><net_sink comp="189" pin=35"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="189" pin=36"/></net>

<net id="262"><net_src comp="62" pin="0"/><net_sink comp="189" pin=37"/></net>

<net id="263"><net_src comp="64" pin="0"/><net_sink comp="189" pin=38"/></net>

<net id="264"><net_src comp="66" pin="0"/><net_sink comp="189" pin=39"/></net>

<net id="265"><net_src comp="74" pin="0"/><net_sink comp="189" pin=17"/></net>

<net id="266"><net_src comp="76" pin="0"/><net_sink comp="189" pin=18"/></net>

<net id="267"><net_src comp="78" pin="0"/><net_sink comp="189" pin=19"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="189" pin=20"/></net>

<net id="269"><net_src comp="70" pin="0"/><net_sink comp="189" pin=21"/></net>

<net id="270"><net_src comp="72" pin="0"/><net_sink comp="189" pin=22"/></net>

<net id="274"><net_src comp="146" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="170" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="164" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="181" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="140" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="189" pin=27"/></net>

<net id="301"><net_src comp="152" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="189" pin=24"/></net>

<net id="306"><net_src comp="158" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="189" pin=23"/></net>

<net id="311"><net_src comp="271" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="189" pin=26"/></net>

<net id="316"><net_src comp="275" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="189" pin=16"/></net>

<net id="321"><net_src comp="279" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="189" pin=15"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {2 3 4 5 }
	Port: m_axis_video_V_keep_V | {2 3 4 5 }
	Port: m_axis_video_V_strb_V | {2 3 4 5 }
	Port: m_axis_video_V_user_V | {2 3 4 5 }
	Port: m_axis_video_V_last_V | {2 3 4 5 }
	Port: m_axis_video_V_id_V | {2 3 4 5 }
	Port: m_axis_video_V_dest_V | {2 3 4 5 }
	Port: flag | {6 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5 | {2 3 4 5 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2 | {2 3 4 5 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11 | {2 3 4 5 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8 | {2 3 4 5 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4 | {2 3 4 5 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1 | {2 3 4 5 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10 | {2 3 4 5 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7 | {2 3 4 5 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3 | {2 3 4 5 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float | {2 3 4 5 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9 | {2 3 4 5 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6 | {2 3 4 5 }
	Port: p_ZL9hist0_awb_0 | {2 3 }
	Port: p_ZL9hist0_awb_1 | {2 3 }
	Port: p_ZL9hist0_awb_2 | {2 3 }
	Port: p_ZL9hist1_awb_0 | {4 5 }
	Port: p_ZL9hist1_awb_1 | {4 5 }
	Port: p_ZL9hist1_awb_2 | {4 5 }
 - Input state : 
	Port: ISPPipeline_accel : width | {1 }
	Port: ISPPipeline_accel : height | {1 }
	Port: ISPPipeline_accel : s_axis_video_V_data_V | {2 3 4 5 }
	Port: ISPPipeline_accel : s_axis_video_V_keep_V | {2 3 4 5 }
	Port: ISPPipeline_accel : s_axis_video_V_strb_V | {2 3 4 5 }
	Port: ISPPipeline_accel : s_axis_video_V_user_V | {2 3 4 5 }
	Port: ISPPipeline_accel : s_axis_video_V_last_V | {2 3 4 5 }
	Port: ISPPipeline_accel : s_axis_video_V_id_V | {2 3 4 5 }
	Port: ISPPipeline_accel : s_axis_video_V_dest_V | {2 3 4 5 }
	Port: ISPPipeline_accel : rgain | {1 }
	Port: ISPPipeline_accel : bgain | {1 }
	Port: ISPPipeline_accel : gamma_lut | {2 3 4 5 }
	Port: ISPPipeline_accel : mode_reg | {1 }
	Port: ISPPipeline_accel : pawb | {1 }
	Port: ISPPipeline_accel : flag | {1 }
	Port: ISPPipeline_accel : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5 | {2 3 4 5 }
	Port: ISPPipeline_accel : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2 | {2 3 4 5 }
	Port: ISPPipeline_accel : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11 | {2 3 4 5 }
	Port: ISPPipeline_accel : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8 | {2 3 4 5 }
	Port: ISPPipeline_accel : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4 | {2 3 4 5 }
	Port: ISPPipeline_accel : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1 | {2 3 4 5 }
	Port: ISPPipeline_accel : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10 | {2 3 4 5 }
	Port: ISPPipeline_accel : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7 | {2 3 4 5 }
	Port: ISPPipeline_accel : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3 | {2 3 4 5 }
	Port: ISPPipeline_accel : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float | {2 3 4 5 }
	Port: ISPPipeline_accel : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9 | {2 3 4 5 }
	Port: ISPPipeline_accel : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6 | {2 3 4 5 }
	Port: ISPPipeline_accel : p_ZL9hist0_awb_0 | {4 5 }
	Port: ISPPipeline_accel : p_ZL9hist0_awb_1 | {4 5 }
	Port: ISPPipeline_accel : p_ZL9hist0_awb_2 | {4 5 }
	Port: ISPPipeline_accel : p_ZL9hist1_awb_0 | {2 3 }
	Port: ISPPipeline_accel : p_ZL9hist1_awb_1 | {2 3 }
	Port: ISPPipeline_accel : p_ZL9hist1_awb_2 | {2 3 }
  - Chain level:
	State 1
		br_ln429 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
		store_ln437 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------|---------|---------|---------|---------|---------|---------|
|   call   |   grp_ISPpipeline_fu_189  |    26   |    34   |  66.906 |  11326  |   8833  |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|---------|
|          |   pawb_read_read_fu_140   |    0    |    0    |    0    |    0    |    0    |    0    |
|          | mode_reg_read_read_fu_146 |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |   bgain_read_read_fu_152  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   rgain_read_read_fu_158  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  height_read_read_fu_164  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   width_read_read_fu_170  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|---------|
|          |     trunc_ln400_fu_271    |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |    trunc_ln400_1_fu_275   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    trunc_ln400_2_fu_279   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                           |    26   |    34   |  66.906 |  11326  |   8833  |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|p_ZL9hist0_awb_0|    2   |    0   |    0   |    0   |
|p_ZL9hist0_awb_1|    2   |    0   |    0   |    0   |
|p_ZL9hist0_awb_2|    2   |    0   |    0   |    0   |
|p_ZL9hist1_awb_0|    2   |    0   |    0   |    0   |
|p_ZL9hist1_awb_1|    2   |    0   |    0   |    0   |
|p_ZL9hist1_awb_2|    2   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |   12   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  bgain_read_reg_298 |   16   |
|  pawb_read_reg_293  |   16   |
|  rgain_read_reg_303 |   16   |
|  storemerge_reg_176 |    1   |
|trunc_ln400_1_reg_313|   11   |
|trunc_ln400_2_reg_318|   11   |
| trunc_ln400_reg_308 |    1   |
+---------------------+--------+
|        Total        |   72   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|   storemerge_reg_176   |  p0  |   2  |   1  |    2   |
| grp_ISPpipeline_fu_189 |  p17 |   2  |  32  |   64   ||    9    |
| grp_ISPpipeline_fu_189 |  p18 |   2  |  32  |   64   ||    9    |
| grp_ISPpipeline_fu_189 |  p19 |   2  |  32  |   64   ||    9    |
| grp_ISPpipeline_fu_189 |  p20 |   2  |  32  |   64   ||    9    |
| grp_ISPpipeline_fu_189 |  p21 |   2  |  32  |   64   ||    9    |
| grp_ISPpipeline_fu_189 |  p22 |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   386  ||  2.989  ||    54   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   26   |   34   |   66   |  11326 |  8833  |    0   |
|   Memory  |   12   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   54   |    -   |
|  Register |    -   |    -   |    -   |   72   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   38   |   34   |   69   |  11398 |  8887  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
