# Projects Submitted
## Quartus Version Requirements

- **Linux**: Quartus 20.1
- **Windows**: Quartus 24.1

## VHDL Workflow

1. Create and configure your VHDL file in Quartus
2. Generate a Symbol from your design
3. Import the Symbol into a Block Diagram
4. Compile and run simulation in the Waveform Viewer

## Alternative: VHDL to Python Translation

The `Year_1/Semester_2/DIGITAL_ELECTRONICS/Examples/VHDL_CODE_EXEC` project offers limited VHDL-to-Python translation support. Use this only as a fallback, as it lacks full language support.