# Synopsys Constraint Checker, version maplat, Build 1498R, built Jul  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sat Apr 08 20:14:11 2017


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                            Ending                              |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                              System                              |     1000.000         |     No paths         |     No paths         |     No paths                         
System                              pll1|CLKOP_inferred_clock           |     1000.000         |     No paths         |     No paths         |     No paths                         
pll1|CLKOP_inferred_clock           System                              |     1000.000         |     No paths         |     No paths         |     No paths                         
pll1|CLKOP_inferred_clock           pll1|CLKOP_inferred_clock           |     1000.000         |     No paths         |     No paths         |     No paths                         
pll1|CLKOS_inferred_clock           pll1|CLKOS_inferred_clock           |     1000.000         |     No paths         |     No paths         |     No paths                         
clk_div|clk_track_derived_clock     System                              |     1000.000         |     No paths         |     No paths         |     1000.000                         
clk_div|clk_track_derived_clock     clk_div|clk_track_derived_clock     |     1000.000         |     1000.000         |     No paths         |     500.000                          
===================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:beam_forming_valid
p:horizontal_out[0]
p:horizontal_out[1]
p:horizontal_out[2]
p:horizontal_out[3]
p:horizontal_out[4]
p:horizontal_out[5]
p:horizontal_out[6]
p:horizontal_out[7]
p:horizontal_out[8]
p:horizontal_out[9]
p:horizontal_out[10]
p:horizontal_out[11]
p:horizontal_out[12]
p:horizontal_out[13]
p:horizontal_out[14]
p:horizontal_out[15]
p:i_sd
p:i_sd2
p:led_pattern[0]
p:led_pattern[1]
p:led_pattern[2]
p:led_pattern[3]
p:led_pattern[4]
p:led_pattern[5]
p:led_pattern[6]
p:led_pattern[7]
p:o_left_data2[0]
p:o_left_data2[1]
p:o_left_data2[2]
p:o_left_data2[3]
p:o_left_data2[4]
p:o_left_data2[5]
p:o_left_data2[6]
p:o_left_data2[7]
p:o_left_data2[8]
p:o_left_data2[9]
p:o_left_data2[10]
p:o_left_data2[11]
p:o_left_data2[12]
p:o_left_data2[13]
p:o_left_data2[14]
p:o_left_data2[15]
p:o_left_vld2
p:o_right_data2[0]
p:o_right_data2[1]
p:o_right_data2[2]
p:o_right_data2[3]
p:o_right_data2[4]
p:o_right_data2[5]
p:o_right_data2[6]
p:o_right_data2[7]
p:o_right_data2[8]
p:o_right_data2[9]
p:o_right_data2[10]
p:o_right_data2[11]
p:o_right_data2[12]
p:o_right_data2[13]
p:o_right_data2[14]
p:o_right_data2[15]
p:o_right_vld2
p:o_ws
p:o_ws2
p:rst
p:ste_left
p:ste_left_valid
p:subMean_left_out[0]
p:subMean_left_out[1]
p:subMean_left_out[2]
p:subMean_left_out[3]
p:subMean_left_out[4]
p:subMean_left_out[5]
p:subMean_left_out[6]
p:subMean_left_out[7]
p:subMean_left_out[8]
p:subMean_left_out[9]
p:subMean_left_out[10]
p:subMean_left_out[11]
p:subMean_left_out[12]
p:subMean_left_out[13]
p:subMean_left_out[14]
p:subMean_left_out[15]
p:subMean_left_valid
p:vertical_out[0]
p:vertical_out[1]
p:vertical_out[2]
p:vertical_out[3]
p:vertical_out[4]
p:vertical_out[5]
p:vertical_out[6]
p:vertical_out[7]
p:vertical_out[8]
p:vertical_out[9]
p:vertical_out[10]
p:vertical_out[11]
p:vertical_out[12]
p:vertical_out[13]
p:vertical_out[14]
p:vertical_out[15]
p:zcr_count_left[0]
p:zcr_count_left[1]
p:zcr_count_left[2]
p:zcr_count_left[3]
p:zcr_count_left[4]
p:zcr_valid_left


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
