#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a96ba62480 .scope module, "tb" "tb" 2 4;
 .timescale -9 -11;
P_000001a96ba6cd10 .param/l "FFT_size" 0 2 10, +C4<00000000000000000000000000100000>;
P_000001a96ba6cd48 .param/l "IN_width" 0 2 12, +C4<00000000000000000000000000001100>;
P_000001a96ba6cd80 .param/l "OUT_width" 0 2 13, +C4<00000000000000000000000000010000>;
P_000001a96ba6cdb8 .param/real "cycle" 0 2 16, Cr<m5000000000000000gfc5>; value=10.0000
P_000001a96ba6cdf0 .param/l "dataset" 0 2 11, +C4<00000000000000000000000000000101>;
P_000001a96ba6ce28 .param/l "latency_limit" 0 2 14, +C4<00000000000000000000000001000100>;
v000001a96bad4310_0 .var/i "SNR_ratio", 31 0;
v000001a96bad43b0_0 .var "clk", 0 0;
v000001a96bad4450_0 .var/s "din_i", 11 0;
v000001a96bad44f0_0 .var/s "din_r", 11 0;
v000001a96bad4590_0 .net/s "dout_i", 15 0, v000001a96bad3200_0;  1 drivers
v000001a96bad52b0_0 .net/s "dout_r", 15 0, v000001a96bad2f80_0;  1 drivers
v000001a96bad4a90_0 .var/i "fp_i", 31 0;
v000001a96bad4b30_0 .var/i "fp_r", 31 0;
v000001a96bad7fb0_0 .var/s "gold_i", 16 0;
v000001a96bad76f0_0 .var/s "gold_r", 16 0;
v000001a96bad7f10_0 .var/i "i", 31 0;
v000001a96bad87d0_0 .var "in_valid", 0 0;
v000001a96bad7ab0_0 .var/i "int_i", 31 0;
v000001a96bad7290_0 .var/i "int_r", 31 0;
v000001a96bad7010_0 .var/i "j", 31 0;
v000001a96bad8cd0_0 .var/i "latency", 31 0;
v000001a96bad73d0_0 .var/i "latency_total", 31 0;
v000001a96bad7dd0_0 .var/s "noise", 31 0;
v000001a96bad78d0_0 .var "noise_energy", 31 0;
v000001a96bad8050_0 .net "out_valid", 0 0, L_000001a96ba64310;  1 drivers
v000001a96bad75b0_0 .var "rst_n", 0 0;
v000001a96bad7150_0 .var/s "signal", 31 0;
v000001a96bad8870_0 .var "signal_energy", 31 0;
E_000001a96ba50c50 .event negedge, v000001a96bacad70_0;
S_000001a96ba600d0 .scope module, "FFT_CORE" "FFT" 2 196, 3 12 0, S_000001a96ba62480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 12 "din_r";
    .port_info 4 /INPUT 12 "din_i";
    .port_info 5 /OUTPUT 1 "out_valid";
    .port_info 6 /OUTPUT 16 "dout_r";
    .port_info 7 /OUTPUT 16 "dout_i";
L_000001a96ba64310 .functor BUFZ 1, v000001a96bad2da0_0, C4<0>, C4<0>, C4<0>;
L_000001a96ba62be0 .functor BUFZ 24, v000001a96bad2800_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_000001a96ba63dd0 .functor BUFZ 24, v000001a96bad21c0_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v000001a96bad32a0_0 .net *"_ivl_10", 5 0, L_000001a96bad8910;  1 drivers
L_000001a96badaf48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a96bad2760_0 .net/2u *"_ivl_2", 5 0, L_000001a96badaf48;  1 drivers
v000001a96bad3de0_0 .net *"_ivl_4", 0 0, L_000001a96bad7b50;  1 drivers
L_000001a96badaf90 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v000001a96bad2620_0 .net/2u *"_ivl_6", 5 0, L_000001a96badaf90;  1 drivers
v000001a96bad2a80_0 .net *"_ivl_8", 5 0, L_000001a96bad7d30;  1 drivers
v000001a96bad2da0_0 .var "assign_out", 0 0;
v000001a96bad37a0_0 .net "clk", 0 0, v000001a96bad43b0_0;  1 drivers
v000001a96bad30c0_0 .var "count_y", 5 0;
v000001a96bad3160_0 .net/s "din_i", 11 0, v000001a96bad4450_0;  1 drivers
v000001a96bad21c0_0 .var/s "din_i_reg", 23 0;
v000001a96bad2b20_0 .net "din_i_wire", 23 0, L_000001a96ba63dd0;  1 drivers
v000001a96bad1fe0_0 .net/s "din_r", 11 0, v000001a96bad44f0_0;  1 drivers
v000001a96bad2800_0 .var/s "din_r_reg", 23 0;
v000001a96bad2080_0 .net "din_r_wire", 23 0, L_000001a96ba62be0;  1 drivers
v000001a96bad3200_0 .var/s "dout_i", 15 0;
v000001a96bad2f80_0 .var/s "dout_r", 15 0;
v000001a96bad2ee0_0 .var/i "i", 31 0;
v000001a96bad2260_0 .net "in_valid", 0 0, v000001a96bad87d0_0;  1 drivers
v000001a96bad2120_0 .var "in_valid_reg", 0 0;
v000001a96bad29e0_0 .var "next_count_y", 5 0;
v000001a96bad23a0_0 .var/s "next_dout_i", 15 0;
v000001a96bad3340_0 .var/s "next_dout_r", 15 0;
v000001a96bad3b60_0 .var "next_out_valid", 0 0;
v000001a96bad3ca0_0 .var "next_over", 0 0;
v000001a96bad3480_0 .var "next_r4_valid", 0 0;
v000001a96bad2bc0_0 .var "next_s5_count", 0 0;
v000001a96bad3520_0 .var "no5_state", 1 0;
v000001a96bad35c0_0 .net "out_i", 23 0, v000001a96bacbe50_0;  1 drivers
v000001a96bad3c00_0 .net "out_r", 23 0, v000001a96bacb310_0;  1 drivers
v000001a96bad2440_0 .net "out_valid", 0 0, L_000001a96ba64310;  alias, 1 drivers
v000001a96bad24e0_0 .var "over", 0 0;
v000001a96bad3020_0 .var "r4_valid", 0 0;
v000001a96bad3d40_0 .net "radix_no1_delay_i", 23 0, v000001a96ba37c80_0;  1 drivers
v000001a96bad2580_0 .net "radix_no1_delay_r", 23 0, v000001a96ba370a0_0;  1 drivers
v000001a96bad3660_0 .net "radix_no1_op_i", 23 0, v000001a96ba38ae0_0;  1 drivers
v000001a96bad3ac0_0 .net "radix_no1_op_r", 23 0, v000001a96ba37d20_0;  1 drivers
v000001a96bad3700_0 .net "radix_no1_outvalid", 0 0, v000001a96ba37f00_0;  1 drivers
v000001a96bad26c0_0 .net "radix_no2_delay_i", 23 0, v000001a96ba37dc0_0;  1 drivers
v000001a96bad2940_0 .net "radix_no2_delay_r", 23 0, v000001a96ba37140_0;  1 drivers
v000001a96bad2c60_0 .net "radix_no2_op_i", 23 0, v000001a96ba38180_0;  1 drivers
v000001a96bad2d00_0 .net "radix_no2_op_r", 23 0, v000001a96ba38e00_0;  1 drivers
v000001a96bad2e40_0 .net "radix_no2_outvalid", 0 0, v000001a96ba384a0_0;  1 drivers
v000001a96bad5350_0 .net "radix_no3_delay_i", 23 0, v000001a96ba37460_0;  1 drivers
v000001a96bad4810_0 .net "radix_no3_delay_r", 23 0, v000001a96ba1f760_0;  1 drivers
v000001a96bad4d10_0 .net "radix_no3_op_i", 23 0, v000001a96ba1f580_0;  1 drivers
v000001a96bad41d0_0 .net "radix_no3_op_r", 23 0, v000001a96ba1f120_0;  1 drivers
v000001a96bad4950_0 .net "radix_no3_outvalid", 0 0, v000001a96ba1f620_0;  1 drivers
v000001a96bad58f0_0 .net "radix_no4_delay_i", 23 0, v000001a96bacc530_0;  1 drivers
v000001a96bad46d0_0 .net "radix_no4_delay_r", 23 0, v000001a96bacc5d0_0;  1 drivers
v000001a96bad4770_0 .net "radix_no4_op_i", 23 0, v000001a96bacb810_0;  1 drivers
v000001a96bad5850_0 .net "radix_no4_op_r", 23 0, v000001a96bacc990_0;  1 drivers
v000001a96bad5490_0 .net "radix_no4_outvalid", 0 0, v000001a96bacaff0_0;  1 drivers
v000001a96bad4ef0_0 .net "radix_no5_delay_i", 23 0, v000001a96bacbb30_0;  1 drivers
v000001a96bad53f0_0 .net "radix_no5_delay_r", 23 0, v000001a96bacbd10_0;  1 drivers
v000001a96bad5990 .array/s "result_i", 31 0, 15 0;
v000001a96bad48b0 .array/s "result_i_ns", 31 0, 15 0;
v000001a96bad4bd0 .array/s "result_r", 31 0, 15 0;
v000001a96bad5c10 .array/s "result_r_ns", 31 0, 15 0;
v000001a96bad4f90_0 .net "rom16_state", 1 0, v000001a96bacaeb0_0;  1 drivers
v000001a96bad4db0_0 .net "rom16_w_i", 23 0, v000001a96bacb090_0;  1 drivers
v000001a96bad4e50_0 .net "rom16_w_r", 23 0, v000001a96bacb130_0;  1 drivers
v000001a96bad55d0_0 .net "rom2_state", 1 0, v000001a96bace540_0;  1 drivers
v000001a96bad3f50_0 .net "rom2_w_i", 23 0, v000001a96baccd80_0;  1 drivers
v000001a96bad4630_0 .net "rom2_w_r", 23 0, v000001a96bacd460_0;  1 drivers
v000001a96bad5530_0 .net "rom4_state", 1 0, v000001a96bacea40_0;  1 drivers
v000001a96bad5d50_0 .net "rom4_w_i", 23 0, v000001a96bacd000_0;  1 drivers
v000001a96bad5a30_0 .net "rom4_w_r", 23 0, v000001a96bace7c0_0;  1 drivers
v000001a96bad5030_0 .net "rom8_state", 1 0, v000001a96bacd820_0;  1 drivers
v000001a96bad5b70_0 .net "rom8_w_i", 23 0, v000001a96bacd0a0_0;  1 drivers
v000001a96bad5df0_0 .net "rom8_w_r", 23 0, v000001a96bace680_0;  1 drivers
v000001a96bad5ad0_0 .net "rst_n", 0 0, v000001a96bad75b0_0;  1 drivers
v000001a96bad57b0_0 .var "s5_count", 0 0;
v000001a96bad5cb0_0 .net "shift_16_dout_i", 23 0, L_000001a96bad80f0;  1 drivers
v000001a96bad3ff0_0 .net "shift_16_dout_r", 23 0, L_000001a96bad7e70;  1 drivers
v000001a96bad5670_0 .net "shift_1_dout_i", 23 0, L_000001a96ba63eb0;  1 drivers
v000001a96bad4090_0 .net "shift_1_dout_r", 23 0, L_000001a96ba63900;  1 drivers
v000001a96bad49f0_0 .net "shift_2_dout_i", 23 0, L_000001a96bad70b0;  1 drivers
v000001a96bad5170_0 .net "shift_2_dout_r", 23 0, L_000001a96bad8a50;  1 drivers
v000001a96bad5710_0 .net "shift_4_dout_i", 23 0, L_000001a96bad84b0;  1 drivers
v000001a96bad50d0_0 .net "shift_4_dout_r", 23 0, L_000001a96bad89b0;  1 drivers
v000001a96bad4270_0 .net "shift_8_dout_i", 23 0, L_000001a96bad7790;  1 drivers
v000001a96bad4130_0 .net "shift_8_dout_r", 23 0, L_000001a96bad8190;  1 drivers
v000001a96bad4c70_0 .net "y_1", 4 0, L_000001a96bad7470;  1 drivers
v000001a96bad5210_0 .var "y_1_delay", 4 0;
v000001a96bad4bd0_0 .array/port v000001a96bad4bd0, 0;
v000001a96bad4bd0_1 .array/port v000001a96bad4bd0, 1;
v000001a96bad4bd0_2 .array/port v000001a96bad4bd0, 2;
E_000001a96ba51b90/0 .event anyedge, v000001a96bad24e0_0, v000001a96bad4bd0_0, v000001a96bad4bd0_1, v000001a96bad4bd0_2;
v000001a96bad4bd0_3 .array/port v000001a96bad4bd0, 3;
v000001a96bad4bd0_4 .array/port v000001a96bad4bd0, 4;
v000001a96bad4bd0_5 .array/port v000001a96bad4bd0, 5;
v000001a96bad4bd0_6 .array/port v000001a96bad4bd0, 6;
E_000001a96ba51b90/1 .event anyedge, v000001a96bad4bd0_3, v000001a96bad4bd0_4, v000001a96bad4bd0_5, v000001a96bad4bd0_6;
v000001a96bad4bd0_7 .array/port v000001a96bad4bd0, 7;
v000001a96bad4bd0_8 .array/port v000001a96bad4bd0, 8;
v000001a96bad4bd0_9 .array/port v000001a96bad4bd0, 9;
v000001a96bad4bd0_10 .array/port v000001a96bad4bd0, 10;
E_000001a96ba51b90/2 .event anyedge, v000001a96bad4bd0_7, v000001a96bad4bd0_8, v000001a96bad4bd0_9, v000001a96bad4bd0_10;
v000001a96bad4bd0_11 .array/port v000001a96bad4bd0, 11;
v000001a96bad4bd0_12 .array/port v000001a96bad4bd0, 12;
v000001a96bad4bd0_13 .array/port v000001a96bad4bd0, 13;
v000001a96bad4bd0_14 .array/port v000001a96bad4bd0, 14;
E_000001a96ba51b90/3 .event anyedge, v000001a96bad4bd0_11, v000001a96bad4bd0_12, v000001a96bad4bd0_13, v000001a96bad4bd0_14;
v000001a96bad4bd0_15 .array/port v000001a96bad4bd0, 15;
v000001a96bad4bd0_16 .array/port v000001a96bad4bd0, 16;
v000001a96bad4bd0_17 .array/port v000001a96bad4bd0, 17;
v000001a96bad4bd0_18 .array/port v000001a96bad4bd0, 18;
E_000001a96ba51b90/4 .event anyedge, v000001a96bad4bd0_15, v000001a96bad4bd0_16, v000001a96bad4bd0_17, v000001a96bad4bd0_18;
v000001a96bad4bd0_19 .array/port v000001a96bad4bd0, 19;
v000001a96bad4bd0_20 .array/port v000001a96bad4bd0, 20;
v000001a96bad4bd0_21 .array/port v000001a96bad4bd0, 21;
v000001a96bad4bd0_22 .array/port v000001a96bad4bd0, 22;
E_000001a96ba51b90/5 .event anyedge, v000001a96bad4bd0_19, v000001a96bad4bd0_20, v000001a96bad4bd0_21, v000001a96bad4bd0_22;
v000001a96bad4bd0_23 .array/port v000001a96bad4bd0, 23;
v000001a96bad4bd0_24 .array/port v000001a96bad4bd0, 24;
v000001a96bad4bd0_25 .array/port v000001a96bad4bd0, 25;
v000001a96bad4bd0_26 .array/port v000001a96bad4bd0, 26;
E_000001a96ba51b90/6 .event anyedge, v000001a96bad4bd0_23, v000001a96bad4bd0_24, v000001a96bad4bd0_25, v000001a96bad4bd0_26;
v000001a96bad4bd0_27 .array/port v000001a96bad4bd0, 27;
v000001a96bad4bd0_28 .array/port v000001a96bad4bd0, 28;
v000001a96bad4bd0_29 .array/port v000001a96bad4bd0, 29;
v000001a96bad4bd0_30 .array/port v000001a96bad4bd0, 30;
E_000001a96ba51b90/7 .event anyedge, v000001a96bad4bd0_27, v000001a96bad4bd0_28, v000001a96bad4bd0_29, v000001a96bad4bd0_30;
v000001a96bad4bd0_31 .array/port v000001a96bad4bd0, 31;
v000001a96bad5990_0 .array/port v000001a96bad5990, 0;
v000001a96bad5990_1 .array/port v000001a96bad5990, 1;
v000001a96bad5990_2 .array/port v000001a96bad5990, 2;
E_000001a96ba51b90/8 .event anyedge, v000001a96bad4bd0_31, v000001a96bad5990_0, v000001a96bad5990_1, v000001a96bad5990_2;
v000001a96bad5990_3 .array/port v000001a96bad5990, 3;
v000001a96bad5990_4 .array/port v000001a96bad5990, 4;
v000001a96bad5990_5 .array/port v000001a96bad5990, 5;
v000001a96bad5990_6 .array/port v000001a96bad5990, 6;
E_000001a96ba51b90/9 .event anyedge, v000001a96bad5990_3, v000001a96bad5990_4, v000001a96bad5990_5, v000001a96bad5990_6;
v000001a96bad5990_7 .array/port v000001a96bad5990, 7;
v000001a96bad5990_8 .array/port v000001a96bad5990, 8;
v000001a96bad5990_9 .array/port v000001a96bad5990, 9;
v000001a96bad5990_10 .array/port v000001a96bad5990, 10;
E_000001a96ba51b90/10 .event anyedge, v000001a96bad5990_7, v000001a96bad5990_8, v000001a96bad5990_9, v000001a96bad5990_10;
v000001a96bad5990_11 .array/port v000001a96bad5990, 11;
v000001a96bad5990_12 .array/port v000001a96bad5990, 12;
v000001a96bad5990_13 .array/port v000001a96bad5990, 13;
v000001a96bad5990_14 .array/port v000001a96bad5990, 14;
E_000001a96ba51b90/11 .event anyedge, v000001a96bad5990_11, v000001a96bad5990_12, v000001a96bad5990_13, v000001a96bad5990_14;
v000001a96bad5990_15 .array/port v000001a96bad5990, 15;
v000001a96bad5990_16 .array/port v000001a96bad5990, 16;
v000001a96bad5990_17 .array/port v000001a96bad5990, 17;
v000001a96bad5990_18 .array/port v000001a96bad5990, 18;
E_000001a96ba51b90/12 .event anyedge, v000001a96bad5990_15, v000001a96bad5990_16, v000001a96bad5990_17, v000001a96bad5990_18;
v000001a96bad5990_19 .array/port v000001a96bad5990, 19;
v000001a96bad5990_20 .array/port v000001a96bad5990, 20;
v000001a96bad5990_21 .array/port v000001a96bad5990, 21;
v000001a96bad5990_22 .array/port v000001a96bad5990, 22;
E_000001a96ba51b90/13 .event anyedge, v000001a96bad5990_19, v000001a96bad5990_20, v000001a96bad5990_21, v000001a96bad5990_22;
v000001a96bad5990_23 .array/port v000001a96bad5990, 23;
v000001a96bad5990_24 .array/port v000001a96bad5990, 24;
v000001a96bad5990_25 .array/port v000001a96bad5990, 25;
v000001a96bad5990_26 .array/port v000001a96bad5990, 26;
E_000001a96ba51b90/14 .event anyedge, v000001a96bad5990_23, v000001a96bad5990_24, v000001a96bad5990_25, v000001a96bad5990_26;
v000001a96bad5990_27 .array/port v000001a96bad5990, 27;
v000001a96bad5990_28 .array/port v000001a96bad5990, 28;
v000001a96bad5990_29 .array/port v000001a96bad5990, 29;
v000001a96bad5990_30 .array/port v000001a96bad5990, 30;
E_000001a96ba51b90/15 .event anyedge, v000001a96bad5990_27, v000001a96bad5990_28, v000001a96bad5990_29, v000001a96bad5990_30;
v000001a96bad5990_31 .array/port v000001a96bad5990, 31;
E_000001a96ba51b90/16 .event anyedge, v000001a96bad5990_31, v000001a96bad3ca0_0, v000001a96bad2da0_0, v000001a96bad4c70_0;
E_000001a96ba51b90/17 .event anyedge, v000001a96bacb310_0, v000001a96bacbe50_0;
E_000001a96ba51b90 .event/or E_000001a96ba51b90/0, E_000001a96ba51b90/1, E_000001a96ba51b90/2, E_000001a96ba51b90/3, E_000001a96ba51b90/4, E_000001a96ba51b90/5, E_000001a96ba51b90/6, E_000001a96ba51b90/7, E_000001a96ba51b90/8, E_000001a96ba51b90/9, E_000001a96ba51b90/10, E_000001a96ba51b90/11, E_000001a96ba51b90/12, E_000001a96ba51b90/13, E_000001a96ba51b90/14, E_000001a96ba51b90/15, E_000001a96ba51b90/16, E_000001a96ba51b90/17;
E_000001a96ba51390/0 .event anyedge, v000001a96bacaff0_0, v000001a96bad3020_0, v000001a96bad57b0_0, v000001a96bad30c0_0;
E_000001a96ba51390/1 .event anyedge, v000001a96bad3b60_0, v000001a96bad5210_0, v000001a96bad4bd0_0, v000001a96bad4bd0_1;
E_000001a96ba51390/2 .event anyedge, v000001a96bad4bd0_2, v000001a96bad4bd0_3, v000001a96bad4bd0_4, v000001a96bad4bd0_5;
E_000001a96ba51390/3 .event anyedge, v000001a96bad4bd0_6, v000001a96bad4bd0_7, v000001a96bad4bd0_8, v000001a96bad4bd0_9;
E_000001a96ba51390/4 .event anyedge, v000001a96bad4bd0_10, v000001a96bad4bd0_11, v000001a96bad4bd0_12, v000001a96bad4bd0_13;
E_000001a96ba51390/5 .event anyedge, v000001a96bad4bd0_14, v000001a96bad4bd0_15, v000001a96bad4bd0_16, v000001a96bad4bd0_17;
E_000001a96ba51390/6 .event anyedge, v000001a96bad4bd0_18, v000001a96bad4bd0_19, v000001a96bad4bd0_20, v000001a96bad4bd0_21;
E_000001a96ba51390/7 .event anyedge, v000001a96bad4bd0_22, v000001a96bad4bd0_23, v000001a96bad4bd0_24, v000001a96bad4bd0_25;
E_000001a96ba51390/8 .event anyedge, v000001a96bad4bd0_26, v000001a96bad4bd0_27, v000001a96bad4bd0_28, v000001a96bad4bd0_29;
E_000001a96ba51390/9 .event anyedge, v000001a96bad4bd0_30, v000001a96bad4bd0_31, v000001a96bad5990_0, v000001a96bad5990_1;
E_000001a96ba51390/10 .event anyedge, v000001a96bad5990_2, v000001a96bad5990_3, v000001a96bad5990_4, v000001a96bad5990_5;
E_000001a96ba51390/11 .event anyedge, v000001a96bad5990_6, v000001a96bad5990_7, v000001a96bad5990_8, v000001a96bad5990_9;
E_000001a96ba51390/12 .event anyedge, v000001a96bad5990_10, v000001a96bad5990_11, v000001a96bad5990_12, v000001a96bad5990_13;
E_000001a96ba51390/13 .event anyedge, v000001a96bad5990_14, v000001a96bad5990_15, v000001a96bad5990_16, v000001a96bad5990_17;
E_000001a96ba51390/14 .event anyedge, v000001a96bad5990_18, v000001a96bad5990_19, v000001a96bad5990_20, v000001a96bad5990_21;
E_000001a96ba51390/15 .event anyedge, v000001a96bad5990_22, v000001a96bad5990_23, v000001a96bad5990_24, v000001a96bad5990_25;
E_000001a96ba51390/16 .event anyedge, v000001a96bad5990_26, v000001a96bad5990_27, v000001a96bad5990_28, v000001a96bad5990_29;
E_000001a96ba51390/17 .event anyedge, v000001a96bad5990_30, v000001a96bad5990_31, v000001a96bad2f80_0, v000001a96bad3200_0;
E_000001a96ba51390 .event/or E_000001a96ba51390/0, E_000001a96ba51390/1, E_000001a96ba51390/2, E_000001a96ba51390/3, E_000001a96ba51390/4, E_000001a96ba51390/5, E_000001a96ba51390/6, E_000001a96ba51390/7, E_000001a96ba51390/8, E_000001a96ba51390/9, E_000001a96ba51390/10, E_000001a96ba51390/11, E_000001a96ba51390/12, E_000001a96ba51390/13, E_000001a96ba51390/14, E_000001a96ba51390/15, E_000001a96ba51390/16, E_000001a96ba51390/17;
L_000001a96bad7b50 .cmp/gt 6, v000001a96bad30c0_0, L_000001a96badaf48;
L_000001a96bad7d30 .arith/sub 6, v000001a96bad30c0_0, L_000001a96badaf90;
L_000001a96bad8910 .functor MUXZ 6, v000001a96bad30c0_0, L_000001a96bad7d30, L_000001a96bad7b50, C4<>;
L_000001a96bad7470 .part L_000001a96bad8910, 0, 5;
S_000001a96ba6e730 .scope module, "radix_no1" "radix2" 3 82, 4 1 0, S_000001a96ba600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 24 "din_a_r";
    .port_info 2 /INPUT 24 "din_a_i";
    .port_info 3 /INPUT 24 "din_b_r";
    .port_info 4 /INPUT 24 "din_b_i";
    .port_info 5 /INPUT 24 "w_r";
    .port_info 6 /INPUT 24 "w_i";
    .port_info 7 /OUTPUT 24 "op_r";
    .port_info 8 /OUTPUT 24 "op_i";
    .port_info 9 /OUTPUT 24 "delay_r";
    .port_info 10 /OUTPUT 24 "delay_i";
    .port_info 11 /OUTPUT 1 "outvalid";
v000001a96ba38040_0 .var/s "a", 23 0;
v000001a96ba37960_0 .var/s "b", 23 0;
v000001a96ba389a0_0 .var/s "c", 23 0;
v000001a96ba378c0_0 .var/s "d", 23 0;
v000001a96ba37c80_0 .var/s "delay_i", 23 0;
v000001a96ba370a0_0 .var/s "delay_r", 23 0;
v000001a96ba38860_0 .net/s "din_a_i", 23 0, L_000001a96bad80f0;  alias, 1 drivers
v000001a96ba37b40_0 .net/s "din_a_r", 23 0, L_000001a96bad7e70;  alias, 1 drivers
v000001a96ba37320_0 .net/s "din_b_i", 23 0, L_000001a96ba63dd0;  alias, 1 drivers
v000001a96ba38a40_0 .net/s "din_b_r", 23 0, L_000001a96ba62be0;  alias, 1 drivers
v000001a96ba38900_0 .var/s "inter", 41 0;
v000001a96ba38360_0 .var/s "mul_i", 41 0;
v000001a96ba38cc0_0 .var/s "mul_r", 41 0;
v000001a96ba38ae0_0 .var/s "op_i", 23 0;
v000001a96ba37d20_0 .var/s "op_r", 23 0;
v000001a96ba37f00_0 .var "outvalid", 0 0;
v000001a96ba38b80_0 .net "state", 1 0, v000001a96bacaeb0_0;  alias, 1 drivers
v000001a96ba37640_0 .net/s "w_i", 23 0, v000001a96bacb090_0;  alias, 1 drivers
v000001a96ba37be0_0 .net/s "w_r", 23 0, v000001a96bacb130_0;  alias, 1 drivers
E_000001a96ba51750/0 .event anyedge, v000001a96ba38a40_0, v000001a96ba37320_0, v000001a96ba38b80_0, v000001a96ba37b40_0;
E_000001a96ba51750/1 .event anyedge, v000001a96ba38860_0, v000001a96ba38040_0, v000001a96ba37960_0, v000001a96ba389a0_0;
E_000001a96ba51750/2 .event anyedge, v000001a96ba378c0_0, v000001a96ba37be0_0, v000001a96ba37640_0, v000001a96ba38900_0;
E_000001a96ba51750/3 .event anyedge, v000001a96ba38cc0_0, v000001a96ba38360_0;
E_000001a96ba51750 .event/or E_000001a96ba51750/0, E_000001a96ba51750/1, E_000001a96ba51750/2, E_000001a96ba51750/3;
S_000001a96b9d2fc0 .scope module, "radix_no2" "radix2" 3 115, 4 1 0, S_000001a96ba600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 24 "din_a_r";
    .port_info 2 /INPUT 24 "din_a_i";
    .port_info 3 /INPUT 24 "din_b_r";
    .port_info 4 /INPUT 24 "din_b_i";
    .port_info 5 /INPUT 24 "w_r";
    .port_info 6 /INPUT 24 "w_i";
    .port_info 7 /OUTPUT 24 "op_r";
    .port_info 8 /OUTPUT 24 "op_i";
    .port_info 9 /OUTPUT 24 "delay_r";
    .port_info 10 /OUTPUT 24 "delay_i";
    .port_info 11 /OUTPUT 1 "outvalid";
v000001a96ba38c20_0 .var/s "a", 23 0;
v000001a96ba37000_0 .var/s "b", 23 0;
v000001a96ba37780_0 .var/s "c", 23 0;
v000001a96ba37500_0 .var/s "d", 23 0;
v000001a96ba37dc0_0 .var/s "delay_i", 23 0;
v000001a96ba37140_0 .var/s "delay_r", 23 0;
v000001a96ba37a00_0 .net/s "din_a_i", 23 0, L_000001a96bad7790;  alias, 1 drivers
v000001a96ba38680_0 .net/s "din_a_r", 23 0, L_000001a96bad8190;  alias, 1 drivers
v000001a96ba37280_0 .net/s "din_b_i", 23 0, v000001a96ba38ae0_0;  alias, 1 drivers
v000001a96ba371e0_0 .net/s "din_b_r", 23 0, v000001a96ba37d20_0;  alias, 1 drivers
v000001a96ba37e60_0 .var/s "inter", 41 0;
v000001a96ba38d60_0 .var/s "mul_i", 41 0;
v000001a96ba380e0_0 .var/s "mul_r", 41 0;
v000001a96ba38180_0 .var/s "op_i", 23 0;
v000001a96ba38e00_0 .var/s "op_r", 23 0;
v000001a96ba384a0_0 .var "outvalid", 0 0;
v000001a96ba38ea0_0 .net "state", 1 0, v000001a96bacd820_0;  alias, 1 drivers
v000001a96ba376e0_0 .net/s "w_i", 23 0, v000001a96bacd0a0_0;  alias, 1 drivers
v000001a96ba38540_0 .net/s "w_r", 23 0, v000001a96bace680_0;  alias, 1 drivers
E_000001a96ba51790/0 .event anyedge, v000001a96ba37d20_0, v000001a96ba38ae0_0, v000001a96ba38ea0_0, v000001a96ba38680_0;
E_000001a96ba51790/1 .event anyedge, v000001a96ba37a00_0, v000001a96ba38c20_0, v000001a96ba37000_0, v000001a96ba37780_0;
E_000001a96ba51790/2 .event anyedge, v000001a96ba37500_0, v000001a96ba38540_0, v000001a96ba376e0_0, v000001a96ba37e60_0;
E_000001a96ba51790/3 .event anyedge, v000001a96ba380e0_0, v000001a96ba38d60_0;
E_000001a96ba51790 .event/or E_000001a96ba51790/0, E_000001a96ba51790/1, E_000001a96ba51790/2, E_000001a96ba51790/3;
S_000001a96b93aa10 .scope module, "radix_no3" "radix2" 3 149, 4 1 0, S_000001a96ba600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 24 "din_a_r";
    .port_info 2 /INPUT 24 "din_a_i";
    .port_info 3 /INPUT 24 "din_b_r";
    .port_info 4 /INPUT 24 "din_b_i";
    .port_info 5 /INPUT 24 "w_r";
    .port_info 6 /INPUT 24 "w_i";
    .port_info 7 /OUTPUT 24 "op_r";
    .port_info 8 /OUTPUT 24 "op_i";
    .port_info 9 /OUTPUT 24 "delay_r";
    .port_info 10 /OUTPUT 24 "delay_i";
    .port_info 11 /OUTPUT 1 "outvalid";
v000001a96ba373c0_0 .var/s "a", 23 0;
v000001a96ba385e0_0 .var/s "b", 23 0;
v000001a96ba387c0_0 .var/s "c", 23 0;
v000001a96ba38720_0 .var/s "d", 23 0;
v000001a96ba37460_0 .var/s "delay_i", 23 0;
v000001a96ba1f760_0 .var/s "delay_r", 23 0;
v000001a96ba1f9e0_0 .net/s "din_a_i", 23 0, L_000001a96bad84b0;  alias, 1 drivers
v000001a96ba1efe0_0 .net/s "din_a_r", 23 0, L_000001a96bad89b0;  alias, 1 drivers
v000001a96ba1f440_0 .net/s "din_b_i", 23 0, v000001a96ba38180_0;  alias, 1 drivers
v000001a96ba1f260_0 .net/s "din_b_r", 23 0, v000001a96ba38e00_0;  alias, 1 drivers
v000001a96ba1f3a0_0 .var/s "inter", 41 0;
v000001a96ba1fa80_0 .var/s "mul_i", 41 0;
v000001a96ba1fc60_0 .var/s "mul_r", 41 0;
v000001a96ba1f580_0 .var/s "op_i", 23 0;
v000001a96ba1f120_0 .var/s "op_r", 23 0;
v000001a96ba1f620_0 .var "outvalid", 0 0;
v000001a96ba1ee00_0 .net "state", 1 0, v000001a96bacea40_0;  alias, 1 drivers
v000001a96baccad0_0 .net/s "w_i", 23 0, v000001a96bacd000_0;  alias, 1 drivers
v000001a96bacb1d0_0 .net/s "w_r", 23 0, v000001a96bace7c0_0;  alias, 1 drivers
E_000001a96ba515d0/0 .event anyedge, v000001a96ba38e00_0, v000001a96ba38180_0, v000001a96ba1ee00_0, v000001a96ba1efe0_0;
E_000001a96ba515d0/1 .event anyedge, v000001a96ba1f9e0_0, v000001a96ba373c0_0, v000001a96ba385e0_0, v000001a96ba387c0_0;
E_000001a96ba515d0/2 .event anyedge, v000001a96ba38720_0, v000001a96bacb1d0_0, v000001a96baccad0_0, v000001a96ba1f3a0_0;
E_000001a96ba515d0/3 .event anyedge, v000001a96ba1fc60_0, v000001a96ba1fa80_0;
E_000001a96ba515d0 .event/or E_000001a96ba515d0/0, E_000001a96ba515d0/1, E_000001a96ba515d0/2, E_000001a96ba515d0/3;
S_000001a96b93aba0 .scope module, "radix_no4" "radix2" 3 183, 4 1 0, S_000001a96ba600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 24 "din_a_r";
    .port_info 2 /INPUT 24 "din_a_i";
    .port_info 3 /INPUT 24 "din_b_r";
    .port_info 4 /INPUT 24 "din_b_i";
    .port_info 5 /INPUT 24 "w_r";
    .port_info 6 /INPUT 24 "w_i";
    .port_info 7 /OUTPUT 24 "op_r";
    .port_info 8 /OUTPUT 24 "op_i";
    .port_info 9 /OUTPUT 24 "delay_r";
    .port_info 10 /OUTPUT 24 "delay_i";
    .port_info 11 /OUTPUT 1 "outvalid";
v000001a96bacbdb0_0 .var/s "a", 23 0;
v000001a96bacc670_0 .var/s "b", 23 0;
v000001a96bacb3b0_0 .var/s "c", 23 0;
v000001a96bacb770_0 .var/s "d", 23 0;
v000001a96bacc530_0 .var/s "delay_i", 23 0;
v000001a96bacc5d0_0 .var/s "delay_r", 23 0;
v000001a96bacb950_0 .net/s "din_a_i", 23 0, L_000001a96bad70b0;  alias, 1 drivers
v000001a96bacc8f0_0 .net/s "din_a_r", 23 0, L_000001a96bad8a50;  alias, 1 drivers
v000001a96bacbef0_0 .net/s "din_b_i", 23 0, v000001a96ba1f580_0;  alias, 1 drivers
v000001a96bacc3f0_0 .net/s "din_b_r", 23 0, v000001a96ba1f120_0;  alias, 1 drivers
v000001a96bacb630_0 .var/s "inter", 41 0;
v000001a96bacb590_0 .var/s "mul_i", 41 0;
v000001a96bacc710_0 .var/s "mul_r", 41 0;
v000001a96bacb810_0 .var/s "op_i", 23 0;
v000001a96bacc990_0 .var/s "op_r", 23 0;
v000001a96bacaff0_0 .var "outvalid", 0 0;
v000001a96bacb8b0_0 .net "state", 1 0, v000001a96bace540_0;  alias, 1 drivers
v000001a96bacb270_0 .net/s "w_i", 23 0, v000001a96baccd80_0;  alias, 1 drivers
v000001a96bacbbd0_0 .net/s "w_r", 23 0, v000001a96bacd460_0;  alias, 1 drivers
E_000001a96ba50e50/0 .event anyedge, v000001a96ba1f120_0, v000001a96ba1f580_0, v000001a96bacb8b0_0, v000001a96bacc8f0_0;
E_000001a96ba50e50/1 .event anyedge, v000001a96bacb950_0, v000001a96bacbdb0_0, v000001a96bacc670_0, v000001a96bacb3b0_0;
E_000001a96ba50e50/2 .event anyedge, v000001a96bacb770_0, v000001a96bacbbd0_0, v000001a96bacb270_0, v000001a96bacb630_0;
E_000001a96ba50e50/3 .event anyedge, v000001a96bacc710_0, v000001a96bacb590_0;
E_000001a96ba50e50 .event/or E_000001a96ba50e50/0, E_000001a96ba50e50/1, E_000001a96ba50e50/2, E_000001a96ba50e50/3;
S_000001a96b9421b0 .scope module, "radix_no5" "radix2" 3 217, 4 1 0, S_000001a96ba600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 24 "din_a_r";
    .port_info 2 /INPUT 24 "din_a_i";
    .port_info 3 /INPUT 24 "din_b_r";
    .port_info 4 /INPUT 24 "din_b_i";
    .port_info 5 /INPUT 24 "w_r";
    .port_info 6 /INPUT 24 "w_i";
    .port_info 7 /OUTPUT 24 "op_r";
    .port_info 8 /OUTPUT 24 "op_i";
    .port_info 9 /OUTPUT 24 "delay_r";
    .port_info 10 /OUTPUT 24 "delay_i";
    .port_info 11 /OUTPUT 1 "outvalid";
v000001a96bacb6d0_0 .var/s "a", 23 0;
v000001a96bacb9f0_0 .var/s "b", 23 0;
v000001a96bacb4f0_0 .var/s "c", 23 0;
v000001a96bacba90_0 .var/s "d", 23 0;
v000001a96bacbb30_0 .var/s "delay_i", 23 0;
v000001a96bacbd10_0 .var/s "delay_r", 23 0;
v000001a96bacc210_0 .net/s "din_a_i", 23 0, L_000001a96ba63eb0;  alias, 1 drivers
v000001a96bacc7b0_0 .net/s "din_a_r", 23 0, L_000001a96ba63900;  alias, 1 drivers
v000001a96bacca30_0 .net/s "din_b_i", 23 0, v000001a96bacb810_0;  alias, 1 drivers
v000001a96bacc2b0_0 .net/s "din_b_r", 23 0, v000001a96bacc990_0;  alias, 1 drivers
v000001a96bacbf90_0 .var/s "inter", 41 0;
v000001a96bacbc70_0 .var/s "mul_i", 41 0;
v000001a96bacb450_0 .var/s "mul_r", 41 0;
v000001a96bacbe50_0 .var/s "op_i", 23 0;
v000001a96bacb310_0 .var/s "op_r", 23 0;
v000001a96baccb70_0 .var "outvalid", 0 0;
v000001a96bacc030_0 .net "state", 1 0, v000001a96bad3520_0;  1 drivers
L_000001a96badb020 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a96bacc0d0_0 .net/s "w_i", 23 0, L_000001a96badb020;  1 drivers
L_000001a96badafd8 .functor BUFT 1, C4<000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001a96bacc170_0 .net/s "w_r", 23 0, L_000001a96badafd8;  1 drivers
E_000001a96ba50f50/0 .event anyedge, v000001a96bacc990_0, v000001a96bacb810_0, v000001a96bacc030_0, v000001a96bacc7b0_0;
E_000001a96ba50f50/1 .event anyedge, v000001a96bacc210_0, v000001a96bacb6d0_0, v000001a96bacb9f0_0, v000001a96bacb4f0_0;
E_000001a96ba50f50/2 .event anyedge, v000001a96bacba90_0, v000001a96bacc170_0, v000001a96bacc0d0_0, v000001a96bacbf90_0;
E_000001a96ba50f50/3 .event anyedge, v000001a96bacb450_0, v000001a96bacbc70_0;
E_000001a96ba50f50 .event/or E_000001a96ba50f50/0, E_000001a96ba50f50/1, E_000001a96ba50f50/2, E_000001a96ba50f50/3;
S_000001a96b942340 .scope module, "rom16" "ROM_16" 3 106, 5 1 0, S_000001a96ba600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in_valid";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 24 "w_r";
    .port_info 4 /OUTPUT 24 "w_i";
    .port_info 5 /OUTPUT 2 "state";
v000001a96bacad70_0 .net "clk", 0 0, v000001a96bad43b0_0;  alias, 1 drivers
v000001a96bacc350_0 .var "count", 5 0;
v000001a96bacc490_0 .net "in_valid", 0 0, v000001a96bad2120_0;  1 drivers
v000001a96bacc850_0 .var "next_count", 5 0;
v000001a96baccc10_0 .var "next_valid", 0 0;
v000001a96bacae10_0 .net "rst_n", 0 0, v000001a96bad75b0_0;  alias, 1 drivers
v000001a96bacaeb0_0 .var "state", 1 0;
v000001a96bacaf50_0 .var "valid", 0 0;
v000001a96bacb090_0 .var "w_i", 23 0;
v000001a96bacb130_0 .var "w_r", 23 0;
E_000001a96ba51910/0 .event negedge, v000001a96bacae10_0;
E_000001a96ba51910/1 .event posedge, v000001a96bacad70_0;
E_000001a96ba51910 .event/or E_000001a96ba51910/0, E_000001a96ba51910/1;
E_000001a96ba513d0 .event anyedge, v000001a96bacc490_0, v000001a96bacaf50_0, v000001a96bacc350_0;
S_000001a96b94c720 .scope module, "rom2" "ROM_2" 3 207, 6 1 0, S_000001a96ba600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in_valid";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 24 "w_r";
    .port_info 4 /OUTPUT 24 "w_i";
    .port_info 5 /OUTPUT 2 "state";
v000001a96bacec20_0 .net "clk", 0 0, v000001a96bad43b0_0;  alias, 1 drivers
v000001a96bacddc0_0 .var "count", 5 0;
v000001a96bacd280_0 .net "in_valid", 0 0, v000001a96ba1f620_0;  alias, 1 drivers
v000001a96baceb80_0 .var "next_count", 5 0;
v000001a96bacd3c0_0 .var "next_s_count", 1 0;
v000001a96bacce20_0 .net "rst_n", 0 0, v000001a96bad75b0_0;  alias, 1 drivers
v000001a96baceae0_0 .var "s_count", 1 0;
v000001a96bace540_0 .var "state", 1 0;
v000001a96bacd6e0_0 .var "valid", 0 0;
v000001a96baccd80_0 .var "w_i", 23 0;
v000001a96bacd460_0 .var "w_r", 23 0;
E_000001a96ba50f90 .event anyedge, v000001a96ba1f620_0, v000001a96bacd6e0_0, v000001a96bacddc0_0, v000001a96baceae0_0;
S_000001a96baced40 .scope module, "rom4" "ROM_4" 3 173, 7 1 0, S_000001a96ba600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in_valid";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 24 "w_r";
    .port_info 4 /OUTPUT 24 "w_i";
    .port_info 5 /OUTPUT 2 "state";
v000001a96bacd140_0 .net "clk", 0 0, v000001a96bad43b0_0;  alias, 1 drivers
v000001a96bacd320_0 .var "count", 5 0;
v000001a96bace5e0_0 .net "in_valid", 0 0, v000001a96ba384a0_0;  alias, 1 drivers
v000001a96baccec0_0 .var "next_count", 5 0;
v000001a96bacd5a0_0 .var "next_s_count", 2 0;
v000001a96bacdfa0_0 .net "rst_n", 0 0, v000001a96bad75b0_0;  alias, 1 drivers
v000001a96baccf60_0 .var "s_count", 2 0;
v000001a96bacea40_0 .var "state", 1 0;
v000001a96bace040_0 .var "valid", 0 0;
v000001a96bacd000_0 .var "w_i", 23 0;
v000001a96bace7c0_0 .var "w_r", 23 0;
E_000001a96ba50e90 .event anyedge, v000001a96ba384a0_0, v000001a96bace040_0, v000001a96bacd320_0, v000001a96baccf60_0;
S_000001a96b94c8b0 .scope module, "rom8" "ROM_8" 3 139, 8 1 0, S_000001a96ba600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in_valid";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 24 "w_r";
    .port_info 4 /OUTPUT 24 "w_i";
    .port_info 5 /OUTPUT 2 "state";
v000001a96bace220_0 .net "clk", 0 0, v000001a96bad43b0_0;  alias, 1 drivers
v000001a96bacd1e0_0 .var "count", 5 0;
v000001a96bace4a0_0 .net "in_valid", 0 0, v000001a96ba37f00_0;  alias, 1 drivers
v000001a96bacd960_0 .var "next_count", 5 0;
v000001a96bacd500_0 .var "next_s_count", 3 0;
v000001a96bace180_0 .net "rst_n", 0 0, v000001a96bad75b0_0;  alias, 1 drivers
v000001a96bace2c0_0 .var "s_count", 3 0;
v000001a96bacd820_0 .var "state", 1 0;
v000001a96bacda00_0 .var "valid", 0 0;
v000001a96bacd0a0_0 .var "w_i", 23 0;
v000001a96bace680_0 .var "w_r", 23 0;
E_000001a96ba51a10 .event anyedge, v000001a96ba37f00_0, v000001a96bacda00_0, v000001a96bacd1e0_0, v000001a96bace2c0_0;
S_000001a96b953940 .scope module, "shift_1" "shift_1" 3 232, 9 1 0, S_000001a96ba600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 24 "din_r";
    .port_info 4 /INPUT 24 "din_i";
    .port_info 5 /OUTPUT 24 "dout_r";
    .port_info 6 /OUTPUT 24 "dout_i";
L_000001a96ba63900 .functor BUFZ 24, v000001a96bace900_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_000001a96ba63eb0 .functor BUFZ 24, v000001a96bace0e0_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v000001a96bacd640_0 .net "clk", 0 0, v000001a96bad43b0_0;  alias, 1 drivers
v000001a96bacd780_0 .var "counter_1", 1 0;
v000001a96bace9a0_0 .net/s "din_i", 23 0, v000001a96bacbb30_0;  alias, 1 drivers
v000001a96bacdaa0_0 .net/s "din_r", 23 0, v000001a96bacbd10_0;  alias, 1 drivers
v000001a96bace360_0 .net/s "dout_i", 23 0, L_000001a96ba63eb0;  alias, 1 drivers
v000001a96bace720_0 .net/s "dout_r", 23 0, L_000001a96ba63900;  alias, 1 drivers
v000001a96bacd8c0_0 .net "in_valid", 0 0, v000001a96bacaff0_0;  alias, 1 drivers
v000001a96bacdb40_0 .var "next_counter_1", 1 0;
v000001a96bacdbe0_0 .var "next_valid", 0 0;
v000001a96bacdc80_0 .net "rst_n", 0 0, v000001a96bad75b0_0;  alias, 1 drivers
v000001a96bace0e0_0 .var "shift_reg_i", 23 0;
v000001a96bace900_0 .var "shift_reg_r", 23 0;
v000001a96bacdd20_0 .var "tmp_reg_i", 23 0;
v000001a96bace860_0 .var "tmp_reg_r", 23 0;
v000001a96bacde60_0 .var "valid", 0 0;
E_000001a96ba51510 .event anyedge, v000001a96bacd780_0, v000001a96bace900_0, v000001a96bace0e0_0, v000001a96bacde60_0;
S_000001a96b953ad0 .scope module, "shift_16" "shift_16" 3 97, 10 1 0, S_000001a96ba600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 24 "din_r";
    .port_info 4 /INPUT 24 "din_i";
    .port_info 5 /OUTPUT 24 "dout_r";
    .port_info 6 /OUTPUT 24 "dout_i";
v000001a96bacdf00_0 .net "clk", 0 0, v000001a96bad43b0_0;  alias, 1 drivers
v000001a96bace400_0 .var "counter_16", 5 0;
v000001a96bad08c0_0 .net/s "din_i", 23 0, v000001a96ba37c80_0;  alias, 1 drivers
v000001a96bacf9c0_0 .net/s "din_r", 23 0, v000001a96ba370a0_0;  alias, 1 drivers
v000001a96bad0aa0_0 .net/s "dout_i", 23 0, L_000001a96bad80f0;  alias, 1 drivers
v000001a96bacf740_0 .net/s "dout_r", 23 0, L_000001a96bad7e70;  alias, 1 drivers
v000001a96bacff60_0 .net "in_valid", 0 0, v000001a96bad2120_0;  alias, 1 drivers
v000001a96bacf380_0 .var "next_counter_16", 5 0;
v000001a96bacfd80_0 .var "next_valid", 0 0;
v000001a96bad0820_0 .net "rst_n", 0 0, v000001a96bad75b0_0;  alias, 1 drivers
v000001a96bacefc0_0 .var "shift_reg_i", 383 0;
v000001a96bad01e0_0 .var "shift_reg_r", 383 0;
v000001a96bacfc40_0 .var "tmp_reg_i", 383 0;
v000001a96bad0280_0 .var "tmp_reg_r", 383 0;
v000001a96bad0d20_0 .var "valid", 0 0;
E_000001a96ba519d0 .event anyedge, v000001a96bace400_0, v000001a96bad01e0_0, v000001a96bacefc0_0, v000001a96bad0d20_0;
L_000001a96bad7e70 .part v000001a96bad01e0_0, 360, 24;
L_000001a96bad80f0 .part v000001a96bacefc0_0, 360, 24;
S_000001a96b95b880 .scope module, "shift_2" "shift_2" 3 198, 11 1 0, S_000001a96ba600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 24 "din_r";
    .port_info 4 /INPUT 24 "din_i";
    .port_info 5 /OUTPUT 24 "dout_r";
    .port_info 6 /OUTPUT 24 "dout_i";
v000001a96bad0140_0 .net "clk", 0 0, v000001a96bad43b0_0;  alias, 1 drivers
v000001a96bacfa60_0 .var "counter_2", 2 0;
v000001a96bad0640_0 .net/s "din_i", 23 0, v000001a96bacc530_0;  alias, 1 drivers
v000001a96bacf560_0 .net/s "din_r", 23 0, v000001a96bacc5d0_0;  alias, 1 drivers
v000001a96bad0960_0 .net/s "dout_i", 23 0, L_000001a96bad70b0;  alias, 1 drivers
v000001a96bacf240_0 .net/s "dout_r", 23 0, L_000001a96bad8a50;  alias, 1 drivers
v000001a96bad0320_0 .net "in_valid", 0 0, v000001a96ba1f620_0;  alias, 1 drivers
v000001a96bad03c0_0 .var "next_counter_2", 2 0;
v000001a96bacf6a0_0 .var "next_valid", 0 0;
v000001a96bacfec0_0 .net "rst_n", 0 0, v000001a96bad75b0_0;  alias, 1 drivers
v000001a96bacfce0_0 .var "shift_reg_i", 47 0;
v000001a96bacf600_0 .var "shift_reg_r", 47 0;
v000001a96bacf7e0_0 .var "tmp_reg_i", 47 0;
v000001a96bacf420_0 .var "tmp_reg_r", 47 0;
v000001a96bad0b40_0 .var "valid", 0 0;
E_000001a96ba51050 .event anyedge, v000001a96bacfa60_0, v000001a96bacf600_0, v000001a96bacfce0_0, v000001a96bad0b40_0;
L_000001a96bad8a50 .part v000001a96bacf600_0, 24, 24;
L_000001a96bad70b0 .part v000001a96bacfce0_0, 24, 24;
S_000001a96b95ba10 .scope module, "shift_4" "shift_4" 3 164, 12 1 0, S_000001a96ba600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 24 "din_r";
    .port_info 4 /INPUT 24 "din_i";
    .port_info 5 /OUTPUT 24 "dout_r";
    .port_info 6 /OUTPUT 24 "dout_i";
v000001a96bad0000_0 .net "clk", 0 0, v000001a96bad43b0_0;  alias, 1 drivers
v000001a96bacef20_0 .var "counter_4", 3 0;
v000001a96bacf2e0_0 .net/s "din_i", 23 0, v000001a96ba37460_0;  alias, 1 drivers
v000001a96bacf4c0_0 .net/s "din_r", 23 0, v000001a96ba1f760_0;  alias, 1 drivers
v000001a96bad0a00_0 .net/s "dout_i", 23 0, L_000001a96bad84b0;  alias, 1 drivers
v000001a96bacf880_0 .net/s "dout_r", 23 0, L_000001a96bad89b0;  alias, 1 drivers
v000001a96bacfe20_0 .net "in_valid", 0 0, v000001a96ba384a0_0;  alias, 1 drivers
v000001a96bad0be0_0 .var "next_counter_4", 3 0;
v000001a96bad0c80_0 .var "next_valid", 0 0;
v000001a96bad00a0_0 .net "rst_n", 0 0, v000001a96bad75b0_0;  alias, 1 drivers
v000001a96bacf920_0 .var "shift_reg_i", 95 0;
v000001a96bad0dc0_0 .var "shift_reg_r", 95 0;
v000001a96bacf060_0 .var "tmp_reg_i", 95 0;
v000001a96bacfb00_0 .var "tmp_reg_r", 95 0;
v000001a96bad0460_0 .var "valid", 0 0;
E_000001a96ba51f50 .event anyedge, v000001a96bacef20_0, v000001a96bad0dc0_0, v000001a96bacf920_0, v000001a96bad0460_0;
L_000001a96bad89b0 .part v000001a96bad0dc0_0, 72, 24;
L_000001a96bad84b0 .part v000001a96bacf920_0, 72, 24;
S_000001a96bad13e0 .scope module, "shift_8" "shift_8" 3 130, 13 1 0, S_000001a96ba600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 24 "din_r";
    .port_info 4 /INPUT 24 "din_i";
    .port_info 5 /OUTPUT 24 "dout_r";
    .port_info 6 /OUTPUT 24 "dout_i";
v000001a96bad06e0_0 .net "clk", 0 0, v000001a96bad43b0_0;  alias, 1 drivers
v000001a96bacfba0_0 .var "counter_8", 4 0;
v000001a96bacf100_0 .net/s "din_i", 23 0, v000001a96ba37dc0_0;  alias, 1 drivers
v000001a96bad0500_0 .net/s "din_r", 23 0, v000001a96ba37140_0;  alias, 1 drivers
v000001a96bad05a0_0 .net/s "dout_i", 23 0, L_000001a96bad7790;  alias, 1 drivers
v000001a96bad0780_0 .net/s "dout_r", 23 0, L_000001a96bad8190;  alias, 1 drivers
v000001a96bacf1a0_0 .net "in_valid", 0 0, v000001a96ba37f00_0;  alias, 1 drivers
v000001a96bad38e0_0 .var "next_counter_8", 4 0;
v000001a96bad1f40_0 .var "next_valid", 0 0;
v000001a96bad3980_0 .net "rst_n", 0 0, v000001a96bad75b0_0;  alias, 1 drivers
v000001a96bad33e0_0 .var "shift_reg_i", 191 0;
v000001a96bad28a0_0 .var "shift_reg_r", 191 0;
v000001a96bad2300_0 .var "tmp_reg_i", 191 0;
v000001a96bad3a20_0 .var "tmp_reg_r", 191 0;
v000001a96bad3840_0 .var "valid", 0 0;
E_000001a96ba528d0 .event anyedge, v000001a96bacfba0_0, v000001a96bad28a0_0, v000001a96bad33e0_0, v000001a96bad3840_0;
L_000001a96bad8190 .part v000001a96bad28a0_0, 168, 24;
L_000001a96bad7790 .part v000001a96bad33e0_0, 168, 24;
    .scope S_000001a96ba6e730;
T_0 ;
    %wait E_000001a96ba51750;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96ba37d20_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96ba38ae0_0, 0, 24;
    %load/vec4 v000001a96ba38a40_0;
    %store/vec4 v000001a96ba370a0_0, 0, 24;
    %load/vec4 v000001a96ba37320_0;
    %store/vec4 v000001a96ba37c80_0, 0, 24;
    %load/vec4 v000001a96ba38b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %load/vec4 v000001a96ba38a40_0;
    %store/vec4 v000001a96ba370a0_0, 0, 24;
    %load/vec4 v000001a96ba37320_0;
    %store/vec4 v000001a96ba37c80_0, 0, 24;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v000001a96ba38a40_0;
    %store/vec4 v000001a96ba370a0_0, 0, 24;
    %load/vec4 v000001a96ba37320_0;
    %store/vec4 v000001a96ba37c80_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a96ba37f00_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v000001a96ba37b40_0;
    %load/vec4 v000001a96ba38a40_0;
    %add;
    %store/vec4 v000001a96ba38040_0, 0, 24;
    %load/vec4 v000001a96ba38860_0;
    %load/vec4 v000001a96ba37320_0;
    %add;
    %store/vec4 v000001a96ba37960_0, 0, 24;
    %load/vec4 v000001a96ba37b40_0;
    %load/vec4 v000001a96ba38a40_0;
    %sub;
    %store/vec4 v000001a96ba389a0_0, 0, 24;
    %load/vec4 v000001a96ba38860_0;
    %load/vec4 v000001a96ba37320_0;
    %sub;
    %store/vec4 v000001a96ba378c0_0, 0, 24;
    %load/vec4 v000001a96ba38040_0;
    %store/vec4 v000001a96ba37d20_0, 0, 24;
    %load/vec4 v000001a96ba37960_0;
    %store/vec4 v000001a96ba38ae0_0, 0, 24;
    %load/vec4 v000001a96ba389a0_0;
    %store/vec4 v000001a96ba370a0_0, 0, 24;
    %load/vec4 v000001a96ba378c0_0;
    %store/vec4 v000001a96ba37c80_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96ba37f00_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v000001a96ba37b40_0;
    %store/vec4 v000001a96ba38040_0, 0, 24;
    %load/vec4 v000001a96ba38860_0;
    %store/vec4 v000001a96ba37960_0, 0, 24;
    %load/vec4 v000001a96ba38a40_0;
    %store/vec4 v000001a96ba370a0_0, 0, 24;
    %load/vec4 v000001a96ba37320_0;
    %store/vec4 v000001a96ba37c80_0, 0, 24;
    %load/vec4 v000001a96ba37960_0;
    %pad/s 42;
    %load/vec4 v000001a96ba37be0_0;
    %pad/s 42;
    %load/vec4 v000001a96ba37640_0;
    %pad/s 42;
    %sub;
    %mul;
    %store/vec4 v000001a96ba38900_0, 0, 42;
    %load/vec4 v000001a96ba37be0_0;
    %pad/s 42;
    %load/vec4 v000001a96ba38040_0;
    %pad/s 42;
    %load/vec4 v000001a96ba37960_0;
    %pad/s 42;
    %sub;
    %mul;
    %load/vec4 v000001a96ba38900_0;
    %add;
    %store/vec4 v000001a96ba38cc0_0, 0, 42;
    %load/vec4 v000001a96ba37640_0;
    %pad/s 42;
    %load/vec4 v000001a96ba38040_0;
    %pad/s 42;
    %load/vec4 v000001a96ba37960_0;
    %pad/s 42;
    %add;
    %mul;
    %load/vec4 v000001a96ba38900_0;
    %add;
    %store/vec4 v000001a96ba38360_0, 0, 42;
    %load/vec4 v000001a96ba38cc0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v000001a96ba37d20_0, 0, 24;
    %load/vec4 v000001a96ba38360_0;
    %parti/s 24, 8, 5;
    %store/vec4 v000001a96ba38ae0_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96ba37f00_0, 0, 1;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a96ba37f00_0, 0, 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a96b953ad0;
T_1 ;
    %wait E_000001a96ba519d0;
    %load/vec4 v000001a96bace400_0;
    %addi 1, 0, 6;
    %store/vec4 v000001a96bacf380_0, 0, 6;
    %load/vec4 v000001a96bad01e0_0;
    %store/vec4 v000001a96bad0280_0, 0, 384;
    %load/vec4 v000001a96bacefc0_0;
    %store/vec4 v000001a96bacfc40_0, 0, 384;
    %load/vec4 v000001a96bad0d20_0;
    %store/vec4 v000001a96bacfd80_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001a96b953ad0;
T_2 ;
    %wait E_000001a96ba51910;
    %load/vec4 v000001a96bad0820_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 384;
    %assign/vec4 v000001a96bad01e0_0, 0;
    %pushi/vec4 0, 0, 384;
    %assign/vec4 v000001a96bacefc0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001a96bace400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a96bad0d20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a96bacff60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001a96bacf380_0;
    %assign/vec4 v000001a96bace400_0, 0;
    %load/vec4 v000001a96bad0280_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001a96bacf9c0_0;
    %pad/u 384;
    %add;
    %assign/vec4 v000001a96bad01e0_0, 0;
    %load/vec4 v000001a96bacfc40_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001a96bad08c0_0;
    %pad/u 384;
    %add;
    %assign/vec4 v000001a96bacefc0_0, 0;
    %load/vec4 v000001a96bacff60_0;
    %assign/vec4 v000001a96bad0d20_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001a96bad0d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001a96bacf380_0;
    %assign/vec4 v000001a96bace400_0, 0;
    %load/vec4 v000001a96bad0280_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001a96bacf9c0_0;
    %pad/u 384;
    %add;
    %assign/vec4 v000001a96bad01e0_0, 0;
    %load/vec4 v000001a96bacfc40_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001a96bad08c0_0;
    %pad/u 384;
    %add;
    %assign/vec4 v000001a96bacefc0_0, 0;
    %load/vec4 v000001a96bacfd80_0;
    %assign/vec4 v000001a96bad0d20_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a96b942340;
T_3 ;
    %wait E_000001a96ba513d0;
    %load/vec4 v000001a96bacc490_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.2, 8;
    %load/vec4 v000001a96bacaf50_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.2;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001a96bacc350_0;
    %addi 1, 0, 6;
    %store/vec4 v000001a96bacc850_0, 0, 6;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a96bacc350_0;
    %store/vec4 v000001a96bacc850_0, 0, 6;
T_3.1 ;
    %load/vec4 v000001a96bacc350_0;
    %cmpi/u 16, 0, 6;
    %jmp/0xz  T_3.3, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a96bacaeb0_0, 0, 2;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v000001a96bacc350_0;
    %cmpi/u 16, 0, 6;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_3.7, 5;
    %load/vec4 v000001a96bacc350_0;
    %cmpi/u 32, 0, 6;
    %flag_get/vec4 5;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a96bacaeb0_0, 0, 2;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v000001a96bacc350_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_3.10, 5;
    %load/vec4 v000001a96bacc350_0;
    %cmpi/u 48, 0, 6;
    %flag_get/vec4 5;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a96bacaeb0_0, 0, 2;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001a96bacaeb0_0, 0, 2;
T_3.9 ;
T_3.6 ;
T_3.4 ;
    %load/vec4 v000001a96bacc350_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %pushi/vec4 256, 0, 24;
    %store/vec4 v000001a96bacb130_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96bacb090_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96baccc10_0, 0, 1;
    %jmp T_3.28;
T_3.11 ;
    %pushi/vec4 256, 0, 24;
    %store/vec4 v000001a96bacb130_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96bacb090_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96baccc10_0, 0, 1;
    %jmp T_3.28;
T_3.12 ;
    %pushi/vec4 251, 0, 24;
    %store/vec4 v000001a96bacb130_0, 0, 24;
    %pushi/vec4 16777166, 0, 24;
    %store/vec4 v000001a96bacb090_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96baccc10_0, 0, 1;
    %jmp T_3.28;
T_3.13 ;
    %pushi/vec4 237, 0, 24;
    %store/vec4 v000001a96bacb130_0, 0, 24;
    %pushi/vec4 16777118, 0, 24;
    %store/vec4 v000001a96bacb090_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96baccc10_0, 0, 1;
    %jmp T_3.28;
T_3.14 ;
    %pushi/vec4 213, 0, 24;
    %store/vec4 v000001a96bacb130_0, 0, 24;
    %pushi/vec4 16777074, 0, 24;
    %store/vec4 v000001a96bacb090_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96baccc10_0, 0, 1;
    %jmp T_3.28;
T_3.15 ;
    %pushi/vec4 181, 0, 24;
    %store/vec4 v000001a96bacb130_0, 0, 24;
    %pushi/vec4 16777035, 0, 24;
    %store/vec4 v000001a96bacb090_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96baccc10_0, 0, 1;
    %jmp T_3.28;
T_3.16 ;
    %pushi/vec4 142, 0, 24;
    %store/vec4 v000001a96bacb130_0, 0, 24;
    %pushi/vec4 16777003, 0, 24;
    %store/vec4 v000001a96bacb090_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96baccc10_0, 0, 1;
    %jmp T_3.28;
T_3.17 ;
    %pushi/vec4 98, 0, 24;
    %store/vec4 v000001a96bacb130_0, 0, 24;
    %pushi/vec4 16776979, 0, 24;
    %store/vec4 v000001a96bacb090_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96baccc10_0, 0, 1;
    %jmp T_3.28;
T_3.18 ;
    %pushi/vec4 50, 0, 24;
    %store/vec4 v000001a96bacb130_0, 0, 24;
    %pushi/vec4 16776965, 0, 24;
    %store/vec4 v000001a96bacb090_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96baccc10_0, 0, 1;
    %jmp T_3.28;
T_3.19 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96bacb130_0, 0, 24;
    %pushi/vec4 16776960, 0, 24;
    %store/vec4 v000001a96bacb090_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96baccc10_0, 0, 1;
    %jmp T_3.28;
T_3.20 ;
    %pushi/vec4 16777166, 0, 24;
    %store/vec4 v000001a96bacb130_0, 0, 24;
    %pushi/vec4 16776965, 0, 24;
    %store/vec4 v000001a96bacb090_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96baccc10_0, 0, 1;
    %jmp T_3.28;
T_3.21 ;
    %pushi/vec4 16777118, 0, 24;
    %store/vec4 v000001a96bacb130_0, 0, 24;
    %pushi/vec4 16776979, 0, 24;
    %store/vec4 v000001a96bacb090_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96baccc10_0, 0, 1;
    %jmp T_3.28;
T_3.22 ;
    %pushi/vec4 16777074, 0, 24;
    %store/vec4 v000001a96bacb130_0, 0, 24;
    %pushi/vec4 16777003, 0, 24;
    %store/vec4 v000001a96bacb090_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96baccc10_0, 0, 1;
    %jmp T_3.28;
T_3.23 ;
    %pushi/vec4 16777035, 0, 24;
    %store/vec4 v000001a96bacb130_0, 0, 24;
    %pushi/vec4 16777035, 0, 24;
    %store/vec4 v000001a96bacb090_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96baccc10_0, 0, 1;
    %jmp T_3.28;
T_3.24 ;
    %pushi/vec4 16777003, 0, 24;
    %store/vec4 v000001a96bacb130_0, 0, 24;
    %pushi/vec4 16777074, 0, 24;
    %store/vec4 v000001a96bacb090_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96baccc10_0, 0, 1;
    %jmp T_3.28;
T_3.25 ;
    %pushi/vec4 16776979, 0, 24;
    %store/vec4 v000001a96bacb130_0, 0, 24;
    %pushi/vec4 16777118, 0, 24;
    %store/vec4 v000001a96bacb090_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96baccc10_0, 0, 1;
    %jmp T_3.28;
T_3.26 ;
    %pushi/vec4 16776965, 0, 24;
    %store/vec4 v000001a96bacb130_0, 0, 24;
    %pushi/vec4 16777166, 0, 24;
    %store/vec4 v000001a96bacb090_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a96baccc10_0, 0, 1;
    %jmp T_3.28;
T_3.28 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001a96b942340;
T_4 ;
    %wait E_000001a96ba51910;
    %load/vec4 v000001a96bacae10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001a96bacc350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a96bacaf50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a96bacc490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001a96bacc850_0;
    %assign/vec4 v000001a96bacc350_0, 0;
    %load/vec4 v000001a96bacc490_0;
    %assign/vec4 v000001a96bacaf50_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001a96bacaf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001a96bacc850_0;
    %assign/vec4 v000001a96bacc350_0, 0;
    %load/vec4 v000001a96baccc10_0;
    %assign/vec4 v000001a96bacaf50_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a96b9d2fc0;
T_5 ;
    %wait E_000001a96ba51790;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96ba38e00_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96ba38180_0, 0, 24;
    %load/vec4 v000001a96ba371e0_0;
    %store/vec4 v000001a96ba37140_0, 0, 24;
    %load/vec4 v000001a96ba37280_0;
    %store/vec4 v000001a96ba37dc0_0, 0, 24;
    %load/vec4 v000001a96ba38ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %load/vec4 v000001a96ba371e0_0;
    %store/vec4 v000001a96ba37140_0, 0, 24;
    %load/vec4 v000001a96ba37280_0;
    %store/vec4 v000001a96ba37dc0_0, 0, 24;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v000001a96ba371e0_0;
    %store/vec4 v000001a96ba37140_0, 0, 24;
    %load/vec4 v000001a96ba37280_0;
    %store/vec4 v000001a96ba37dc0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a96ba384a0_0, 0, 1;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v000001a96ba38680_0;
    %load/vec4 v000001a96ba371e0_0;
    %add;
    %store/vec4 v000001a96ba38c20_0, 0, 24;
    %load/vec4 v000001a96ba37a00_0;
    %load/vec4 v000001a96ba37280_0;
    %add;
    %store/vec4 v000001a96ba37000_0, 0, 24;
    %load/vec4 v000001a96ba38680_0;
    %load/vec4 v000001a96ba371e0_0;
    %sub;
    %store/vec4 v000001a96ba37780_0, 0, 24;
    %load/vec4 v000001a96ba37a00_0;
    %load/vec4 v000001a96ba37280_0;
    %sub;
    %store/vec4 v000001a96ba37500_0, 0, 24;
    %load/vec4 v000001a96ba38c20_0;
    %store/vec4 v000001a96ba38e00_0, 0, 24;
    %load/vec4 v000001a96ba37000_0;
    %store/vec4 v000001a96ba38180_0, 0, 24;
    %load/vec4 v000001a96ba37780_0;
    %store/vec4 v000001a96ba37140_0, 0, 24;
    %load/vec4 v000001a96ba37500_0;
    %store/vec4 v000001a96ba37dc0_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96ba384a0_0, 0, 1;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v000001a96ba38680_0;
    %store/vec4 v000001a96ba38c20_0, 0, 24;
    %load/vec4 v000001a96ba37a00_0;
    %store/vec4 v000001a96ba37000_0, 0, 24;
    %load/vec4 v000001a96ba371e0_0;
    %store/vec4 v000001a96ba37140_0, 0, 24;
    %load/vec4 v000001a96ba37280_0;
    %store/vec4 v000001a96ba37dc0_0, 0, 24;
    %load/vec4 v000001a96ba37000_0;
    %pad/s 42;
    %load/vec4 v000001a96ba38540_0;
    %pad/s 42;
    %load/vec4 v000001a96ba376e0_0;
    %pad/s 42;
    %sub;
    %mul;
    %store/vec4 v000001a96ba37e60_0, 0, 42;
    %load/vec4 v000001a96ba38540_0;
    %pad/s 42;
    %load/vec4 v000001a96ba38c20_0;
    %pad/s 42;
    %load/vec4 v000001a96ba37000_0;
    %pad/s 42;
    %sub;
    %mul;
    %load/vec4 v000001a96ba37e60_0;
    %add;
    %store/vec4 v000001a96ba380e0_0, 0, 42;
    %load/vec4 v000001a96ba376e0_0;
    %pad/s 42;
    %load/vec4 v000001a96ba38c20_0;
    %pad/s 42;
    %load/vec4 v000001a96ba37000_0;
    %pad/s 42;
    %add;
    %mul;
    %load/vec4 v000001a96ba37e60_0;
    %add;
    %store/vec4 v000001a96ba38d60_0, 0, 42;
    %load/vec4 v000001a96ba380e0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v000001a96ba38e00_0, 0, 24;
    %load/vec4 v000001a96ba38d60_0;
    %parti/s 24, 8, 5;
    %store/vec4 v000001a96ba38180_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96ba384a0_0, 0, 1;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a96ba384a0_0, 0, 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001a96bad13e0;
T_6 ;
    %wait E_000001a96ba528d0;
    %load/vec4 v000001a96bacfba0_0;
    %addi 1, 0, 5;
    %store/vec4 v000001a96bad38e0_0, 0, 5;
    %load/vec4 v000001a96bad28a0_0;
    %store/vec4 v000001a96bad3a20_0, 0, 192;
    %load/vec4 v000001a96bad33e0_0;
    %store/vec4 v000001a96bad2300_0, 0, 192;
    %load/vec4 v000001a96bad3840_0;
    %store/vec4 v000001a96bad1f40_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001a96bad13e0;
T_7 ;
    %wait E_000001a96ba51910;
    %load/vec4 v000001a96bad3980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 192;
    %assign/vec4 v000001a96bad28a0_0, 0;
    %pushi/vec4 0, 0, 192;
    %assign/vec4 v000001a96bad33e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a96bacfba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a96bad3840_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001a96bacf1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001a96bad38e0_0;
    %assign/vec4 v000001a96bacfba0_0, 0;
    %load/vec4 v000001a96bad3a20_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001a96bad0500_0;
    %pad/u 192;
    %add;
    %assign/vec4 v000001a96bad28a0_0, 0;
    %load/vec4 v000001a96bad2300_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001a96bacf100_0;
    %pad/u 192;
    %add;
    %assign/vec4 v000001a96bad33e0_0, 0;
    %load/vec4 v000001a96bacf1a0_0;
    %assign/vec4 v000001a96bad3840_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001a96bad3840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000001a96bad38e0_0;
    %assign/vec4 v000001a96bacfba0_0, 0;
    %load/vec4 v000001a96bad3a20_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001a96bad0500_0;
    %pad/u 192;
    %add;
    %assign/vec4 v000001a96bad28a0_0, 0;
    %load/vec4 v000001a96bad2300_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001a96bacf100_0;
    %pad/u 192;
    %add;
    %assign/vec4 v000001a96bad33e0_0, 0;
    %load/vec4 v000001a96bad1f40_0;
    %assign/vec4 v000001a96bad3840_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a96b94c8b0;
T_8 ;
    %wait E_000001a96ba51a10;
    %load/vec4 v000001a96bace4a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.2, 8;
    %load/vec4 v000001a96bacda00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.2;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001a96bacd1e0_0;
    %addi 1, 0, 6;
    %store/vec4 v000001a96bacd960_0, 0, 6;
    %load/vec4 v000001a96bace2c0_0;
    %store/vec4 v000001a96bacd500_0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001a96bacd1e0_0;
    %store/vec4 v000001a96bacd960_0, 0, 6;
    %load/vec4 v000001a96bace2c0_0;
    %store/vec4 v000001a96bacd500_0, 0, 4;
T_8.1 ;
    %load/vec4 v000001a96bacd1e0_0;
    %cmpi/u 8, 0, 6;
    %jmp/0xz  T_8.3, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a96bacd820_0, 0, 2;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v000001a96bacd1e0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_8.7, 5;
    %load/vec4 v000001a96bace2c0_0;
    %cmpi/u 8, 0, 4;
    %flag_get/vec4 5;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a96bacd820_0, 0, 2;
    %load/vec4 v000001a96bace2c0_0;
    %addi 1, 0, 4;
    %store/vec4 v000001a96bacd500_0, 0, 4;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v000001a96bacd1e0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_8.10, 5;
    %pushi/vec4 8, 0, 4;
    %load/vec4 v000001a96bace2c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_8.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a96bacd820_0, 0, 2;
    %load/vec4 v000001a96bace2c0_0;
    %addi 1, 0, 4;
    %store/vec4 v000001a96bacd500_0, 0, 4;
T_8.8 ;
T_8.6 ;
T_8.4 ;
    %load/vec4 v000001a96bace2c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %pushi/vec4 256, 0, 24;
    %store/vec4 v000001a96bace680_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96bacd0a0_0, 0, 24;
    %jmp T_8.20;
T_8.11 ;
    %pushi/vec4 256, 0, 24;
    %store/vec4 v000001a96bace680_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96bacd0a0_0, 0, 24;
    %jmp T_8.20;
T_8.12 ;
    %pushi/vec4 237, 0, 24;
    %store/vec4 v000001a96bace680_0, 0, 24;
    %pushi/vec4 16777118, 0, 24;
    %store/vec4 v000001a96bacd0a0_0, 0, 24;
    %jmp T_8.20;
T_8.13 ;
    %pushi/vec4 181, 0, 24;
    %store/vec4 v000001a96bace680_0, 0, 24;
    %pushi/vec4 16777035, 0, 24;
    %store/vec4 v000001a96bacd0a0_0, 0, 24;
    %jmp T_8.20;
T_8.14 ;
    %pushi/vec4 98, 0, 24;
    %store/vec4 v000001a96bace680_0, 0, 24;
    %pushi/vec4 16776979, 0, 24;
    %store/vec4 v000001a96bacd0a0_0, 0, 24;
    %jmp T_8.20;
T_8.15 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96bace680_0, 0, 24;
    %pushi/vec4 16776960, 0, 24;
    %store/vec4 v000001a96bacd0a0_0, 0, 24;
    %jmp T_8.20;
T_8.16 ;
    %pushi/vec4 16777118, 0, 24;
    %store/vec4 v000001a96bace680_0, 0, 24;
    %pushi/vec4 16776979, 0, 24;
    %store/vec4 v000001a96bacd0a0_0, 0, 24;
    %jmp T_8.20;
T_8.17 ;
    %pushi/vec4 16777035, 0, 24;
    %store/vec4 v000001a96bace680_0, 0, 24;
    %pushi/vec4 16777035, 0, 24;
    %store/vec4 v000001a96bacd0a0_0, 0, 24;
    %jmp T_8.20;
T_8.18 ;
    %pushi/vec4 16776979, 0, 24;
    %store/vec4 v000001a96bace680_0, 0, 24;
    %pushi/vec4 16777118, 0, 24;
    %store/vec4 v000001a96bacd0a0_0, 0, 24;
    %jmp T_8.20;
T_8.20 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001a96b94c8b0;
T_9 ;
    %wait E_000001a96ba51910;
    %load/vec4 v000001a96bace180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001a96bacd1e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a96bace2c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001a96bacd960_0;
    %assign/vec4 v000001a96bacd1e0_0, 0;
    %load/vec4 v000001a96bacd500_0;
    %assign/vec4 v000001a96bace2c0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001a96b93aa10;
T_10 ;
    %wait E_000001a96ba515d0;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96ba1f120_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96ba1f580_0, 0, 24;
    %load/vec4 v000001a96ba1f260_0;
    %store/vec4 v000001a96ba1f760_0, 0, 24;
    %load/vec4 v000001a96ba1f440_0;
    %store/vec4 v000001a96ba37460_0, 0, 24;
    %load/vec4 v000001a96ba1ee00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %load/vec4 v000001a96ba1f260_0;
    %store/vec4 v000001a96ba1f760_0, 0, 24;
    %load/vec4 v000001a96ba1f440_0;
    %store/vec4 v000001a96ba37460_0, 0, 24;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v000001a96ba1f260_0;
    %store/vec4 v000001a96ba1f760_0, 0, 24;
    %load/vec4 v000001a96ba1f440_0;
    %store/vec4 v000001a96ba37460_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a96ba1f620_0, 0, 1;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v000001a96ba1efe0_0;
    %load/vec4 v000001a96ba1f260_0;
    %add;
    %store/vec4 v000001a96ba373c0_0, 0, 24;
    %load/vec4 v000001a96ba1f9e0_0;
    %load/vec4 v000001a96ba1f440_0;
    %add;
    %store/vec4 v000001a96ba385e0_0, 0, 24;
    %load/vec4 v000001a96ba1efe0_0;
    %load/vec4 v000001a96ba1f260_0;
    %sub;
    %store/vec4 v000001a96ba387c0_0, 0, 24;
    %load/vec4 v000001a96ba1f9e0_0;
    %load/vec4 v000001a96ba1f440_0;
    %sub;
    %store/vec4 v000001a96ba38720_0, 0, 24;
    %load/vec4 v000001a96ba373c0_0;
    %store/vec4 v000001a96ba1f120_0, 0, 24;
    %load/vec4 v000001a96ba385e0_0;
    %store/vec4 v000001a96ba1f580_0, 0, 24;
    %load/vec4 v000001a96ba387c0_0;
    %store/vec4 v000001a96ba1f760_0, 0, 24;
    %load/vec4 v000001a96ba38720_0;
    %store/vec4 v000001a96ba37460_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96ba1f620_0, 0, 1;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v000001a96ba1efe0_0;
    %store/vec4 v000001a96ba373c0_0, 0, 24;
    %load/vec4 v000001a96ba1f9e0_0;
    %store/vec4 v000001a96ba385e0_0, 0, 24;
    %load/vec4 v000001a96ba1f260_0;
    %store/vec4 v000001a96ba1f760_0, 0, 24;
    %load/vec4 v000001a96ba1f440_0;
    %store/vec4 v000001a96ba37460_0, 0, 24;
    %load/vec4 v000001a96ba385e0_0;
    %pad/s 42;
    %load/vec4 v000001a96bacb1d0_0;
    %pad/s 42;
    %load/vec4 v000001a96baccad0_0;
    %pad/s 42;
    %sub;
    %mul;
    %store/vec4 v000001a96ba1f3a0_0, 0, 42;
    %load/vec4 v000001a96bacb1d0_0;
    %pad/s 42;
    %load/vec4 v000001a96ba373c0_0;
    %pad/s 42;
    %load/vec4 v000001a96ba385e0_0;
    %pad/s 42;
    %sub;
    %mul;
    %load/vec4 v000001a96ba1f3a0_0;
    %add;
    %store/vec4 v000001a96ba1fc60_0, 0, 42;
    %load/vec4 v000001a96baccad0_0;
    %pad/s 42;
    %load/vec4 v000001a96ba373c0_0;
    %pad/s 42;
    %load/vec4 v000001a96ba385e0_0;
    %pad/s 42;
    %add;
    %mul;
    %load/vec4 v000001a96ba1f3a0_0;
    %add;
    %store/vec4 v000001a96ba1fa80_0, 0, 42;
    %load/vec4 v000001a96ba1fc60_0;
    %parti/s 24, 8, 5;
    %store/vec4 v000001a96ba1f120_0, 0, 24;
    %load/vec4 v000001a96ba1fa80_0;
    %parti/s 24, 8, 5;
    %store/vec4 v000001a96ba1f580_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96ba1f620_0, 0, 1;
    %jmp T_10.5;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a96ba1f620_0, 0, 1;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001a96b95ba10;
T_11 ;
    %wait E_000001a96ba51f50;
    %load/vec4 v000001a96bacef20_0;
    %addi 1, 0, 4;
    %store/vec4 v000001a96bad0be0_0, 0, 4;
    %load/vec4 v000001a96bad0dc0_0;
    %store/vec4 v000001a96bacfb00_0, 0, 96;
    %load/vec4 v000001a96bacf920_0;
    %store/vec4 v000001a96bacf060_0, 0, 96;
    %load/vec4 v000001a96bad0460_0;
    %store/vec4 v000001a96bad0c80_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001a96b95ba10;
T_12 ;
    %wait E_000001a96ba51910;
    %load/vec4 v000001a96bad00a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v000001a96bad0dc0_0, 0;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v000001a96bacf920_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a96bacef20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a96bad0460_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001a96bacfe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001a96bad0be0_0;
    %assign/vec4 v000001a96bacef20_0, 0;
    %load/vec4 v000001a96bacfb00_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001a96bacf4c0_0;
    %pad/u 96;
    %add;
    %assign/vec4 v000001a96bad0dc0_0, 0;
    %load/vec4 v000001a96bacf060_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001a96bacf2e0_0;
    %pad/u 96;
    %add;
    %assign/vec4 v000001a96bacf920_0, 0;
    %load/vec4 v000001a96bacfe20_0;
    %assign/vec4 v000001a96bad0460_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000001a96bad0460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v000001a96bad0be0_0;
    %assign/vec4 v000001a96bacef20_0, 0;
    %load/vec4 v000001a96bacfb00_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001a96bacf4c0_0;
    %pad/u 96;
    %add;
    %assign/vec4 v000001a96bad0dc0_0, 0;
    %load/vec4 v000001a96bacf060_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001a96bacf2e0_0;
    %pad/u 96;
    %add;
    %assign/vec4 v000001a96bacf920_0, 0;
    %load/vec4 v000001a96bad0c80_0;
    %assign/vec4 v000001a96bad0460_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a96baced40;
T_13 ;
    %wait E_000001a96ba50e90;
    %load/vec4 v000001a96bace5e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.2, 8;
    %load/vec4 v000001a96bace040_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.2;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001a96bacd320_0;
    %addi 1, 0, 6;
    %store/vec4 v000001a96baccec0_0, 0, 6;
    %load/vec4 v000001a96baccf60_0;
    %store/vec4 v000001a96bacd5a0_0, 0, 3;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001a96bacd320_0;
    %store/vec4 v000001a96baccec0_0, 0, 6;
    %load/vec4 v000001a96baccf60_0;
    %store/vec4 v000001a96bacd5a0_0, 0, 3;
T_13.1 ;
    %load/vec4 v000001a96bacd320_0;
    %cmpi/u 4, 0, 6;
    %jmp/0xz  T_13.3, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a96bacea40_0, 0, 2;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v000001a96bacd320_0;
    %cmpi/u 4, 0, 6;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_13.7, 5;
    %load/vec4 v000001a96baccf60_0;
    %cmpi/u 4, 0, 3;
    %flag_get/vec4 5;
    %and;
T_13.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a96bacea40_0, 0, 2;
    %load/vec4 v000001a96baccf60_0;
    %addi 1, 0, 3;
    %store/vec4 v000001a96bacd5a0_0, 0, 3;
    %jmp T_13.6;
T_13.5 ;
    %load/vec4 v000001a96bacd320_0;
    %cmpi/u 4, 0, 6;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_13.10, 5;
    %pushi/vec4 4, 0, 3;
    %load/vec4 v000001a96baccf60_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_13.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a96bacea40_0, 0, 2;
    %load/vec4 v000001a96baccf60_0;
    %addi 1, 0, 3;
    %store/vec4 v000001a96bacd5a0_0, 0, 3;
T_13.8 ;
T_13.6 ;
T_13.4 ;
    %load/vec4 v000001a96baccf60_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %pushi/vec4 256, 0, 24;
    %store/vec4 v000001a96bace7c0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96bacd000_0, 0, 24;
    %jmp T_13.16;
T_13.11 ;
    %pushi/vec4 256, 0, 24;
    %store/vec4 v000001a96bace7c0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96bacd000_0, 0, 24;
    %jmp T_13.16;
T_13.12 ;
    %pushi/vec4 181, 0, 24;
    %store/vec4 v000001a96bace7c0_0, 0, 24;
    %pushi/vec4 16777035, 0, 24;
    %store/vec4 v000001a96bacd000_0, 0, 24;
    %jmp T_13.16;
T_13.13 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96bace7c0_0, 0, 24;
    %pushi/vec4 16776960, 0, 24;
    %store/vec4 v000001a96bacd000_0, 0, 24;
    %jmp T_13.16;
T_13.14 ;
    %pushi/vec4 16777035, 0, 24;
    %store/vec4 v000001a96bace7c0_0, 0, 24;
    %pushi/vec4 16777035, 0, 24;
    %store/vec4 v000001a96bacd000_0, 0, 24;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001a96baced40;
T_14 ;
    %wait E_000001a96ba51910;
    %load/vec4 v000001a96bacdfa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001a96bacd320_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001a96baccf60_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001a96baccec0_0;
    %assign/vec4 v000001a96bacd320_0, 0;
    %load/vec4 v000001a96bacd5a0_0;
    %assign/vec4 v000001a96baccf60_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001a96b93aba0;
T_15 ;
    %wait E_000001a96ba50e50;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96bacc990_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96bacb810_0, 0, 24;
    %load/vec4 v000001a96bacc3f0_0;
    %store/vec4 v000001a96bacc5d0_0, 0, 24;
    %load/vec4 v000001a96bacbef0_0;
    %store/vec4 v000001a96bacc530_0, 0, 24;
    %load/vec4 v000001a96bacb8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %load/vec4 v000001a96bacc3f0_0;
    %store/vec4 v000001a96bacc5d0_0, 0, 24;
    %load/vec4 v000001a96bacbef0_0;
    %store/vec4 v000001a96bacc530_0, 0, 24;
    %jmp T_15.5;
T_15.0 ;
    %load/vec4 v000001a96bacc3f0_0;
    %store/vec4 v000001a96bacc5d0_0, 0, 24;
    %load/vec4 v000001a96bacbef0_0;
    %store/vec4 v000001a96bacc530_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a96bacaff0_0, 0, 1;
    %jmp T_15.5;
T_15.1 ;
    %load/vec4 v000001a96bacc8f0_0;
    %load/vec4 v000001a96bacc3f0_0;
    %add;
    %store/vec4 v000001a96bacbdb0_0, 0, 24;
    %load/vec4 v000001a96bacb950_0;
    %load/vec4 v000001a96bacbef0_0;
    %add;
    %store/vec4 v000001a96bacc670_0, 0, 24;
    %load/vec4 v000001a96bacc8f0_0;
    %load/vec4 v000001a96bacc3f0_0;
    %sub;
    %store/vec4 v000001a96bacb3b0_0, 0, 24;
    %load/vec4 v000001a96bacb950_0;
    %load/vec4 v000001a96bacbef0_0;
    %sub;
    %store/vec4 v000001a96bacb770_0, 0, 24;
    %load/vec4 v000001a96bacbdb0_0;
    %store/vec4 v000001a96bacc990_0, 0, 24;
    %load/vec4 v000001a96bacc670_0;
    %store/vec4 v000001a96bacb810_0, 0, 24;
    %load/vec4 v000001a96bacb3b0_0;
    %store/vec4 v000001a96bacc5d0_0, 0, 24;
    %load/vec4 v000001a96bacb770_0;
    %store/vec4 v000001a96bacc530_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96bacaff0_0, 0, 1;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v000001a96bacc8f0_0;
    %store/vec4 v000001a96bacbdb0_0, 0, 24;
    %load/vec4 v000001a96bacb950_0;
    %store/vec4 v000001a96bacc670_0, 0, 24;
    %load/vec4 v000001a96bacc3f0_0;
    %store/vec4 v000001a96bacc5d0_0, 0, 24;
    %load/vec4 v000001a96bacbef0_0;
    %store/vec4 v000001a96bacc530_0, 0, 24;
    %load/vec4 v000001a96bacc670_0;
    %pad/s 42;
    %load/vec4 v000001a96bacbbd0_0;
    %pad/s 42;
    %load/vec4 v000001a96bacb270_0;
    %pad/s 42;
    %sub;
    %mul;
    %store/vec4 v000001a96bacb630_0, 0, 42;
    %load/vec4 v000001a96bacbbd0_0;
    %pad/s 42;
    %load/vec4 v000001a96bacbdb0_0;
    %pad/s 42;
    %load/vec4 v000001a96bacc670_0;
    %pad/s 42;
    %sub;
    %mul;
    %load/vec4 v000001a96bacb630_0;
    %add;
    %store/vec4 v000001a96bacc710_0, 0, 42;
    %load/vec4 v000001a96bacb270_0;
    %pad/s 42;
    %load/vec4 v000001a96bacbdb0_0;
    %pad/s 42;
    %load/vec4 v000001a96bacc670_0;
    %pad/s 42;
    %add;
    %mul;
    %load/vec4 v000001a96bacb630_0;
    %add;
    %store/vec4 v000001a96bacb590_0, 0, 42;
    %load/vec4 v000001a96bacc710_0;
    %parti/s 24, 8, 5;
    %store/vec4 v000001a96bacc990_0, 0, 24;
    %load/vec4 v000001a96bacb590_0;
    %parti/s 24, 8, 5;
    %store/vec4 v000001a96bacb810_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96bacaff0_0, 0, 1;
    %jmp T_15.5;
T_15.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a96bacaff0_0, 0, 1;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001a96b95b880;
T_16 ;
    %wait E_000001a96ba51050;
    %load/vec4 v000001a96bacfa60_0;
    %addi 1, 0, 3;
    %store/vec4 v000001a96bad03c0_0, 0, 3;
    %load/vec4 v000001a96bacf600_0;
    %store/vec4 v000001a96bacf420_0, 0, 48;
    %load/vec4 v000001a96bacfce0_0;
    %store/vec4 v000001a96bacf7e0_0, 0, 48;
    %load/vec4 v000001a96bad0b40_0;
    %store/vec4 v000001a96bacf6a0_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001a96b95b880;
T_17 ;
    %wait E_000001a96ba51910;
    %load/vec4 v000001a96bacfec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v000001a96bacf600_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v000001a96bacfce0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001a96bacfa60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a96bad0b40_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001a96bad0320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000001a96bad03c0_0;
    %assign/vec4 v000001a96bacfa60_0, 0;
    %load/vec4 v000001a96bacf420_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001a96bacf560_0;
    %pad/u 48;
    %add;
    %assign/vec4 v000001a96bacf600_0, 0;
    %load/vec4 v000001a96bacf7e0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001a96bad0640_0;
    %pad/u 48;
    %add;
    %assign/vec4 v000001a96bacfce0_0, 0;
    %load/vec4 v000001a96bad0320_0;
    %assign/vec4 v000001a96bad0b40_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v000001a96bad0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v000001a96bad03c0_0;
    %assign/vec4 v000001a96bacfa60_0, 0;
    %load/vec4 v000001a96bacf420_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001a96bacf560_0;
    %pad/u 48;
    %add;
    %assign/vec4 v000001a96bacf600_0, 0;
    %load/vec4 v000001a96bacf7e0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001a96bad0640_0;
    %pad/u 48;
    %add;
    %assign/vec4 v000001a96bacfce0_0, 0;
    %load/vec4 v000001a96bacf6a0_0;
    %assign/vec4 v000001a96bad0b40_0, 0;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001a96b94c720;
T_18 ;
    %wait E_000001a96ba50f90;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a96bace540_0, 0, 2;
    %load/vec4 v000001a96bacd280_0;
    %flag_set/vec4 8;
    %jmp/1 T_18.2, 8;
    %load/vec4 v000001a96bacd6e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.2;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001a96bacddc0_0;
    %addi 1, 0, 6;
    %store/vec4 v000001a96baceb80_0, 0, 6;
    %load/vec4 v000001a96baceae0_0;
    %store/vec4 v000001a96bacd3c0_0, 0, 2;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001a96bacddc0_0;
    %store/vec4 v000001a96baceb80_0, 0, 6;
    %load/vec4 v000001a96baceae0_0;
    %store/vec4 v000001a96bacd3c0_0, 0, 2;
T_18.1 ;
    %load/vec4 v000001a96bacddc0_0;
    %cmpi/u 2, 0, 6;
    %jmp/0xz  T_18.3, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a96bace540_0, 0, 2;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v000001a96bacddc0_0;
    %cmpi/u 2, 0, 6;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.7, 5;
    %load/vec4 v000001a96baceae0_0;
    %cmpi/u 2, 0, 2;
    %flag_get/vec4 5;
    %and;
T_18.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a96bace540_0, 0, 2;
    %load/vec4 v000001a96baceae0_0;
    %addi 1, 0, 2;
    %store/vec4 v000001a96bacd3c0_0, 0, 2;
    %jmp T_18.6;
T_18.5 ;
    %load/vec4 v000001a96bacddc0_0;
    %cmpi/u 2, 0, 6;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.10, 5;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000001a96baceae0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_18.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a96bace540_0, 0, 2;
    %load/vec4 v000001a96baceae0_0;
    %addi 1, 0, 2;
    %store/vec4 v000001a96bacd3c0_0, 0, 2;
T_18.8 ;
T_18.6 ;
T_18.4 ;
    %load/vec4 v000001a96baceae0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %pushi/vec4 256, 0, 24;
    %store/vec4 v000001a96bacd460_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96baccd80_0, 0, 24;
    %jmp T_18.14;
T_18.11 ;
    %pushi/vec4 256, 0, 24;
    %store/vec4 v000001a96bacd460_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96baccd80_0, 0, 24;
    %jmp T_18.14;
T_18.12 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96bacd460_0, 0, 24;
    %pushi/vec4 16776960, 0, 24;
    %store/vec4 v000001a96baccd80_0, 0, 24;
    %jmp T_18.14;
T_18.14 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001a96b94c720;
T_19 ;
    %wait E_000001a96ba51910;
    %load/vec4 v000001a96bacce20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001a96bacddc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a96baceae0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001a96baceb80_0;
    %assign/vec4 v000001a96bacddc0_0, 0;
    %load/vec4 v000001a96bacd3c0_0;
    %assign/vec4 v000001a96baceae0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001a96b9421b0;
T_20 ;
    %wait E_000001a96ba50f50;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96bacb310_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a96bacbe50_0, 0, 24;
    %load/vec4 v000001a96bacc2b0_0;
    %store/vec4 v000001a96bacbd10_0, 0, 24;
    %load/vec4 v000001a96bacca30_0;
    %store/vec4 v000001a96bacbb30_0, 0, 24;
    %load/vec4 v000001a96bacc030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %load/vec4 v000001a96bacc2b0_0;
    %store/vec4 v000001a96bacbd10_0, 0, 24;
    %load/vec4 v000001a96bacca30_0;
    %store/vec4 v000001a96bacbb30_0, 0, 24;
    %jmp T_20.5;
T_20.0 ;
    %load/vec4 v000001a96bacc2b0_0;
    %store/vec4 v000001a96bacbd10_0, 0, 24;
    %load/vec4 v000001a96bacca30_0;
    %store/vec4 v000001a96bacbb30_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a96baccb70_0, 0, 1;
    %jmp T_20.5;
T_20.1 ;
    %load/vec4 v000001a96bacc7b0_0;
    %load/vec4 v000001a96bacc2b0_0;
    %add;
    %store/vec4 v000001a96bacb6d0_0, 0, 24;
    %load/vec4 v000001a96bacc210_0;
    %load/vec4 v000001a96bacca30_0;
    %add;
    %store/vec4 v000001a96bacb9f0_0, 0, 24;
    %load/vec4 v000001a96bacc7b0_0;
    %load/vec4 v000001a96bacc2b0_0;
    %sub;
    %store/vec4 v000001a96bacb4f0_0, 0, 24;
    %load/vec4 v000001a96bacc210_0;
    %load/vec4 v000001a96bacca30_0;
    %sub;
    %store/vec4 v000001a96bacba90_0, 0, 24;
    %load/vec4 v000001a96bacb6d0_0;
    %store/vec4 v000001a96bacb310_0, 0, 24;
    %load/vec4 v000001a96bacb9f0_0;
    %store/vec4 v000001a96bacbe50_0, 0, 24;
    %load/vec4 v000001a96bacb4f0_0;
    %store/vec4 v000001a96bacbd10_0, 0, 24;
    %load/vec4 v000001a96bacba90_0;
    %store/vec4 v000001a96bacbb30_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96baccb70_0, 0, 1;
    %jmp T_20.5;
T_20.2 ;
    %load/vec4 v000001a96bacc7b0_0;
    %store/vec4 v000001a96bacb6d0_0, 0, 24;
    %load/vec4 v000001a96bacc210_0;
    %store/vec4 v000001a96bacb9f0_0, 0, 24;
    %load/vec4 v000001a96bacc2b0_0;
    %store/vec4 v000001a96bacbd10_0, 0, 24;
    %load/vec4 v000001a96bacca30_0;
    %store/vec4 v000001a96bacbb30_0, 0, 24;
    %load/vec4 v000001a96bacb9f0_0;
    %pad/s 42;
    %load/vec4 v000001a96bacc170_0;
    %pad/s 42;
    %load/vec4 v000001a96bacc0d0_0;
    %pad/s 42;
    %sub;
    %mul;
    %store/vec4 v000001a96bacbf90_0, 0, 42;
    %load/vec4 v000001a96bacc170_0;
    %pad/s 42;
    %load/vec4 v000001a96bacb6d0_0;
    %pad/s 42;
    %load/vec4 v000001a96bacb9f0_0;
    %pad/s 42;
    %sub;
    %mul;
    %load/vec4 v000001a96bacbf90_0;
    %add;
    %store/vec4 v000001a96bacb450_0, 0, 42;
    %load/vec4 v000001a96bacc0d0_0;
    %pad/s 42;
    %load/vec4 v000001a96bacb6d0_0;
    %pad/s 42;
    %load/vec4 v000001a96bacb9f0_0;
    %pad/s 42;
    %add;
    %mul;
    %load/vec4 v000001a96bacbf90_0;
    %add;
    %store/vec4 v000001a96bacbc70_0, 0, 42;
    %load/vec4 v000001a96bacb450_0;
    %parti/s 24, 8, 5;
    %store/vec4 v000001a96bacb310_0, 0, 24;
    %load/vec4 v000001a96bacbc70_0;
    %parti/s 24, 8, 5;
    %store/vec4 v000001a96bacbe50_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96baccb70_0, 0, 1;
    %jmp T_20.5;
T_20.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a96baccb70_0, 0, 1;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001a96b953940;
T_21 ;
    %wait E_000001a96ba51510;
    %load/vec4 v000001a96bacd780_0;
    %addi 1, 0, 2;
    %store/vec4 v000001a96bacdb40_0, 0, 2;
    %load/vec4 v000001a96bace900_0;
    %store/vec4 v000001a96bace860_0, 0, 24;
    %load/vec4 v000001a96bace0e0_0;
    %store/vec4 v000001a96bacdd20_0, 0, 24;
    %load/vec4 v000001a96bacde60_0;
    %store/vec4 v000001a96bacdbe0_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001a96b953940;
T_22 ;
    %wait E_000001a96ba51910;
    %load/vec4 v000001a96bacdc80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001a96bace900_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001a96bace0e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a96bacd780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a96bacde60_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001a96bacd8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v000001a96bacdb40_0;
    %assign/vec4 v000001a96bacd780_0, 0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001a96bacdaa0_0;
    %add;
    %assign/vec4 v000001a96bace900_0, 0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001a96bace9a0_0;
    %add;
    %assign/vec4 v000001a96bace0e0_0, 0;
    %load/vec4 v000001a96bacd8c0_0;
    %assign/vec4 v000001a96bacde60_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v000001a96bacde60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v000001a96bacdb40_0;
    %assign/vec4 v000001a96bacd780_0, 0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001a96bacdaa0_0;
    %add;
    %assign/vec4 v000001a96bace900_0, 0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001a96bace9a0_0;
    %add;
    %assign/vec4 v000001a96bace0e0_0, 0;
    %load/vec4 v000001a96bacdbe0_0;
    %assign/vec4 v000001a96bacde60_0, 0;
T_22.4 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001a96ba600d0;
T_23 ;
    %wait E_000001a96ba51390;
    %load/vec4 v000001a96bad5490_0;
    %store/vec4 v000001a96bad3480_0, 0, 1;
    %load/vec4 v000001a96bad3020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000001a96bad57b0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v000001a96bad2bc0_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001a96bad57b0_0;
    %store/vec4 v000001a96bad2bc0_0, 0, 1;
T_23.1 ;
    %load/vec4 v000001a96bad3020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.4, 9;
    %load/vec4 v000001a96bad57b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a96bad3520_0, 0, 2;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v000001a96bad3020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.7, 9;
    %load/vec4 v000001a96bad57b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a96bad3520_0, 0, 2;
    %jmp T_23.6;
T_23.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a96bad3520_0, 0, 2;
T_23.6 ;
T_23.3 ;
    %load/vec4 v000001a96bad5490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v000001a96bad30c0_0;
    %addi 1, 0, 6;
    %store/vec4 v000001a96bad29e0_0, 0, 6;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v000001a96bad30c0_0;
    %store/vec4 v000001a96bad29e0_0, 0, 6;
T_23.9 ;
    %load/vec4 v000001a96bad3b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v000001a96bad5210_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a96bad4bd0, 4;
    %store/vec4 v000001a96bad3340_0, 0, 16;
    %load/vec4 v000001a96bad5210_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a96bad5990, 4;
    %store/vec4 v000001a96bad23a0_0, 0, 16;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v000001a96bad2f80_0;
    %store/vec4 v000001a96bad3340_0, 0, 16;
    %load/vec4 v000001a96bad3200_0;
    %store/vec4 v000001a96bad23a0_0, 0, 16;
T_23.11 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001a96ba600d0;
T_24 ;
    %wait E_000001a96ba51910;
    %load/vec4 v000001a96bad5ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001a96bad2800_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001a96bad21c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a96bad2120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a96bad57b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a96bad3020_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001a96bad30c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a96bad2da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a96bad24e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a96bad2f80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a96bad3200_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a96bad5210_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a96bad2ee0_0, 0, 32;
T_24.2 ;
    %load/vec4 v000001a96bad2ee0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v000001a96bad2ee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a96bad4bd0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v000001a96bad2ee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a96bad5990, 0, 4;
    %load/vec4 v000001a96bad2ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a96bad2ee0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001a96bad1fe0_0;
    %parti/s 1, 11, 5;
    %replicate 4;
    %load/vec4 v000001a96bad1fe0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001a96bad2800_0, 0;
    %load/vec4 v000001a96bad3160_0;
    %parti/s 1, 11, 5;
    %replicate 4;
    %load/vec4 v000001a96bad3160_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001a96bad21c0_0, 0;
    %load/vec4 v000001a96bad2260_0;
    %assign/vec4 v000001a96bad2120_0, 0;
    %load/vec4 v000001a96bad2bc0_0;
    %assign/vec4 v000001a96bad57b0_0, 0;
    %load/vec4 v000001a96bad3480_0;
    %assign/vec4 v000001a96bad3020_0, 0;
    %load/vec4 v000001a96bad29e0_0;
    %assign/vec4 v000001a96bad30c0_0, 0;
    %load/vec4 v000001a96bad3b60_0;
    %assign/vec4 v000001a96bad2da0_0, 0;
    %load/vec4 v000001a96bad3ca0_0;
    %assign/vec4 v000001a96bad24e0_0, 0;
    %load/vec4 v000001a96bad4c70_0;
    %assign/vec4 v000001a96bad5210_0, 0;
    %load/vec4 v000001a96bad3340_0;
    %assign/vec4 v000001a96bad2f80_0, 0;
    %load/vec4 v000001a96bad23a0_0;
    %assign/vec4 v000001a96bad3200_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a96bad2ee0_0, 0, 32;
T_24.4 ;
    %load/vec4 v000001a96bad2ee0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_24.5, 5;
    %ix/getv/s 4, v000001a96bad2ee0_0;
    %load/vec4a v000001a96bad5c10, 4;
    %ix/getv/s 3, v000001a96bad2ee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a96bad4bd0, 0, 4;
    %ix/getv/s 4, v000001a96bad2ee0_0;
    %load/vec4a v000001a96bad48b0, 4;
    %ix/getv/s 3, v000001a96bad2ee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a96bad5990, 0, 4;
    %load/vec4 v000001a96bad2ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a96bad2ee0_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001a96ba600d0;
T_25 ;
    %wait E_000001a96ba51b90;
    %load/vec4 v000001a96bad24e0_0;
    %store/vec4 v000001a96bad3ca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a96bad2ee0_0, 0, 32;
T_25.0 ;
    %load/vec4 v000001a96bad2ee0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_25.1, 5;
    %ix/getv/s 4, v000001a96bad2ee0_0;
    %load/vec4a v000001a96bad4bd0, 4;
    %ix/getv/s 4, v000001a96bad2ee0_0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %ix/getv/s 4, v000001a96bad2ee0_0;
    %load/vec4a v000001a96bad5990, 4;
    %ix/getv/s 4, v000001a96bad2ee0_0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %load/vec4 v000001a96bad2ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a96bad2ee0_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %load/vec4 v000001a96bad3ca0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96bad3b60_0, 0, 1;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v000001a96bad2da0_0;
    %store/vec4 v000001a96bad3b60_0, 0, 1;
T_25.3 ;
    %load/vec4 v000001a96bad24e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_25.4, 4;
    %load/vec4 v000001a96bad4c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_25.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_25.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_25.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_25.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_25.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_25.17, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_25.18, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_25.19, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_25.20, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_25.21, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_25.22, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_25.23, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_25.24, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_25.25, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_25.26, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_25.27, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_25.28, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_25.29, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_25.30, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_25.31, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_25.32, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_25.33, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_25.34, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_25.35, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_25.36, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_25.37, 6;
    %jmp T_25.38;
T_25.6 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.7 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.8 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.9 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.10 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.11 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.12 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.13 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.14 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.15 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.16 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.17 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.18 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.19 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.20 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.21 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.22 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.23 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.24 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.25 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.26 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.27 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.28 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.29 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.30 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.31 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.32 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.33 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.34 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.35 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.36 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %jmp T_25.38;
T_25.37 ;
    %load/vec4 v000001a96bad3c00_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad5c10, 4, 0;
    %load/vec4 v000001a96bad35c0_0;
    %parti/s 16, 8, 5;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a96bad48b0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96bad3ca0_0, 0, 1;
    %jmp T_25.38;
T_25.38 ;
    %pop/vec4 1;
T_25.4 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001a96ba62480;
T_26 ;
    %delay 500, 0;
    %load/vec4 v000001a96bad43b0_0;
    %inv;
    %store/vec4 v000001a96bad43b0_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_000001a96ba62480;
T_27 ;
    %vpi_call 2 32 "$dumpfile", "FFT.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_27;
    .scope S_000001a96ba62480;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a96bad43b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96bad75b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a96bad87d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a96bad8870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a96bad78d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a96bad8cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a96bad73d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a96bad7f10_0, 0, 32;
T_28.0 ;
    %load/vec4 v000001a96bad7f10_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a96bad8870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a96bad78d0_0, 0, 32;
    %load/vec4 v000001a96bad7f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %vpi_call 2 73 "$display", "Wrong dataset!? How could this happen?" {0 0 0};
    %vpi_call 2 74 "$finish" {0 0 0};
    %jmp T_28.8;
T_28.2 ;
    %vpi_func 2 53 "$fopen" 32, "IN_real_pattern01.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4b30_0, 0, 32;
    %vpi_func 2 54 "$fopen" 32, "IN_imag_pattern01.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4a90_0, 0, 32;
    %jmp T_28.8;
T_28.3 ;
    %vpi_func 2 57 "$fopen" 32, "IN_real_pattern02.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4b30_0, 0, 32;
    %vpi_func 2 58 "$fopen" 32, "IN_imag_pattern02.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4a90_0, 0, 32;
    %jmp T_28.8;
T_28.4 ;
    %vpi_func 2 61 "$fopen" 32, "IN_real_pattern03.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4b30_0, 0, 32;
    %vpi_func 2 62 "$fopen" 32, "IN_imag_pattern03.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4a90_0, 0, 32;
    %jmp T_28.8;
T_28.5 ;
    %vpi_func 2 65 "$fopen" 32, "IN_real_pattern04.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4b30_0, 0, 32;
    %vpi_func 2 66 "$fopen" 32, "IN_imag_pattern04.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4a90_0, 0, 32;
    %jmp T_28.8;
T_28.6 ;
    %vpi_func 2 69 "$fopen" 32, "IN_real_pattern05.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4b30_0, 0, 32;
    %vpi_func 2 70 "$fopen" 32, "IN_imag_pattern05.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4a90_0, 0, 32;
    %jmp T_28.8;
T_28.8 ;
    %pop/vec4 1;
    %wait E_000001a96ba50c50;
    %wait E_000001a96ba50c50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a96bad75b0_0, 0, 1;
    %wait E_000001a96ba50c50;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96bad75b0_0, 0, 1;
    %wait E_000001a96ba50c50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a96bad7010_0, 0, 32;
T_28.9 ;
    %load/vec4 v000001a96bad7010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_28.10, 5;
    %wait E_000001a96ba50c50;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a96bad87d0_0, 0, 1;
    %vpi_func 2 88 "$fscanf" 32, v000001a96bad4b30_0, "%d", v000001a96bad44f0_0 {0 0 0};
    %store/vec4 v000001a96bad7290_0, 0, 32;
    %vpi_func 2 89 "$fscanf" 32, v000001a96bad4a90_0, "%d", v000001a96bad4450_0 {0 0 0};
    %store/vec4 v000001a96bad7ab0_0, 0, 32;
    %load/vec4 v000001a96bad7010_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a96bad7010_0, 0, 32;
    %jmp T_28.9;
T_28.10 ;
    %wait E_000001a96ba50c50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a96bad87d0_0, 0, 1;
    %vpi_call 2 95 "$fclose", v000001a96bad4b30_0 {0 0 0};
    %vpi_call 2 96 "$fclose", v000001a96bad4a90_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a96bad8cd0_0, 0, 32;
T_28.11 ;
    %load/vec4 v000001a96bad8050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_28.12, 8;
    %wait E_000001a96ba50c50;
    %load/vec4 v000001a96bad8cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a96bad8cd0_0, 0, 32;
    %load/vec4 v000001a96bad8cd0_0;
    %cmpi/s 68, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_28.13, 5;
    %vpi_call 2 102 "$display", "Latency too long (> %0d cycles)", P_000001a96ba6ce28 {0 0 0};
    %vpi_call 2 103 "$finish" {0 0 0};
T_28.13 ;
    %jmp T_28.11;
T_28.12 ;
    %load/vec4 v000001a96bad7f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_28.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_28.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_28.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_28.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_28.19, 6;
    %vpi_call 2 130 "$display", "Wrong dataset!? No Way!" {0 0 0};
    %vpi_call 2 131 "$finish" {0 0 0};
    %jmp T_28.21;
T_28.15 ;
    %vpi_func 2 110 "$fopen" 32, "OUT_real_16_pattern01.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4b30_0, 0, 32;
    %vpi_func 2 111 "$fopen" 32, "OUT_imag_16_pattern01.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4a90_0, 0, 32;
    %jmp T_28.21;
T_28.16 ;
    %vpi_func 2 114 "$fopen" 32, "OUT_real_16_pattern02.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4b30_0, 0, 32;
    %vpi_func 2 115 "$fopen" 32, "OUT_imag_16_pattern02.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4a90_0, 0, 32;
    %jmp T_28.21;
T_28.17 ;
    %vpi_func 2 118 "$fopen" 32, "OUT_real_16_pattern03.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4b30_0, 0, 32;
    %vpi_func 2 119 "$fopen" 32, "OUT_imag_16_pattern03.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4a90_0, 0, 32;
    %jmp T_28.21;
T_28.18 ;
    %vpi_func 2 122 "$fopen" 32, "OUT_real_16_pattern04.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4b30_0, 0, 32;
    %vpi_func 2 123 "$fopen" 32, "OUT_imag_16_pattern04.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4a90_0, 0, 32;
    %jmp T_28.21;
T_28.19 ;
    %vpi_func 2 126 "$fopen" 32, "OUT_real_16_pattern05.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4b30_0, 0, 32;
    %vpi_func 2 127 "$fopen" 32, "OUT_imag_16_pattern05.txt", "r" {0 0 0};
    %store/vec4 v000001a96bad4a90_0, 0, 32;
    %jmp T_28.21;
T_28.21 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a96bad7010_0, 0, 32;
T_28.22 ;
    %load/vec4 v000001a96bad7010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_28.23, 5;
T_28.24 ;
    %load/vec4 v000001a96bad8050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_28.25, 8;
    %wait E_000001a96ba50c50;
    %load/vec4 v000001a96bad8cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a96bad8cd0_0, 0, 32;
    %load/vec4 v000001a96bad8cd0_0;
    %cmpi/s 68, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_28.26, 5;
    %vpi_call 2 140 "$display", "Total latency too long (> %0d cycles)", P_000001a96ba6ce28 {0 0 0};
    %vpi_call 2 141 "$finish" {0 0 0};
T_28.26 ;
    %jmp T_28.24;
T_28.25 ;
    %vpi_func 2 145 "$fscanf" 32, v000001a96bad4b30_0, "%d", v000001a96bad76f0_0 {0 0 0};
    %store/vec4 v000001a96bad7290_0, 0, 32;
    %vpi_func 2 146 "$fscanf" 32, v000001a96bad4a90_0, "%d", v000001a96bad7fb0_0 {0 0 0};
    %store/vec4 v000001a96bad7ab0_0, 0, 32;
    %load/vec4 v000001a96bad76f0_0;
    %pad/s 32;
    %store/vec4 v000001a96bad7150_0, 0, 32;
    %load/vec4 v000001a96bad8870_0;
    %load/vec4 v000001a96bad7150_0;
    %load/vec4 v000001a96bad7150_0;
    %mul;
    %add;
    %store/vec4 v000001a96bad8870_0, 0, 32;
    %load/vec4 v000001a96bad7fb0_0;
    %pad/s 32;
    %store/vec4 v000001a96bad7150_0, 0, 32;
    %load/vec4 v000001a96bad8870_0;
    %load/vec4 v000001a96bad7150_0;
    %load/vec4 v000001a96bad7150_0;
    %mul;
    %add;
    %store/vec4 v000001a96bad8870_0, 0, 32;
    %load/vec4 v000001a96bad76f0_0;
    %pad/s 32;
    %load/vec4 v000001a96bad52b0_0;
    %pad/s 32;
    %sub;
    %store/vec4 v000001a96bad7dd0_0, 0, 32;
    %load/vec4 v000001a96bad78d0_0;
    %load/vec4 v000001a96bad7dd0_0;
    %load/vec4 v000001a96bad7dd0_0;
    %mul;
    %add;
    %store/vec4 v000001a96bad78d0_0, 0, 32;
    %load/vec4 v000001a96bad7fb0_0;
    %pad/s 32;
    %load/vec4 v000001a96bad4590_0;
    %pad/s 32;
    %sub;
    %store/vec4 v000001a96bad7dd0_0, 0, 32;
    %load/vec4 v000001a96bad78d0_0;
    %load/vec4 v000001a96bad7dd0_0;
    %load/vec4 v000001a96bad7dd0_0;
    %mul;
    %add;
    %store/vec4 v000001a96bad78d0_0, 0, 32;
    %wait E_000001a96ba50c50;
    %load/vec4 v000001a96bad7010_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a96bad7010_0, 0, 32;
    %jmp T_28.22;
T_28.23 ;
    %load/vec4 v000001a96bad78d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.28, 4;
    %vpi_call 2 162 "$display", " ---------- SNR = infinity" {0 0 0};
    %load/vec4 v000001a96bad7f10_0;
    %addi 1, 0, 32;
    %vpi_call 2 163 "$display", " ---------- dataset %2d pass!!\012", S<0,vec4,s32> {1 0 0};
    %jmp T_28.29;
T_28.28 ;
    %load/vec4 v000001a96bad8870_0;
    %load/vec4 v000001a96bad78d0_0;
    %div;
    %store/vec4 v000001a96bad4310_0, 0, 32;
    %vpi_func/r 2 168 "$log10", v000001a96bad4310_0 {0 0 0};
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %vpi_call 2 168 "$display", " ---------- SNR = %2.2f", W<0,r> {0 1 0};
    %load/vec4 v000001a96bad4310_0;
    %cmpi/s 10000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_28.30, 5;
    %load/vec4 v000001a96bad7f10_0;
    %addi 1, 0, 32;
    %vpi_call 2 170 "$display", " ---------- dataset %2d passed!!\012", S<0,vec4,s32> {1 0 0};
    %jmp T_28.31;
T_28.30 ;
    %load/vec4 v000001a96bad7f10_0;
    %addi 1, 0, 32;
    %vpi_call 2 172 "$display", " ---------- dataset %2d failed!! Bye\012", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 173 "$finish" {0 0 0};
T_28.31 ;
T_28.29 ;
    %vpi_call 2 177 "$fclose", v000001a96bad4b30_0 {0 0 0};
    %vpi_call 2 178 "$fclose", v000001a96bad4a90_0 {0 0 0};
    %load/vec4 v000001a96bad73d0_0;
    %load/vec4 v000001a96bad8cd0_0;
    %add;
    %store/vec4 v000001a96bad73d0_0, 0, 32;
    %load/vec4 v000001a96bad7f10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a96bad7f10_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %vpi_call 2 184 "$display", "\033[1;33m********************************\033[m" {0 0 0};
    %vpi_call 2 185 "$display", "\033[1;33mWell Done \033[m" {0 0 0};
    %vpi_call 2 186 "$display", "\033[1;33m********************************\033[m" {0 0 0};
    %vpi_call 2 187 "$display", "\033[1;32m********************************\033[m" {0 0 0};
    %vpi_call 2 188 "$display", "\033[1;32m********************************\033[m" {0 0 0};
    %vpi_call 2 189 "$display", "Clk period = %2.2f ns", P_000001a96ba6cdb8 {0 0 0};
    %load/vec4 v000001a96bad73d0_0;
    %pushi/vec4 5, 0, 32;
    %div/s;
    %vpi_call 2 190 "$display", "Average latency = %2.2f cycles", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 191 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "tb.v";
    "fft.v";
    "./radix2.v";
    "./ROM_16.v";
    "./ROM_2.v";
    "./ROM_4.v";
    "./ROM_8.v";
    "./shift_1.v";
    "./shift_16.v";
    "./shift_2.v";
    "./shift_4.v";
    "./shift_8.v";
