module reg_256x32b_3r_1w
  (
   rd0_data, rd1_data, rd2_data,
   clk, rd0_addr, rd1_addr, rd2_addr, wr0_addr, wr0_en, wr0_data
   );