[SCL] 11/24/2024 19:21:46 PID:8340 Client:sfalvsd Authorization failed Synopsys-Release 2022.03
[SCL] 11/24/2024 19:21:47 PID:8340 Client:sfalvsd Server:2021@3.7.156.91 Authorization succeeded Design-Compiler 2022.03
[SCL] 11/24/2024 19:21:47 Checking status for feature Design-Compiler
[SCL] 11/24/2024 19:21:47 PID:8340 Client:sfalvsd Server:2021@3.7.156.91 Checkout succeeded Design-Compiler 2022.03
[SCL] 11/24/2024 19:21:47 PID:8340 Client:sfalvsd Authorization failed Synopsys 2022.03
[SCL] 11/24/2024 19:21:48 PID:8340 Client:sfalvsd Authorization failed DC-Debug 2022.03
[SCL] 11/24/2024 19:21:48 PID:8340 Client:sfalvsd Authorization failed DC-NXT-DPX-Beta 2022.03

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version T-2022.03-SP5-6 for linux64 - Sep 20, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
[SCL] 11/24/2024 19:21:48 PID:8340 Client:sfalvsd Server:2021@3.7.156.91 Authorization succeeded DC-Expert 2022.03
Initializing gui preferences from file  /home/yatharth/.synopsys_dc_gui/preferences.tcl
# Define the target and link libraries
set target_library "/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db"
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
# Specify the input Verilog directory and output paths
set verilog_folder "/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl"
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl
set verilog_folder_wrapper "/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180"
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180
set output_file "/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/out/synth/output_file.v"
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/out/synth/output_file.v
set report_file "/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/out/synth/qor_report.rpt"
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/out/synth/qor_report.rpt
# Define the top-level module name
set top_module "caravel" ;
caravel
# Load the target and link libraries
set_app_var target_library $target_library
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
set_app_var link_library "* $target_library"
* /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
# Define the include directories
set search_path [list \
    "/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero" \
    $verilog_folder_wrapper
]
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180
read_file {/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl} \
-autoread -format verilog -top $top_module
== READ_FILE autoread for top design 'caravel' ==

Starting READ_FILE autoread mode...
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl'. (AUTOREAD-105)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM128.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM256.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/buff_flash_clkrst.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_clocking.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_logo.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_motto.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_netlists.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_openframe.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_power_routing.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/chip_io.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/clock_div.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/constant_block.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/copyright_block.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/copyright_block_a.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/defines.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/digital_pll.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/digital_pll_controller.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/dummy_scl180_conb_1.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/empty_macro.v'.  (AUTOREAD-100)
Information: Source files_list_with_gate_level.txt ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_control_block.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_defaults_block.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_logic_high.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_signal_buffering.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_signal_buffering_alt.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping_spi.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/ibex_all.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/manual_power_connections.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core_wrapper.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_protect.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_protect_hv.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj2_logic_high.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_io.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_logic_high.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/open_source.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/pads.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/picorv32.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/ring_osc2x13.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/scl180_macro_sparecell.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/simple_por.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/spare_logic_block.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/spiflash.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_defines.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_id_programming.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_id_textblock.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/xres_buf.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/primitives.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v'.  (AUTOREAD-100)
Information: Recursion disabled for directory /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/temp. (AUTOREAD-104)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_io_buffer.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/__user_project_gpio_example.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/__openframe_project_wrapper.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/pc3d01_wrapper.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d21.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/pt3b02_wrapper.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/pc3b03ed_wrapper.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v'.  (AUTOREAD-100)
Information: Scanning file { buff_flash_clkrst.v }. (AUTOREAD-303)
[SCL] 11/24/2024 19:21:49 Checking status for feature HDL-Compiler
[SCL] 11/24/2024 19:21:49 PID:8340 Client:sfalvsd Server:2021@3.7.156.91 Checkout succeeded HDL-Compiler 2022.03
Information: Scanning file { caravel.v }. (AUTOREAD-303)
Information: Scanning file { caravel_clocking.v }. (AUTOREAD-303)
Information: Scanning file { caravel_openframe.v }. (AUTOREAD-303)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_openframe.v:93: error at or near 'OPENFRAME_IO_PADS' prevents file scanning. (AUTOREAD-304)
Information: Scanning file { caravel_power_routing.v }. (AUTOREAD-303)
Information: Scanning file { chip_io.v }. (AUTOREAD-303)
Information: Scanning file { clock_div.v }. (AUTOREAD-303)
Information: Scanning file { constant_block.v }. (AUTOREAD-303)
Information: Scanning file { copyright_block_a.v }. (AUTOREAD-303)
Information: Scanning file { digital_pll.v }. (AUTOREAD-303)
Information: Scanning file { gpio_control_block.v }. (AUTOREAD-303)
Information: Scanning file { gpio_defaults_block.v }. (AUTOREAD-303)
Information: Scanning file { gpio_logic_high.v }. (AUTOREAD-303)
Information: Scanning file { gpio_signal_buffering.v }. (AUTOREAD-303)
Information: Scanning file { gpio_signal_buffering_alt.v }. (AUTOREAD-303)
Information: Scanning file { housekeeping.v }. (AUTOREAD-303)
Information: Scanning file { housekeeping_spi.v }. (AUTOREAD-303)
Information: Scanning file { ibex_all.v }. (AUTOREAD-303)
Information: Scanning file { mgmt_core_wrapper.v }. (AUTOREAD-303)
Information: Scanning file { mgmt_protect.v }. (AUTOREAD-303)
Information: Scanning file { mgmt_protect_hv.v }. (AUTOREAD-303)
Information: Scanning file { mprj2_logic_high.v }. (AUTOREAD-303)
Information: Scanning file { mprj_io.v }. (AUTOREAD-303)
Information: Scanning file { mprj_logic_high.v }. (AUTOREAD-303)
Information: Scanning file { pads.v }. (AUTOREAD-303)
Information: Scanning file { picorv32.v }. (AUTOREAD-303)
Information: Scanning file { simple_por.v }. (AUTOREAD-303)
Information: Scanning file { spare_logic_block.v }. (AUTOREAD-303)
Information: Scanning file { spiflash.v }. (AUTOREAD-303)
Information: Scanning file { user_id_programming.v }. (AUTOREAD-303)
Information: Scanning file { xres_buf.v }. (AUTOREAD-303)
Information: Scanning file { primitives.v }. (AUTOREAD-303)
Information: Scanning file { sky130_fd_sc_hvl.v }. (AUTOREAD-303)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:4986: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:4987: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:4988: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:5340: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:5341: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:5342: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:5714: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:5715: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:5716: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:6068: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:6069: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:6070: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:6413: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:6414: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:6739: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:6740: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:7687: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:7688: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:7689: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:8014: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:8015: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19054: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19055: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19056: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19057: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19058: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19059: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19060: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19461: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19462: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19463: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19464: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19465: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19466: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19467: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19888: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19889: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19890: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19891: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19892: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19893: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19894: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20295: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20296: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20297: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20298: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20299: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20300: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20301: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20688: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20689: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20690: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20691: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20692: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20693: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21062: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21063: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21064: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21065: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21066: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21067: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21814: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21815: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21816: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21817: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21818: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21819: error at or near ',' prevents file scanning. (AUTOREAD-304)
Information: Scanning file { __user_project_gpio_example.v }. (AUTOREAD-303)
Information: Scanning file { __openframe_project_wrapper.v }. (AUTOREAD-303)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/__openframe_project_wrapper.v:64: error at or near 'OPENFRAME_IO_PADS' prevents file scanning. (AUTOREAD-304)
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/defines.v
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/clock_div.v
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_clocking.v
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/dummy_scl180_conb_1.v
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_protect_hv.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_protect_hv.v:68: the undeclared symbol 'vdda2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_protect_hv.v:69: the undeclared symbol 'vssa2' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj2_logic_high.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj2_logic_high.v:25: the undeclared symbol 'vccd2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj2_logic_high.v:26: the undeclared symbol 'vssd2' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_logic_high.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_logic_high.v:25: the undeclared symbol 'vccd1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_logic_high.v:26: the undeclared symbol 'vssd1' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_protect.v
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v:749: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v:750: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM128.v
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM256.v
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM256.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM128.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v:749: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v:750: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:93: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:94: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:96: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:97: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:98: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:99: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:102: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:104: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:106: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:129: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:130: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:131: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:132: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:133: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:134: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:135: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:139: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:140: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:141: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:142: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:145: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:149: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:153: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:154: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:155: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:156: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:157: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:158: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:159: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:160: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:161: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:162: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:163: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:165: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:168: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:170: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:171: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:175: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:179: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:180: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:182: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:183: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:184: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:191: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:195: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:198: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:206: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:210: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:213: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:215: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:217: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:218: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:221: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:230: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:231: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:239: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:240: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:241: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:242: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:243: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:244: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:247: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:249: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:250: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:252: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:253: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:254: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:255: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:256: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:257: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:258: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:259: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:260: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:261: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:275: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:276: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:278: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:279: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:280: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:281: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:282: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:283: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:285: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:291: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:295: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:299: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:300: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:301: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:302: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:303: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:305: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:306: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:307: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:309: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:310: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:352: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:353: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:357: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:358: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:359: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:361: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:365: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:367: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:370: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:376: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:378: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:379: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:380: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:381: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:382: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:383: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:389: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:391: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:392: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:393: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:423: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:424: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:426: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:431: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:433: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:434: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:438: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:439: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:440: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:443: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:446: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:447: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:449: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:450: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:451: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:452: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:453: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:454: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:455: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:456: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:459: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:460: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:461: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:462: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:463: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:474: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:475: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:476: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:487: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:488: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:489: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:491: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:495: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:496: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:497: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:498: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:499: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:500: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:502: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:503: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:504: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:505: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:506: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:507: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:508: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:509: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:511: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:512: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:514: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:518: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:521: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:524: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:526: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:527: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:529: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:531: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:532: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:535: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:537: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:540: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:542: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:543: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:546: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:547: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:550: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:553: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:566: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:567: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:575: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:582: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:583: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:584: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:585: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:586: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:612: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:619: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:620: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:621: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:622: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:623: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:638: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:639: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:640: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:641: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:643: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:644: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:645: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:646: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:647: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:648: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:649: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:650: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:651: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:652: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:653: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:654: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:655: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:656: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:658: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:663: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:664: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:666: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:667: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:668: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:670: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:671: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:672: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:673: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:674: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:675: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:676: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:680: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:681: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:682: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:683: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:684: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:685: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:687: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:688: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:689: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:690: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:691: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:692: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:693: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:694: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:695: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:696: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:699: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:700: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:701: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:702: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:703: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:704: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:705: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:706: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:708: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:709: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:710: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:711: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:712: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:713: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:714: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:717: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:718: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:719: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:720: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:721: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:723: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:725: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:726: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:727: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:728: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:731: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:732: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:733: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:734: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:735: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:737: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:739: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:740: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:741: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:742: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:745: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:746: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:747: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:748: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:749: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:751: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:753: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:754: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:755: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:756: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:759: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:760: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:761: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:762: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:763: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:765: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:767: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:768: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:769: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:770: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:773: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:774: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:775: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:776: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:777: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:779: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:781: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:782: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:783: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:784: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:787: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:788: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:789: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:790: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:791: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:793: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:795: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:796: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:797: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:798: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:799: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:800: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:801: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:802: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:804: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:805: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:807: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:808: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:809: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:810: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:811: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:812: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:814: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:822: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:831: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:835: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:837: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:838: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:839: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:840: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:842: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:843: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:844: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:846: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:847: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:848: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:849: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:850: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:851: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:852: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:853: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:854: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:855: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:856: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:857: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:858: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:859: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:860: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:861: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:862: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:863: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:864: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:865: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:866: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:867: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:868: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:869: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:870: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:871: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:872: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:873: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:874: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:875: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:876: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:877: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:878: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:879: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:880: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:881: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:882: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:883: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:884: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:885: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:886: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:887: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:888: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:889: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:890: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:891: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:892: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:893: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:894: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:895: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:896: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:897: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:898: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:899: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:903: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:907: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:908: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:910: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:911: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:915: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:919: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:920: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:922: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:923: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:927: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:931: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:932: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:934: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:935: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:939: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:943: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:944: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:946: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:947: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:951: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:955: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:956: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:958: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:959: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:963: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:967: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:968: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:970: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:971: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:972: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:973: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:974: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:978: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:982: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:986: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:989: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:993: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:999: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1000: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1001: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1002: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1005: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1009: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1010: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1012: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1014: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1016: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1018: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1020: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1026: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1027: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1029: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1035: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1036: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1038: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1044: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1045: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1047: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1049: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1051: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1053: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1055: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1057: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1059: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1065: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1066: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1068: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1074: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1075: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1077: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1079: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1081: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1083: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1085: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1087: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1089: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1091: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1093: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1095: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1097: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1103: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1104: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1106: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1108: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1110: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1112: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1114: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1116: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1118: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1120: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1122: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1124: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1126: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1128: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1130: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1132: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1134: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1136: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1138: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1140: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1142: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1144: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1146: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1148: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1150: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1152: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1154: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1156: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1158: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1160: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1162: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1164: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1166: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1172: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1173: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1175: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1181: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1182: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1184: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1190: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1191: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1193: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1195: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1197: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1199: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1201: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1203: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1205: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1207: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1209: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1211: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1213: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1215: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1217: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1223: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1224: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1226: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1228: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1230: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1232: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1234: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1236: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1238: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1240: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1242: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1244: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1246: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1248: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1250: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1252: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1254: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1260: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1261: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1263: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1265: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1267: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1269: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1271: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1273: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1275: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1277: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1279: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1281: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1283: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1285: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1287: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1293: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1294: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1296: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1302: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1303: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1305: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1307: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1309: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1311: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1313: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1315: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1317: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1319: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1321: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1323: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1325: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1331: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1332: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1334: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1336: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1338: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1340: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1342: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1344: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1346: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1348: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1350: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1352: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1354: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1360: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1361: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1363: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1365: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1367: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1369: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1371: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1373: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1375: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1377: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1379: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1381: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1383: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1389: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1390: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1392: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1394: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1396: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1398: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1400: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1402: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1404: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1406: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1408: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1410: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1412: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1418: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1419: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1421: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1423: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1425: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1427: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1429: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1431: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1433: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1435: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1437: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1439: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1441: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1447: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1448: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1450: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1452: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1454: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1456: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1458: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1460: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1462: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1464: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1466: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1468: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1470: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1476: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1477: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1479: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1486: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1487: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1488: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1489: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1490: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1491: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1492: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1493: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1494: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1495: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1496: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1501: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1502: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1503: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1504: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1505: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1506: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1507: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1508: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1509: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1510: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1511: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1512: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1513: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1514: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1515: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1516: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1517: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1518: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1519: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1520: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1521: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1522: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1523: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1524: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1525: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1526: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1527: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1528: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1529: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1530: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1531: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1532: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1533: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1534: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1535: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1536: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1537: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1538: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1539: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1540: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1541: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1542: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1543: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1544: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1545: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1546: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1547: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1548: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1549: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1550: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1551: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1552: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1553: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1554: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1555: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1556: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1557: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1558: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1559: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1560: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1561: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1562: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1563: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1564: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1565: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1566: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1567: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1568: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1569: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1570: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1571: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1572: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1573: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1574: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1575: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1576: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1577: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1578: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1579: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1580: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1581: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1582: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1583: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1584: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1585: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1586: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1587: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1588: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1589: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1590: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1591: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1592: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1593: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1594: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1595: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1596: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1597: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1598: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1599: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1600: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1601: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1602: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1603: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1604: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1605: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1606: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1607: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1608: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1609: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1610: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1611: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1612: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1613: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1614: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1615: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1616: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1617: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1618: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1619: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1620: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1621: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1622: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1623: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1624: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1625: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1626: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1627: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1628: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1629: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1630: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1631: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1632: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1633: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1634: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1635: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1636: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1637: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1638: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1639: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1640: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1641: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1642: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1643: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1644: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1645: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1646: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1647: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1648: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1649: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1650: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1651: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1652: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1653: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1654: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1655: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1656: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1657: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1658: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1659: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1660: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1661: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1662: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1663: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1664: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1665: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1666: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1667: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1668: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1669: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1670: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1671: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1672: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1673: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1674: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1675: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1676: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1677: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1678: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1679: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1680: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1681: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1682: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1683: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1684: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1685: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1686: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1687: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1688: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1689: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1690: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1691: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1692: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1693: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1694: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1695: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1696: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1697: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1698: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1699: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1700: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1701: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1702: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1703: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1704: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1705: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1706: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1707: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1708: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1709: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1710: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1711: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1712: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1713: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1714: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1715: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1716: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1717: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1718: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1719: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1720: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1721: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1722: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1723: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1724: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1725: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1726: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1727: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1728: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1729: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1730: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1731: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1732: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1733: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1734: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1735: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1736: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1737: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1738: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1739: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1740: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1741: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1742: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1743: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1744: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1745: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1746: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1747: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1748: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1749: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1750: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1751: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1752: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1753: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1754: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1755: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1756: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1757: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1758: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1759: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1760: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1761: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1762: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1763: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1764: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1765: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1766: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1767: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1768: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1769: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1770: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1771: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1772: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1773: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1774: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core_wrapper.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM256.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM128.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v:749: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v:750: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:93: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:94: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:96: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:97: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:98: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:99: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:102: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:104: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:106: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:129: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:130: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:131: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:132: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:133: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:134: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:135: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:139: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:140: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:141: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:142: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:145: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:149: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:153: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:154: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:155: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:156: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:157: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:158: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:159: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:160: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:161: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:162: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:163: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:165: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:168: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:170: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:171: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:175: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:179: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:180: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:182: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:183: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:184: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:191: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:195: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:198: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:206: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:210: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:213: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:215: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:217: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:218: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:221: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:230: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:231: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:239: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:240: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:241: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:242: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:243: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:244: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:247: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:249: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:250: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:252: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:253: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:254: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:255: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:256: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:257: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:258: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:259: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:260: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:261: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:275: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:276: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:278: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:279: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:280: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:281: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:282: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:283: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:285: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:291: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:295: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:299: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:300: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:301: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:302: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:303: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:305: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:306: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:307: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:309: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:310: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:352: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:353: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:357: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:358: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:359: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:361: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:365: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:367: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:370: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:376: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:378: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:379: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:380: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:381: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:382: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:383: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:389: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:391: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:392: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:393: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:423: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:424: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:426: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:431: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:433: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:434: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:438: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:439: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:440: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:443: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:446: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:447: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:449: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:450: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:451: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:452: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:453: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:454: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:455: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:456: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:459: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:460: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:461: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:462: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:463: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:474: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:475: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:476: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:487: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:488: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:489: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:491: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:495: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:496: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:497: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:498: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:499: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:500: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:502: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:503: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:504: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:505: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:506: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:507: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:508: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:509: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:511: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:512: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:514: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:518: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:521: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:524: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:526: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:527: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:529: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:531: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:532: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:535: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:537: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:540: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:542: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:543: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:546: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:547: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:550: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:553: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:566: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:567: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:575: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:582: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:583: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:584: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:585: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:586: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:612: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:619: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:620: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:621: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:622: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:623: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:638: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:639: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:640: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:641: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:643: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:644: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:645: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:646: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:647: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:648: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:649: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:650: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:651: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:652: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:653: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:654: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:655: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:656: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:658: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:663: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:664: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:666: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:667: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:668: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:670: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:671: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:672: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:673: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:674: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:675: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:676: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:680: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:681: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:682: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:683: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:684: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:685: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:687: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:688: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:689: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:690: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:691: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:692: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:693: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:694: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:695: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:696: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:699: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:700: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:701: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:702: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:703: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:704: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:705: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:706: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:708: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:709: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:710: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:711: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:712: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:713: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:714: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:717: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:718: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:719: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:720: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:721: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:723: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:725: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:726: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:727: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:728: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:731: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:732: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:733: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:734: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:735: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:737: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:739: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:740: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:741: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:742: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:745: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:746: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:747: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:748: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:749: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:751: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:753: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:754: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:755: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:756: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:759: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:760: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:761: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:762: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:763: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:765: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:767: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:768: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:769: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:770: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:773: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:774: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:775: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:776: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:777: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:779: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:781: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:782: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:783: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:784: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:787: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:788: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:789: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:790: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:791: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:793: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:795: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:796: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:797: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:798: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:799: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:800: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:801: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:802: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:804: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:805: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:807: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:808: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:809: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:810: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:811: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:812: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:814: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:822: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:831: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:835: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:837: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:838: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:839: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:840: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:842: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:843: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:844: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:846: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:847: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:848: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:849: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:850: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:851: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:852: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:853: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:854: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:855: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:856: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:857: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:858: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:859: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:860: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:861: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:862: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:863: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:864: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:865: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:866: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:867: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:868: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:869: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:870: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:871: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:872: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:873: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:874: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:875: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:876: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:877: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:878: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:879: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:880: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:881: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:882: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:883: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:884: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:885: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:886: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:887: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:888: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:889: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:890: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:891: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:892: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:893: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:894: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:895: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:896: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:897: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:898: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:899: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:903: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:907: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:908: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:910: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:911: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:915: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:919: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:920: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:922: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:923: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:927: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:931: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:932: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:934: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:935: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:939: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:943: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:944: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:946: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:947: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:951: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:955: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:956: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:958: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:959: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:963: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:967: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:968: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:970: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:971: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:972: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:973: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:974: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:978: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:982: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:986: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:989: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:993: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:999: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1000: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1001: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1002: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1005: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1009: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1010: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1012: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1014: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1016: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1018: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1020: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1026: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1027: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1029: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1035: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1036: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1038: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1044: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1045: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1047: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1049: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1051: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1053: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1055: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1057: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1059: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1065: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1066: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1068: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1074: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1075: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1077: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1079: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1081: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1083: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1085: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1087: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1089: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1091: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1093: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1095: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1097: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1103: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1104: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1106: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1108: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1110: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1112: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1114: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1116: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1118: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1120: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1122: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1124: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1126: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1128: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1130: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1132: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1134: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1136: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1138: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1140: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1142: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1144: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1146: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1148: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1150: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1152: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1154: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1156: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1158: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1160: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1162: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1164: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1166: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1172: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1173: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1175: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1181: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1182: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1184: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1190: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1191: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1193: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1195: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1197: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1199: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1201: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1203: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1205: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1207: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1209: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1211: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1213: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1215: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1217: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1223: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1224: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1226: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1228: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1230: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1232: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1234: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1236: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1238: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1240: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1242: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1244: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1246: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1248: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1250: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1252: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1254: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1260: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1261: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1263: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1265: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1267: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1269: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1271: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1273: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1275: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1277: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1279: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1281: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1283: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1285: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1287: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1293: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1294: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1296: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1302: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1303: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1305: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1307: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1309: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1311: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1313: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1315: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1317: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1319: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1321: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1323: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1325: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1331: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1332: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1334: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1336: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1338: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1340: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1342: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1344: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1346: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1348: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1350: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1352: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1354: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1360: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1361: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1363: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1365: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1367: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1369: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1371: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1373: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1375: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1377: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1379: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1381: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1383: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1389: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1390: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1392: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1394: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1396: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1398: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1400: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1402: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1404: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1406: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1408: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1410: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1412: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1418: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1419: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1421: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1423: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1425: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1427: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1429: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1431: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1433: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1435: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1437: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1439: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1441: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1447: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1448: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1450: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1452: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1454: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1456: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1458: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1460: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1462: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1464: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1466: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1468: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1470: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1476: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1477: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1479: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1486: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1487: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1488: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1489: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1490: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1491: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1492: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1493: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1494: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1495: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1496: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1501: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1502: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1503: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1504: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1505: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1506: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1507: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1508: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1509: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1510: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1511: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1512: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1513: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1514: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1515: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1516: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1517: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1518: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1519: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1520: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1521: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1522: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1523: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1524: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1525: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1526: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1527: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1528: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1529: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1530: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1531: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1532: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1533: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1534: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1535: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1536: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1537: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1538: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1539: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1540: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1541: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1542: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1543: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1544: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1545: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1546: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1547: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1548: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1549: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1550: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1551: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1552: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1553: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1554: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1555: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1556: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1557: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1558: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1559: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1560: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1561: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1562: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1563: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1564: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1565: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1566: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1567: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1568: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1569: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1570: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1571: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1572: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1573: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1574: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1575: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1576: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1577: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1578: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1579: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1580: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1581: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1582: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1583: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1584: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1585: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1586: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1587: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1588: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1589: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1590: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1591: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1592: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1593: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1594: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1595: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1596: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1597: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1598: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1599: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1600: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1601: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1602: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1603: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1604: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1605: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1606: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1607: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1608: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1609: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1610: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1611: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1612: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1613: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1614: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1615: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1616: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1617: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1618: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1619: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1620: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1621: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1622: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1623: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1624: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1625: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1626: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1627: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1628: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1629: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1630: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1631: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1632: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1633: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1634: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1635: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1636: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1637: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1638: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1639: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1640: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1641: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1642: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1643: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1644: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1645: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1646: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1647: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1648: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1649: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1650: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1651: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1652: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1653: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1654: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1655: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1656: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1657: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1658: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1659: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1660: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1661: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1662: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1663: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1664: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1665: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1666: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1667: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1668: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1669: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1670: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1671: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1672: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1673: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1674: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1675: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1676: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1677: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1678: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1679: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1680: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1681: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1682: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1683: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1684: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1685: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1686: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1687: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1688: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1689: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1690: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1691: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1692: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1693: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1694: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1695: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1696: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1697: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1698: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1699: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1700: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1701: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1702: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1703: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1704: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1705: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1706: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1707: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1708: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1709: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1710: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1711: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1712: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1713: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1714: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1715: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1716: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1717: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1718: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1719: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1720: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1721: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1722: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1723: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1724: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1725: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1726: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1727: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1728: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1729: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1730: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1731: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1732: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1733: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1734: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1735: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1736: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1737: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1738: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1739: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1740: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1741: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1742: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1743: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1744: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1745: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1746: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1747: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1748: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1749: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1750: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1751: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1752: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1753: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1754: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1755: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1756: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1757: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1758: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1759: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1760: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1761: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1762: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1763: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1764: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1765: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1766: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1767: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1768: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1769: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1770: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1771: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1772: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1773: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1774: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/ring_osc2x13.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/dummy_scl180_conb_1.v
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/digital_pll_controller.v
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/digital_pll.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/digital_pll_controller.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/ring_osc2x13.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/dummy_scl180_conb_1.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/digital_pll.v:77: the undeclared symbol 'VPWR' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/digital_pll.v:78: the undeclared symbol 'VGND' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping_spi.v
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/defines.v
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v:278: the undeclared symbol 'VPWR' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v:279: the undeclared symbol 'VGND' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v:845: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_io_buffer.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/defines.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_io_buffer.v:35: the undeclared symbol 'VPWR' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_io_buffer.v:36: the undeclared symbol 'VGND' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_defaults_block.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_defaults_block.v:46: the undeclared symbol 'VPWR' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_defaults_block.v:48: the undeclared symbol 'VGND' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_defaults_block.v:57: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_logic_high.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_logic_high.v:12: the undeclared symbol 'vccd1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_logic_high.v:13: the undeclared symbol 'vssd1' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/scl180_macro_sparecell.v
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_control_block.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/scl180_macro_sparecell.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_control_block.v:156: the undeclared symbol 'vccd' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_control_block.v:157: the undeclared symbol 'vssd' assumed to have the default net type, which is 'wire'. (VER-936)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_control_block.v:260: Instantiation spare_cell has mixed ordered and named port connections (VER-147)
*** Presto compilation terminated with 1 errors. ***
Warning: Analyze command for file gpio_control_block.v did not succeed. (AUTOREAD-402)
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_id_programming.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_id_programming.v:39: the undeclared symbol 'VPWR' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_id_programming.v:41: the undeclared symbol 'VGND' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_id_programming.v:50: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:321: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:663: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:1028: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:1400: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:1722: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:2046: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:2351: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:2651: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:2951: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:3251: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:3551: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:3851: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:4141: pullup declarations are not supported by synthesis. (VER-185)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:4142: pulldown declarations are not supported by synthesis. (VER-184)
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:4372: List () of one, unnamed, port is ignored. (VER-988)
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:4608: List () of one, unnamed, port is ignored. (VER-988)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:4978: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:5334: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:5706: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:6062: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:6408: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:6735: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:7324: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:7681: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:8010: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:8315: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:8617: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:8855: List () of one, unnamed, port is ignored. (VER-988)
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:9097: List () of one, unnamed, port is ignored. (VER-988)
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:9339: List () of one, unnamed, port is ignored. (VER-988)
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:9581: List () of one, unnamed, port is ignored. (VER-988)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:9886: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:10186: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:10486: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:10786: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:11086: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:11388: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:11690: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:11987: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:12294: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:12596: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:12933: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:13271: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:13574: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:13899: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:14311: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:14685: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:15009: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:15325: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:15659: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:16002: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:16344: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:16709: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:17081: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:17403: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:17727: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:18032: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:18332: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:18632: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19046: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19455: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19880: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20289: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20683: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21058: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21437: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21808: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:22139: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:22463: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
*** Presto compilation terminated with 2 errors. ***
Warning: Analyze command for file sky130_fd_sc_hvl.v did not succeed. (AUTOREAD-402)
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/simple_por.v
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/simple_por.v:47: The symbol 'vdd3v3' is not defined. (VER-956)
*** Presto compilation terminated with 1 errors. ***
Warning: Analyze command for file simple_por.v did not succeed. (AUTOREAD-402)
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/xres_buf.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/xres_buf.v:30: Empty port in module declaration. (VER-986)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/xres_buf.v:58: Port A of type input is being assigned.  (VER-1005)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/spare_logic_block.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/spare_logic_block.v:50: the undeclared symbol 'vccd' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/spare_logic_block.v:51: the undeclared symbol 'vssd' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/empty_macro.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/empty_macro.v:1: List () of one, unnamed, port is ignored. (VER-988)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/manual_power_connections.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/manual_power_connections.v:1: List () of one, unnamed, port is ignored. (VER-988)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:24: The '`suppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:25: The '`enable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:33: The '`delay_mode_path' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:46: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:56: The '`disable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:57: The '`nosuppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:42: The delay specification for gate instantiation is ignored. (VER-970)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:24: The '`suppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:25: The '`enable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:33: The '`delay_mode_path' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:48: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:61: The '`disable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:62: The '`nosuppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:43: The delay specification for gate instantiation is ignored. (VER-970)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:44: The delay specification for tri-state gate instantiation is ignored. (VER-971)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:24: The '`suppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:25: The '`enable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:33: The '`delay_mode_path' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:55: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:70: The '`disable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:71: The '`nosuppress_faults' directive is not supported and will be ignored. (VER-939)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:46: tri0 declarations are not supported by synthesis. (VER-181)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:49: The delay specification for gate instantiation is ignored. (VER-970)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:50: The delay specification for tri-state gate instantiation is ignored. (VER-971)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:50: Drive strength specification for tri-state gate instantiation is ignored. (VER-306)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:51: The delay specification for tri-state gate instantiation is ignored. (VER-971)
*** Presto compilation terminated with 1 errors. ***
Warning: Analyze command for file pc3b03ed.v did not succeed. (AUTOREAD-402)
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/constant_block.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/constant_block.v:39: the undeclared symbol 'vccd' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/constant_block.v:40: the undeclared symbol 'vssd' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/pc3d01_wrapper.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:24: The '`suppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:25: The '`enable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:33: The '`delay_mode_path' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:46: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:56: The '`disable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:57: The '`nosuppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:42: The delay specification for gate instantiation is ignored. (VER-970)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/pc3b03ed_wrapper.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:24: The '`suppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:25: The '`enable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:33: The '`delay_mode_path' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:55: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:70: The '`disable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:71: The '`nosuppress_faults' directive is not supported and will be ignored. (VER-939)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:46: tri0 declarations are not supported by synthesis. (VER-181)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:49: The delay specification for gate instantiation is ignored. (VER-970)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:50: The delay specification for tri-state gate instantiation is ignored. (VER-971)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:50: Drive strength specification for tri-state gate instantiation is ignored. (VER-306)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:51: The delay specification for tri-state gate instantiation is ignored. (VER-971)
*** Presto compilation terminated with 1 errors. ***
Warning: Analyze command for file pc3b03ed_wrapper.v did not succeed. (AUTOREAD-402)
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/pt3b02_wrapper.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:24: The '`suppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:25: The '`enable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:33: The '`delay_mode_path' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:48: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:61: The '`disable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:62: The '`nosuppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:43: The delay specification for gate instantiation is ignored. (VER-970)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:44: The delay specification for tri-state gate instantiation is ignored. (VER-971)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d21.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d21.v:24: The '`suppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d21.v:25: The '`enable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d21.v:33: The '`delay_mode_path' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d21.v:46: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d21.v:56: The '`disable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d21.v:57: The '`nosuppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d21.v:42: The delay specification for gate instantiation is ignored. (VER-970)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/defines.v
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_io.v
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/defines.v
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/chip_io.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/pc3d01_wrapper.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:24: The '`suppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:25: The '`enable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:33: The '`delay_mode_path' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:46: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:56: The '`disable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:57: The '`nosuppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:42: The delay specification for gate instantiation is ignored. (VER-970)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d21.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d21.v:24: The '`suppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d21.v:25: The '`enable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d21.v:33: The '`delay_mode_path' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d21.v:46: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d21.v:56: The '`disable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d21.v:57: The '`nosuppress_faults' directive is not supported and will be ignored. (VER-939)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/pt3b02_wrapper.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:24: The '`suppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:25: The '`enable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:33: The '`delay_mode_path' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d21.v:42: The delay specification for gate instantiation is ignored. (VER-970)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:48: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:61: The '`disable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:62: The '`nosuppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:43: The delay specification for gate instantiation is ignored. (VER-970)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:44: The delay specification for tri-state gate instantiation is ignored. (VER-971)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/pc3b03ed_wrapper.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:24: The '`suppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:25: The '`enable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:33: The '`delay_mode_path' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:55: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:70: The '`disable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:71: The '`nosuppress_faults' directive is not supported and will be ignored. (VER-939)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:46: tri0 declarations are not supported by synthesis. (VER-181)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:49: The delay specification for gate instantiation is ignored. (VER-970)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:50: The delay specification for tri-state gate instantiation is ignored. (VER-971)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:50: Drive strength specification for tri-state gate instantiation is ignored. (VER-306)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v:51: The delay specification for tri-state gate instantiation is ignored. (VER-971)
*** Presto compilation terminated with 1 errors. ***
Warning: Analyze command for file chip_io.v did not succeed. (AUTOREAD-402)
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_io_buffer.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/defines.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_io_buffer.v:35: the undeclared symbol 'VPWR' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_io_buffer.v:36: the undeclared symbol 'VGND' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/manual_power_connections.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/manual_power_connections.v:1: List () of one, unnamed, port is ignored. (VER-988)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/empty_macro.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/empty_macro.v:1: List () of one, unnamed, port is ignored. (VER-988)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_defines.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM256.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM128.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v:749: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v:750: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:93: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:94: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:96: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:97: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:98: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:99: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:102: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:104: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:106: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:129: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:130: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:131: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:132: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:133: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:134: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:135: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:139: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:140: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:141: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:142: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:145: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:149: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:153: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:154: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:155: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:156: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:157: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:158: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:159: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:160: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:161: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:162: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:163: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:165: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:168: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:170: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:171: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:175: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:179: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:180: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:182: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:183: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:184: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:191: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:195: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:198: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:206: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:210: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:213: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:215: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:217: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:218: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:221: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:230: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:231: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:239: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:240: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:241: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:242: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:243: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:244: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:247: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:249: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:250: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:252: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:253: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:254: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:255: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:256: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:257: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:258: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:259: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:260: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:261: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:275: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:276: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:278: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:279: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:280: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:281: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:282: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:283: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:285: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:291: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:295: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:299: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:300: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:301: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:302: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:303: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:305: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:306: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:307: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:309: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:310: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:352: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:353: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:357: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:358: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:359: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:361: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:365: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:367: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:370: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:376: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:378: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:379: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:380: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:381: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:382: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:383: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:389: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:391: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:392: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:393: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:423: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:424: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:426: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:431: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:433: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:434: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:438: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:439: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:440: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:443: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:446: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:447: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:449: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:450: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:451: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:452: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:453: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:454: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:455: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:456: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:459: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:460: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:461: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:462: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:463: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:474: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:475: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:476: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:487: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:488: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:489: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:491: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:495: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:496: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:497: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:498: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:499: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:500: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:502: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:503: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:504: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:505: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:506: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:507: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:508: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:509: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:511: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:512: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:514: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:518: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:521: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:524: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:526: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:527: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:529: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:531: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:532: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:535: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:537: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:540: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:542: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:543: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:546: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:547: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:550: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:553: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:566: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:567: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:575: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:582: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:583: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:584: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:585: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:586: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:612: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:619: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:620: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:621: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:622: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:623: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:638: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:639: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:640: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:641: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:643: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:644: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:645: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:646: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:647: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:648: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:649: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:650: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:651: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:652: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:653: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:654: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:655: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:656: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:658: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:663: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:664: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:666: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:667: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:668: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:670: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:671: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:672: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:673: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:674: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:675: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:676: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:680: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:681: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:682: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:683: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:684: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:685: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:687: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:688: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:689: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:690: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:691: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:692: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:693: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:694: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:695: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:696: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:699: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:700: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:701: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:702: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:703: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:704: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:705: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:706: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:708: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:709: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:710: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:711: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:712: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:713: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:714: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:717: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:718: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:719: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:720: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:721: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:723: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:725: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:726: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:727: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:728: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:731: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:732: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:733: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:734: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:735: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:737: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:739: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:740: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:741: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:742: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:745: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:746: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:747: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:748: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:749: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:751: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:753: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:754: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:755: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:756: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:759: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:760: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:761: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:762: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:763: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:765: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:767: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:768: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:769: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:770: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:773: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:774: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:775: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:776: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:777: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:779: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:781: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:782: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:783: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:784: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:787: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:788: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:789: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:790: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:791: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:793: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:795: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:796: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:797: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:798: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:799: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:800: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:801: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:802: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:804: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:805: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:807: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:808: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:809: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:810: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:811: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:812: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:814: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:822: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:831: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:835: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:837: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:838: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:839: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:840: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:842: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:843: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:844: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:846: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:847: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:848: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:849: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:850: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:851: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:852: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:853: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:854: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:855: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:856: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:857: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:858: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:859: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:860: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:861: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:862: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:863: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:864: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:865: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:866: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:867: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:868: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:869: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:870: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:871: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:872: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:873: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:874: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:875: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:876: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:877: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:878: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:879: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:880: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:881: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:882: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:883: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:884: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:885: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:886: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:887: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:888: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:889: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:890: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:891: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:892: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:893: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:894: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:895: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:896: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:897: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:898: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:899: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:903: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:907: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:908: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:910: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:911: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:915: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:919: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:920: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:922: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:923: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:927: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:931: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:932: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:934: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:935: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:939: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:943: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:944: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:946: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:947: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:951: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:955: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:956: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:958: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:959: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:963: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:967: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:968: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:970: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:971: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:972: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:973: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:974: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:978: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:982: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:986: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:989: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:993: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:999: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1000: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1001: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1002: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1005: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1009: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1010: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1012: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1014: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1016: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1018: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1020: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1026: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1027: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1029: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1035: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1036: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1038: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1044: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1045: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1047: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1049: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1051: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1053: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1055: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1057: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1059: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1065: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1066: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1068: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1074: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1075: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1077: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1079: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1081: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1083: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1085: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1087: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1089: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1091: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1093: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1095: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1097: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1103: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1104: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1106: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1108: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1110: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1112: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1114: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1116: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1118: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1120: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1122: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1124: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1126: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1128: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1130: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1132: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1134: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1136: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1138: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1140: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1142: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1144: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1146: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1148: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1150: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1152: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1154: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1156: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1158: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1160: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1162: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1164: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1166: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1172: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1173: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1175: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1181: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1182: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1184: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1190: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1191: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1193: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1195: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1197: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1199: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1201: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1203: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1205: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1207: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1209: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1211: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1213: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1215: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1217: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1223: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1224: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1226: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1228: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1230: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1232: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1234: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1236: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1238: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1240: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1242: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1244: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1246: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1248: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1250: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1252: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1254: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1260: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1261: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1263: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1265: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1267: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1269: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1271: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1273: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1275: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1277: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1279: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1281: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1283: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1285: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1287: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1293: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1294: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1296: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1302: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1303: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1305: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1307: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1309: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1311: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1313: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1315: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1317: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1319: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1321: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1323: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1325: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1331: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1332: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1334: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1336: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1338: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1340: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1342: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1344: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1346: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1348: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1350: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1352: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1354: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1360: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1361: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1363: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1365: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1367: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1369: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1371: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1373: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1375: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1377: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1379: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1381: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1383: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1389: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1390: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1392: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1394: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1396: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1398: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1400: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1402: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1404: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1406: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1408: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1410: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1412: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1418: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1419: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1421: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1423: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1425: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1427: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1429: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1431: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1433: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1435: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1437: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1439: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1441: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1447: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1448: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1450: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1452: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1454: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1456: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1458: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1460: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1462: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1464: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1466: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1468: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1470: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1476: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1477: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1479: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1486: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1487: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1488: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1489: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1490: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1491: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1492: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1493: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1494: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1495: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1496: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1501: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1502: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1503: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1504: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1505: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1506: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1507: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1508: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1509: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1510: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1511: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1512: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1513: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1514: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1515: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1516: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1517: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1518: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1519: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1520: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1521: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1522: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1523: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1524: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1525: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1526: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1527: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1528: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1529: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1530: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1531: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1532: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1533: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1534: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1535: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1536: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1537: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1538: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1539: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1540: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1541: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1542: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1543: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1544: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1545: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1546: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1547: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1548: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1549: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1550: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1551: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1552: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1553: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1554: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1555: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1556: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1557: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1558: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1559: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1560: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1561: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1562: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1563: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1564: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1565: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1566: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1567: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1568: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1569: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1570: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1571: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1572: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1573: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1574: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1575: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1576: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1577: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1578: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1579: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1580: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1581: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1582: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1583: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1584: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1585: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1586: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1587: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1588: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1589: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1590: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1591: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1592: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1593: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1594: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1595: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1596: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1597: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1598: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1599: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1600: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1601: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1602: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1603: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1604: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1605: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1606: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1607: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1608: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1609: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1610: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1611: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1612: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1613: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1614: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1615: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1616: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1617: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1618: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1619: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1620: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1621: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1622: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1623: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1624: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1625: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1626: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1627: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1628: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1629: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1630: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1631: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1632: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1633: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1634: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1635: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1636: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1637: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1638: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1639: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1640: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1641: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1642: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1643: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1644: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1645: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1646: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1647: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1648: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1649: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1650: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1651: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1652: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1653: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1654: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1655: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1656: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1657: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1658: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1659: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1660: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1661: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1662: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1663: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1664: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1665: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1666: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1667: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1668: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1669: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1670: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1671: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1672: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1673: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1674: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1675: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1676: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1677: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1678: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1679: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1680: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1681: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1682: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1683: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1684: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1685: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1686: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1687: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1688: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1689: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1690: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1691: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1692: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1693: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1694: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1695: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1696: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1697: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1698: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1699: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1700: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1701: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1702: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1703: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1704: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1705: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1706: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1707: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1708: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1709: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1710: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1711: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1712: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1713: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1714: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1715: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1716: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1717: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1718: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1719: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1720: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1721: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1722: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1723: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1724: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1725: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1726: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1727: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1728: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1729: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1730: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1731: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1732: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1733: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1734: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1735: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1736: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1737: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1738: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1739: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1740: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1741: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1742: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1743: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1744: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1745: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1746: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1747: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1748: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1749: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1750: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1751: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1752: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1753: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1754: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1755: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1756: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1757: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1758: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1759: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1760: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1761: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1762: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1763: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1764: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1765: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1766: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1767: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1768: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1769: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1770: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1771: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1772: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1773: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1774: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/defines.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:341: the undeclared symbol 'qspi_enabled' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:342: the undeclared symbol 'uart_enabled' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:343: the undeclared symbol 'spi_enabled' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:344: the undeclared symbol 'debug_mode' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:348: the undeclared symbol 'ser_tx' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:349: the undeclared symbol 'ser_rx' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:351: the undeclared symbol 'spi_sdi' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:352: the undeclared symbol 'spi_csb' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:353: the undeclared symbol 'spi_sck' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:354: the undeclared symbol 'spi_sdo' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:355: the undeclared symbol 'spi_sdoenb' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:357: the undeclared symbol 'debug_in' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:358: the undeclared symbol 'debug_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:359: the undeclared symbol 'debug_oeb' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:375: the undeclared symbol 'trap' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:535: the undeclared symbol 'porb_l' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:536: the undeclared symbol 'ext_clk_sel' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:538: the undeclared symbol 'pll_clk' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:539: the undeclared symbol 'pll_clk90' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:543: the undeclared symbol 'ext_reset' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:557: the undeclared symbol 'spi_pll_ena' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:561: the undeclared symbol 'spi_pll_dco_ena' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:582: the undeclared symbol 'vccd' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:583: the undeclared symbol 'vssd' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:1118: the undeclared symbol 'vccd1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:1119: the undeclared symbol 'vssd1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:1404: the undeclared symbol 'vddio' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:1407: the undeclared symbol 'vssio' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/copyright_block.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/copyright_block.v:1: List () of one, unnamed, port is ignored. (VER-988)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/open_source.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/open_source.v:1: List () of one, unnamed, port is ignored. (VER-988)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_id_textblock.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_id_textblock.v:1: List () of one, unnamed, port is ignored. (VER-988)
Presto compilation completed successfully.
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/copyright_block.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/copyright_block.v:1: List () of one, unnamed, port is ignored. (VER-988)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_logo.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_logo.v:1: List () of one, unnamed, port is ignored. (VER-988)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_motto.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_motto.v:1: List () of one, unnamed, port is ignored. (VER-988)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/open_source.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/open_source.v:1: List () of one, unnamed, port is ignored. (VER-988)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_id_textblock.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_id_textblock.v:1: List () of one, unnamed, port is ignored. (VER-988)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_netlists.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_io_buffer.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/defines.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/manual_power_connections.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/manual_power_connections.v:1: List () of one, unnamed, port is ignored. (VER-988)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/empty_macro.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/empty_macro.v:1: List () of one, unnamed, port is ignored. (VER-988)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_defines.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM256.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM128.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v:749: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v:750: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:93: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:94: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:96: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:97: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:98: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:99: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:102: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:104: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:106: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:129: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:130: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:131: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:132: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:133: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:134: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:135: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:139: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:140: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:141: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:142: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:145: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:149: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:153: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:154: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:155: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:156: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:157: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:158: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:159: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:160: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:161: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:162: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:163: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:165: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:168: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:170: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:171: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:175: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:179: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:180: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:182: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:183: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:184: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:191: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:195: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:198: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:206: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:210: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:213: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:215: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:217: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:218: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:221: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:230: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:231: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:239: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:240: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:241: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:242: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:243: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:244: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:247: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:249: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:250: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:252: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:253: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:254: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:255: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:256: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:257: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:258: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:259: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:260: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:261: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:275: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:276: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:278: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:279: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:280: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:281: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:282: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:283: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:285: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:291: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:295: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:299: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:300: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:301: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:302: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:303: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:305: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:306: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:307: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:309: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:310: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:352: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:353: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:357: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:358: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:359: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:361: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:365: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:367: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:370: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:376: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:378: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:379: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:380: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:381: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:382: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:383: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:389: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:391: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:392: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:393: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:423: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:424: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:426: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:431: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:433: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:434: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:438: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:439: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:440: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:443: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:446: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:447: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:449: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:450: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:451: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:452: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:453: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:454: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:455: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:456: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:459: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:460: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:461: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:462: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:463: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:474: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:475: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:476: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:487: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:488: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:489: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:491: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:495: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:496: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:497: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:498: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:499: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:500: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:502: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:503: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:504: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:505: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:506: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:507: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:508: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:509: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:511: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:512: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:514: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:518: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:521: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:524: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:526: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:527: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:529: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:531: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:532: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:535: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:537: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:540: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:542: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:543: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:546: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:547: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:550: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:553: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:566: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:567: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:575: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:582: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:583: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:584: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:585: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:586: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:612: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:619: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:620: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:621: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:622: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:623: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:638: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:639: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:640: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:641: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:643: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:644: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:645: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:646: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:647: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:648: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:649: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:650: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:651: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:652: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:653: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:654: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:655: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:656: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:658: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:663: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:664: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:666: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:667: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:668: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:670: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:671: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:672: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:673: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:674: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:675: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:676: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:680: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:681: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:682: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:683: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:684: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:685: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:687: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:688: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:689: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:690: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:691: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:692: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:693: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:694: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:695: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:696: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:699: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:700: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:701: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:702: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:703: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:704: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:705: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:706: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:708: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:709: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:710: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:711: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:712: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:713: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:714: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:717: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:718: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:719: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:720: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:721: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:723: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:725: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:726: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:727: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:728: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:731: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:732: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:733: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:734: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:735: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:737: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:739: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:740: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:741: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:742: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:745: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:746: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:747: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:748: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:749: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:751: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:753: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:754: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:755: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:756: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:759: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:760: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:761: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:762: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:763: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:765: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:767: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:768: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:769: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:770: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:773: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:774: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:775: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:776: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:777: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:779: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:781: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:782: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:783: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:784: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:787: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:788: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:789: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:790: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:791: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:793: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:795: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:796: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:797: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:798: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:799: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:800: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:801: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:802: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:804: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:805: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:807: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:808: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:809: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:810: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:811: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:812: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:814: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:822: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:831: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:835: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:837: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:838: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:839: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:840: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:842: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:843: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:844: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:846: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:847: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:848: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:849: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:850: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:851: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:852: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:853: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:854: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:855: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:856: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:857: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:858: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:859: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:860: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:861: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:862: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:863: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:864: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:865: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:866: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:867: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:868: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:869: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:870: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:871: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:872: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:873: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:874: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:875: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:876: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:877: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:878: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:879: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:880: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:881: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:882: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:883: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:884: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:885: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:886: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:887: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:888: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:889: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:890: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:891: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:892: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:893: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:894: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:895: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:896: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:897: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:898: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:899: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:903: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:907: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:908: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:910: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:911: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:915: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:919: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:920: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:922: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:923: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:927: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:931: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:932: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:934: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:935: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:939: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:943: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:944: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:946: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:947: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:951: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:955: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:956: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:958: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:959: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:963: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:967: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:968: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:970: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:971: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:972: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:973: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:974: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:978: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:982: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:986: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:989: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:993: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:999: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1000: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1001: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1002: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1005: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1009: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1010: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1012: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1014: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1016: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1018: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1020: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1026: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1027: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1029: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1035: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1036: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1038: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1044: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1045: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1047: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1049: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1051: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1053: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1055: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1057: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1059: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1065: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1066: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1068: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1074: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1075: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1077: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1079: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1081: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1083: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1085: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1087: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1089: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1091: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1093: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1095: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1097: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1103: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1104: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1106: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1108: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1110: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1112: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1114: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1116: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1118: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1120: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1122: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1124: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1126: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1128: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1130: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1132: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1134: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1136: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1138: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1140: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1142: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1144: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1146: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1148: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1150: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1152: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1154: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1156: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1158: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1160: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1162: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1164: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1166: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1172: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1173: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1175: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1181: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1182: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1184: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1190: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1191: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1193: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1195: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1197: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1199: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1201: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1203: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1205: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1207: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1209: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1211: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1213: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1215: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1217: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1223: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1224: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1226: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1228: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1230: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1232: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1234: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1236: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1238: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1240: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1242: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1244: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1246: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1248: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1250: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1252: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1254: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1260: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1261: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1263: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1265: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1267: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1269: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1271: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1273: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1275: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1277: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1279: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1281: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1283: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1285: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1287: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1293: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1294: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1296: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1302: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1303: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1305: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1307: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1309: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1311: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1313: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1315: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1317: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1319: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1321: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1323: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1325: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1331: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1332: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1334: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1336: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1338: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1340: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1342: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1344: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1346: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1348: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1350: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1352: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1354: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1360: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1361: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1363: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1365: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1367: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1369: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1371: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1373: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1375: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1377: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1379: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1381: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1383: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1389: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1390: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1392: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1394: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1396: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1398: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1400: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1402: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1404: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1406: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1408: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1410: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1412: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1418: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1419: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1421: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1423: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1425: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1427: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1429: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1431: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1433: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1435: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1437: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1439: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1441: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1447: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1448: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1450: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1452: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1454: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1456: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1458: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1460: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1462: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1464: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1466: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1468: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1470: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1476: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1477: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1479: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1486: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1487: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1488: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1489: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1490: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1491: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1492: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1493: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1494: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1495: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1496: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1501: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1502: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1503: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1504: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1505: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1506: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1507: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1508: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1509: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1510: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1511: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1512: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1513: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1514: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1515: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1516: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1517: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1518: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1519: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1520: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1521: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1522: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1523: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1524: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1525: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1526: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1527: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1528: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1529: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1530: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1531: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1532: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1533: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1534: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1535: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1536: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1537: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1538: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1539: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1540: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1541: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1542: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1543: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1544: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1545: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1546: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1547: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1548: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1549: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1550: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1551: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1552: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1553: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1554: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1555: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1556: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1557: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1558: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1559: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1560: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1561: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1562: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1563: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1564: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1565: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1566: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1567: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1568: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1569: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1570: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1571: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1572: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1573: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1574: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1575: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1576: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1577: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1578: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1579: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1580: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1581: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1582: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1583: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1584: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1585: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1586: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1587: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1588: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1589: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1590: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1591: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1592: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1593: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1594: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1595: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1596: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1597: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1598: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1599: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1600: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1601: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1602: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1603: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1604: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1605: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1606: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1607: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1608: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1609: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1610: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1611: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1612: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1613: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1614: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1615: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1616: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1617: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1618: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1619: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1620: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1621: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1622: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1623: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1624: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1625: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1626: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1627: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1628: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1629: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1630: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1631: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1632: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1633: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1634: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1635: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1636: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1637: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1638: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1639: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1640: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1641: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1642: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1643: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1644: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1645: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1646: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1647: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1648: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1649: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1650: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1651: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1652: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1653: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1654: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1655: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1656: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1657: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1658: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1659: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1660: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1661: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1662: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1663: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1664: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1665: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1666: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1667: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1668: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1669: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1670: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1671: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1672: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1673: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1674: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1675: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1676: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1677: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1678: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1679: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1680: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1681: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1682: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1683: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1684: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1685: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1686: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1687: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1688: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1689: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1690: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1691: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1692: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1693: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1694: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1695: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1696: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1697: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1698: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1699: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1700: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1701: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1702: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1703: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1704: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1705: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1706: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1707: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1708: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1709: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1710: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1711: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1712: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1713: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1714: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1715: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1716: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1717: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1718: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1719: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1720: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1721: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1722: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1723: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1724: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1725: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1726: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1727: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1728: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1729: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1730: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1731: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1732: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1733: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1734: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1735: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1736: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1737: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1738: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1739: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1740: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1741: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1742: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1743: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1744: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1745: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1746: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1747: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1748: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1749: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1750: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1751: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1752: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1753: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1754: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1755: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1756: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1757: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1758: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1759: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1760: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1761: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1762: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1763: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1764: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1765: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1766: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1767: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1768: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1769: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1770: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1771: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1772: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1773: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:1774: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/defines.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:341: the undeclared symbol 'qspi_enabled' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:342: the undeclared symbol 'uart_enabled' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:343: the undeclared symbol 'spi_enabled' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:344: the undeclared symbol 'debug_mode' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:348: the undeclared symbol 'ser_tx' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:349: the undeclared symbol 'ser_rx' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:351: the undeclared symbol 'spi_sdi' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:352: the undeclared symbol 'spi_csb' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:353: the undeclared symbol 'spi_sck' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:354: the undeclared symbol 'spi_sdo' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:355: the undeclared symbol 'spi_sdoenb' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:357: the undeclared symbol 'debug_in' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:358: the undeclared symbol 'debug_out' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:359: the undeclared symbol 'debug_oeb' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:375: the undeclared symbol 'trap' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:535: the undeclared symbol 'porb_l' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:536: the undeclared symbol 'ext_clk_sel' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:538: the undeclared symbol 'pll_clk' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:539: the undeclared symbol 'pll_clk90' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:543: the undeclared symbol 'ext_reset' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:557: the undeclared symbol 'spi_pll_ena' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:561: the undeclared symbol 'spi_pll_dco_ena' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Autoread cannot elaborate due previous unsolved errors.
*** Autoread command terminated with errors. ***
# Analyze all Verilog files (parsing only)
# analyze -format verilog $verilog_files
# Elaborate and link the design
elaborate $top_module
Loading db file '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db'
Loading db file '/usr/synopsys/syn/T-2022.03-SP5-6/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/syn/T-2022.03-SP5-6/libraries/syn/standard.sldb'
  Loading link library 'tsl18fs120_scl_ff'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (caravel)
Elaborated 1 design.
Current design is now 'caravel'.
Information: Building the design 'chip_io'. (HDL-193)
Warning: Cannot find the design 'chip_io' in the library 'WORK'. (LBR-1)
Information: Building the design 'caravel_core'. (HDL-193)
Presto compilation completed successfully. (caravel_core)
Information: Building the design 'copyright_block'. (HDL-193)
Presto compilation completed successfully. (copyright_block)
Information: Building the design 'open_source'. (HDL-193)
Presto compilation completed successfully. (open_source)
Information: Building the design 'user_id_textblock'. (HDL-193)
Presto compilation completed successfully. (user_id_textblock)
Information: Building the design 'mgmt_core_wrapper'. (HDL-193)
Presto compilation completed successfully. (mgmt_core_wrapper)
Information: Building the design 'mgmt_protect'. (HDL-193)
Presto compilation completed successfully. (mgmt_protect)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Warning: Cannot find the design 'user_project_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'caravel_clocking'. (HDL-193)

Inferred memory devices in process
	in routine caravel_clocking line 55 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_clocking.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  use_pll_second_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   ext_clk_syncd_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   use_pll_first_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ext_clk_syncd_pre_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine caravel_clocking line 104 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_clocking.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   reset_delay_reg   | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (caravel_clocking)
Information: Building the design 'digital_pll'. (HDL-193)
Presto compilation completed successfully. (digital_pll)
Information: Building the design 'housekeeping'. (HDL-193)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v:928: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v:942: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v:969: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v:967: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 638 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           648            |     no/auto      |
|           499            |     auto/no      |
===============================================

Statistics for case statements in always block at line 920 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           940            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1025 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           342            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1031 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1094           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine housekeeping line 638 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wbbd_sck_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    wb_ack_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    wbbd_data_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wbbd_addr_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wbbd_busy_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   wbbd_write_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   wbbd_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wb_dat_o_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine housekeeping line 920 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|   serial_clock_pre_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pad_count_1_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|      pad_count_1_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    serial_load_pre_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pad_count_2_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pad_count_2_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|      serial_busy_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| serial_data_staging_2_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
| serial_data_staging_1_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      xfer_count_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      xfer_state_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   serial_resetn_pre_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine housekeeping line 1031 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|   irq_2_inputsrc_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    serial_xfer_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mgmt_gpio_data_reg   | Flip-flop |  38   |  Y  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_enable_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mgmt_gpio_data_buf_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_data_2_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_data_1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_clock_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   serial_bb_load_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pwr_ctrl_out_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_resetn_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   hkspi_disable_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   gpio_configure_reg   | Flip-flop |  117  |  Y  | N  | N  | Y  | N  | N  | N  |
|   gpio_configure_reg   | Flip-flop |  377  |  Y  | N  | Y  | N  | N  | N  | N  |
|      pll_trim_reg      | Flip-flop |  25   |  Y  | N  | N  | Y  | N  | N  | N  |
|      pll_trim_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pll_sel_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pll_sel_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     pll90_sel_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     pll90_sel_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      pll_div_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pll_div_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    pll_dco_ena_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      pll_ena_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pll_bypass_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      irq_spi_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     reset_reg_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  clk1_output_dest_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  clk2_output_dest_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  trap_output_dest_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   irq_1_inputsrc_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (housekeeping)
Information: Building the design 'mprj_io_buffer'. (HDL-193)
Presto compilation completed successfully. (mprj_io_buffer)
Information: Building the design 'gpio_defaults_block' instantiated from design 'caravel_core' with
	the parameters "GPIO_CONFIG_INIT=13'h1803". (HDL-193)
Presto compilation completed successfully. (gpio_defaults_block_1803)
Information: Building the design 'gpio_defaults_block' instantiated from design 'caravel_core' with
	the parameters "GPIO_CONFIG_INIT=13'h0403". (HDL-193)
Presto compilation completed successfully. (gpio_defaults_block_0403)
Information: Building the design 'gpio_defaults_block' instantiated from design 'caravel_core' with
	the parameters "GPIO_CONFIG_INIT=13'h0801". (HDL-193)
Presto compilation completed successfully. (gpio_defaults_block_0801)
Information: Building the design 'gpio_control_block'. (HDL-193)
Warning: Cannot find the design 'gpio_control_block' in the library 'WORK'. (LBR-1)
Information: Building the design 'user_id_programming' instantiated from design 'caravel_core' with
	the parameters "USER_PROJECT_ID=32'h00000000". (HDL-193)
Presto compilation completed successfully. (user_id_programming_00000000)
Information: Building the design 'simple_por'. (HDL-193)
Warning: Cannot find the design 'simple_por' in the library 'WORK'. (LBR-1)
Information: Building the design 'xres_buf'. (HDL-193)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/xres_buf.v:21: Port number 3 of 'xres_buf' was named 'Port3'. (VER-441)
Presto compilation completed successfully. (xres_buf)
Information: Building the design 'spare_logic_block'. (HDL-193)
Presto compilation completed successfully. (spare_logic_block)
Information: Building the design 'empty_macro'. (HDL-193)
Presto compilation completed successfully. (empty_macro)
Information: Building the design 'manual_power_connections'. (HDL-193)
Presto compilation completed successfully. (manual_power_connections)
Information: Building the design 'mgmt_core'. (HDL-193)

Statistics for case statements in always block at line 1890 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1892           |     no/auto      |
===============================================

Statistics for case statements in always block at line 1914 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1917           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1942 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1944           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1958 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1960           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1972 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1974           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1991 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1993           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2007 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2009           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2026 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2028           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2042 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2044           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2061 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2063           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2075 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2077           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2199 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2201           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2210 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2212           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2221 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2223           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2231 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2233           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2242 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2244           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2253 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2255           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2264 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2266           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2275 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2277           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2286 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2288           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2297 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2299           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2307 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2309           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2318 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2320           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2328 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2330           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2338 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2340           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2348 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2350           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2358 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2360           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2368 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2370           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2378 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2380           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2388 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2390           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2400 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2403           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2459 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2461           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2483 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2485           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2510 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2512           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2536 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2538           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2562 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2564           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2586 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2588           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2612 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2614           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2638 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2640           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2665 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2667           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2692 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2694           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2719 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2721           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2748 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2750           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2786 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2788           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2815 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2817           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2842 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2844           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2903 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2906           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2931 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2933           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2948 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2950           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2965 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2967           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2982 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2984           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2998 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3000           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3012 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3014           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3030 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3032           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3046 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3048           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3063 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3066           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3081 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3083           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3097 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3099           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3112 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3114           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3126 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3128           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3141 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3143           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3151 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3153           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3164 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3166           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3177 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3179           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3193 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3196           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3211 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3213           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3223 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3225           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3235 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3237           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3249 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3251           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3263 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3265           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3273 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3275           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3286 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3288           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3413 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3415           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3431 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3434           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3449 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3451           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3463 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3465           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3478 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3480           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3493 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3495           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3503 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3505           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3516 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3518           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3529 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3531           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3545 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3547           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3561 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3564           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3579 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3581           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3593 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3595           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3605 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3607           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3617 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3619           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3631 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3633           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3641 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3643           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3654 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3656           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3667 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3670           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3730 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3732           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3759 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3761           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3788 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3790           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3809 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3811           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3830 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3832           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3858 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3860           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3879 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3881           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3907 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3909           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3929 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3931           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3951 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3953           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3973 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3975           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3995 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3997           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4025 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4027           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4055 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4057           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4086 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4088           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4117 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4119           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4137 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4139           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4162 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4164           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4182 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4184           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4207 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4209           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4745 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4748           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4759 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4761           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4769 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4771           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4779 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4781           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4789 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4791           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4801 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4803           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6439 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6441           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6453 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6455           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6467 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6469           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6481 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6483           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6495 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6497           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6509 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6511           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6523 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6525           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6537 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6539           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6551 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6553           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6736 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6813           |     no/auto      |
|           6829           |     no/auto      |
|           6868           |    auto/auto     |
|           7140           |     no/auto      |
|           7185           |     no/auto      |
|           7208           |     no/auto      |
|           7220           |     no/auto      |
|           7232           |     no/auto      |
|           7265           |     no/auto      |
|           7277           |     no/auto      |
|           7321           |    auto/auto     |
|           7414           |     no/auto      |
|           7426           |     no/auto      |
|           7438           |     no/auto      |
|           7486           |    auto/auto     |
|           7541           |    auto/auto     |
|           7583           |     no/auto      |
|           7595           |     no/auto      |
|           7636           |     no/auto      |
|           7677           |     no/auto      |
|           7718           |     no/auto      |
|           7759           |     no/auto      |
|           7800           |     no/auto      |
|           7841           |     no/auto      |
===============================================
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:8430: Net mgmtsoc_vexriscv connected to instance VexRiscv is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
	in routine mgmt_core line 6725 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     int_rst_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 6729 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'.
==============================================================================================
|           Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==============================================================================================
|           flash_clk_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         flash_io0_oeb_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          flash_io0_do_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_litespisdrphycore_dq_i_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==============================================================================================

Inferred memory devices in process
	in routine mgmt_core line 6736 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'.
===========================================================================================================
|                  Register Name                  |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================================
|            multiregimpl30_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl31_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl33_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl36_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl35_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl34_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl33_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl32_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl37_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl39_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl38_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl40_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl41_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl42_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl43_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl44_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl49_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl45_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl47_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl46_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl48_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl50_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl51_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl52_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl53_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl54_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl57_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl32_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl56_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl55_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl58_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl59_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl60_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl61_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl65_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl63_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl62_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl66_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl64_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl67_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl68_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl69_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl70_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl71_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl72_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl73_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl74_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl75_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl76_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl77_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl78_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl79_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl82_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl81_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl80_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl85_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl84_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl83_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl86_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl87_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl88_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl89_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl90_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl91_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl92_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl93_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl94_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl95_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl96_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl97_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl98_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl99_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl100_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl101_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl102_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl103_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl104_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl105_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl106_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl107_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl108_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl109_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl110_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl111_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl112_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl113_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl114_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl31_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl116_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl117_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl115_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl118_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl119_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl120_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl122_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl121_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl123_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl124_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl125_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl126_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl127_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl128_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl129_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl130_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl131_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl133_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl132_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl134_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl135_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl136_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl136_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl135_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl134_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl133_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl131_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl132_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl130_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl129_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl128_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl127_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl126_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl125_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl123_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl124_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl122_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl121_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl120_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl119_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl118_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl117_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl116_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl115_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl114_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl113_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl112_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl111_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl110_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl109_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl108_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl107_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl106_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl105_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl104_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl102_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl103_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl101_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl100_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl99_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl98_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl97_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl96_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl94_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl95_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl93_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl92_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl91_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl90_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl89_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl88_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl87_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl85_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl86_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl84_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl83_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl82_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl81_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl80_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl79_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl77_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl78_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl76_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl75_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl74_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl73_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl72_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl70_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl71_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl69_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl68_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl67_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl66_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl65_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl63_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl64_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl62_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl61_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl60_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl59_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl58_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl56_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl57_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl55_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl54_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl53_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl52_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl51_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl49_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl50_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl48_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl47_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl46_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl45_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl44_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl42_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl43_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl41_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl40_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl39_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl38_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl37_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl36_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl35_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl34_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             debug_mode_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface2_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|              debug_oeb_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl30_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface3_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mgmtsoc_litespimmap_storage_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_master_cs_storage_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_master_phyconfig_storage_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface4_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_litespisdrphycore_storage_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface5_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             gpio_mode1_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpio_mode0_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpio_ien_storage_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               gpio_oe_storage_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpio_out_storage_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface6_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|               la_ien_storage_reg                | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|                la_oe_storage_reg                | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|               la_out_storage_reg                | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|          interface7_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mprj_wb_iena_storage_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface8_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             spi_enabled_storage_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface9_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         spi_master_control_storage_reg          | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|            spi_master_control_re_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           spi_master_mosi_storage_reg           | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|            spi_master_cs_storage_reg            | Flip-flop |  17   |  Y  | N  | N  | N  | N  | N  | N  |
|         spi_master_loopback_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              spimaster_storage_reg              | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         interface10_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_load_storage_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_reload_storage_reg            | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             mgmtsoc_en_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_update_value_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_update_value_re_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              mgmtsoc_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             mgmtsoc_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface11_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|               uart_pending_r_reg                | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|               uart_pending_re_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             uart_enable_storage_reg             | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|         interface12_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_enabled_storage_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface13_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin0_gpioin0_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin0_gpioin0_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin0_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin0_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin0_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface14_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin1_gpioin1_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin1_gpioin1_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin1_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin1_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin1_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface15_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin2_gpioin2_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin2_gpioin2_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin2_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin2_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin2_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface16_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin3_gpioin3_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin3_gpioin3_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin3_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin3_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin3_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface17_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin4_gpioin4_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin4_gpioin4_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin4_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin4_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin4_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface18_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin5_gpioin5_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin5_gpioin5_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin5_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin5_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin5_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface19_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            user_irq_ena_storage_reg             | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl22_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl21_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_zero_trigger_d_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl28_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                mgmtsoc_value_reg                | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl29_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mgmtsoc_litespisdrphycore_posedge_reg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  spi_mosi_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl26_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            spi_master_miso_data_reg             | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl25_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_tx_trigger_d_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_rx_trigger_d_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin0_gpioin0_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin1_gpioin1_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin2_gpioin2_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin3_gpioin3_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin4_gpioin4_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin5_gpioin5_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl0_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl1_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl2_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl3_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl4_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl5_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl6_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl7_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl8_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl9_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl10_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl11_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl12_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl13_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl14_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl15_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl16_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl17_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl18_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl19_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl20_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl21_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl22_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl23_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl24_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl25_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl26_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl29_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl27_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl28_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl27_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_litespisdrphycore_sr_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             multiregimpl9_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl10_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl11_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl12_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             mgmtsoc_bus_errors_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_vexriscv_debug_bus_dat_r_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_vexriscv_debug_reset_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mgmtsoc_vexriscv_transfer_wait_for_ack_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_vexriscv_i_cmd_payload_data_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   mgmtsoc_vexriscv_i_cmd_payload_address_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_vexriscv_i_cmd_payload_wr_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_vexriscv_i_cmd_valid_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mgmtsoc_vexriscv_transfer_in_progress_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_vexriscv_transfer_complete_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mgmtsoc_vexriscv_debug_bus_ack_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_vexriscv_reset_debug_logic_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_vexriscv_ibus_err_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_vexriscv_dbus_err_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl6_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl7_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_value_status_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_zero_pending_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl4_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 dff_bus_ack_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                dff2_bus_ack_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mgmtsoc_litespisdrphycore_sr_in_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             multiregimpl8_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mgmtsoc_litespisdrphycore_posedge_reg2_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespisdrphycore_cnt_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespisdrphycore_clk_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mgmtsoc_litespisdrphycore_count_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|              litespiphy_state_reg               | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_litespisdrphycore_sr_cnt_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|                litespi_grant_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_litespimmap_count_reg          | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|                litespi_state_reg                | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespimmap_burst_cs_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespimmap_burst_adr_reg        | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_tx_fifo_source_payload_mask_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_master_tx_fifo_source_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_tx_fifo_source_payload_data_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  mgmtsoc_master_tx_fifo_source_payload_len_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_tx_fifo_source_payload_width_reg | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_rx_fifo_source_payload_data_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_master_rx_fifo_source_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           spi_master_clk_divider1_reg           | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|                   spi_clk_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  spi_cs_n_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             spi_master_mosi_sel_reg             | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|            spi_master_mosi_data_reg             | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               spi_master_miso_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               spimaster_state_reg               | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              spi_master_count_reg               | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|          rs232phy_rs232phytx_state_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl24_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|                 sys_uart_tx_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_rx_d_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          rs232phy_rs232phyrx_state_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl23_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               uart_tx_pending_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl13_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               uart_rx_pending_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl14_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            uart_tx_fifo_readable_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            uart_tx_fifo_produce_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_tx_fifo_consume_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|             uart_tx_fifo_level0_reg             | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_rx_fifo_readable_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            uart_rx_fifo_produce_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_rx_fifo_consume_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|             uart_rx_fifo_level0_reg             | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|             multiregimpl1_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl0_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     uartwishbonebridge_rs232phytx_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|            dbg_uart_dbg_uart_tx_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_rx_d_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl3_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl2_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     uartwishbonebridge_rs232phyrx_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          uartwishbonebridge_state_reg           | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|            dbg_uart_bytes_count_reg             | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|            dbg_uart_words_count_reg             | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|                dbg_uart_cmd_reg                 | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               dbg_uart_length_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_address_reg               | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                dbg_uart_incr_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                dbg_uart_data_reg                | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|               dbg_uart_count_reg                | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         gpioin0_gpioin0_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin0_gpioin0_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl15_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin1_gpioin1_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin1_gpioin1_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl16_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin2_gpioin2_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin2_gpioin2_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl17_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin3_gpioin3_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin3_gpioin3_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl18_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin4_gpioin4_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin4_gpioin4_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl19_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin5_gpioin5_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin5_gpioin5_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl20_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl5_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    state_reg                    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    grant_reg                    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                 slave_sel_r_reg                 | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|                    count_reg                    | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface0_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_reset_storage_reg            | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              mgmtsoc_reset_re_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_scratch_storage_reg           | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface1_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===========================================================================================================

Inferred memory devices in process
	in routine mgmt_core line 8399 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     storage_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 8405 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    memdat_1_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 8416 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    storage_1_reg    | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 8422 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    memdat_3_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  mgmt_core/8407  |   16   |    8    |      4       |
|  mgmt_core/8424  |   16   |    8    |      4       |
======================================================
Presto compilation completed successfully. (mgmt_core)
Information: Building the design 'mprj_logic_high'. (HDL-193)
Presto compilation completed successfully. (mprj_logic_high)
Information: Building the design 'mprj2_logic_high'. (HDL-193)
Presto compilation completed successfully. (mprj2_logic_high)
Information: Building the design 'mgmt_protect_hv'. (HDL-193)
Presto compilation completed successfully. (mgmt_protect_hv)
Information: Building the design 'clock_div' instantiated from design 'caravel_clocking' with
	the parameters "SIZE=3". (HDL-193)

Inferred memory devices in process
	in routine clock_div_SIZE3 line 45 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     syncNp_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     syncNp_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      syncN_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      syncN_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (clock_div_SIZE3)
Information: Building the design 'ring_osc2x13'. (HDL-193)
Presto compilation completed successfully. (ring_osc2x13)
Information: Building the design 'digital_pll_controller'. (HDL-193)

Inferred memory devices in process
	in routine digital_pll_controller line 100 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/digital_pll_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      prep_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     count1_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     count0_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     oscbuf_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      tval_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (digital_pll_controller)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Information: Building the design 'housekeeping_spi'. (HDL-193)

Inferred memory devices in process
	in routine housekeeping_spi line 129 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping_spi.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wrstb_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sdoenb_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      ldata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine housekeeping_spi line 172 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping_spi.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|       readmode_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        fixed_reg         | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    pass_thru_user_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  pre_pass_thru_mgmt_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pass_thru_user_delay_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  pre_pass_thru_user_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      writemode_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pass_thru_mgmt_delay_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pass_thru_mgmt_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        count_reg         | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|         addr_reg         | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|        rdstb_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       predata_reg        | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|        state_reg         | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================
Presto compilation completed successfully. (housekeeping_spi)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Information: Building the design 'dummy_scl180_conb_1'. (HDL-193)
Presto compilation completed successfully. (dummy_scl180_conb_1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-1)
Information: Building the design 'RAM256'. (HDL-193)
Presto compilation completed successfully. (RAM256)
Information: Building the design 'RAM128'. (HDL-193)

Inferred memory devices in process
	in routine RAM128 line 29 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM128.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   address_rd_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    data_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RAM128 line 37 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM128.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     data_in_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    write_en_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RAM128 line 47 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM128.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     memory_reg      | Flip-flop | 4096  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    RAM128/32     |  128   |   32    |      7       |
======================================================
Presto compilation completed successfully. (RAM128)
Information: Building the design 'VexRiscv'. (HDL-193)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v:1090: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v:1091: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 2097 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2099           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2298 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2304           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2469 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2471           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2563 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2564           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2579 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2580           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2622 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2624           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2690 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2691           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2762 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2763           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2776 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2777           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2790 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2791           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2855 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2856           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2885 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2886           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2986 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2987           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3003 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3004           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3083 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3084           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3205 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3207           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3216 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3218           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3297 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3300           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3334 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3335           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3353 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3356           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3380 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3383           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3508 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3510           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3630 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3631           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3660 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3865           |    auto/auto     |
|           3876           |    auto/auto     |
|           3905           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3962 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4013           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4237 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4254           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine VexRiscv line 1246 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
===============================================================================================
|            Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================================
| _zz_RegFilePlugin_regFile_port0_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================================

Inferred memory devices in process
	in routine VexRiscv line 1252 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
===============================================================================================
|            Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================================
| _zz_RegFilePlugin_regFile_port1_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================================

Inferred memory devices in process
	in routine VexRiscv line 1258 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| RegFilePlugin_regFile_reg | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine VexRiscv line 3660 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
==========================================================================================================================
|                         Register Name                          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==========================================================================================================================
|                     _zz_iBus_rsp_valid_reg                     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                     CsrPlugin_mie_MSIE_reg                     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                     CsrPlugin_mie_MTIE_reg                     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                     CsrPlugin_mie_MEIE_reg                     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          HazardSimplePlugin_writeBackBuffer_valid_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_mstatus_MPP_reg                    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|            execute_LightShifterPlugin_isActive_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                IBusCachedPlugin_fetchPc_inc_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                           _zz_2_reg                            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              IBusCachedPlugin_fetchPc_booted_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               IBusCachedPlugin_fetchPc_pcReg_reg               | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                      dBus_cmd_rValid_reg                       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       IBusCachedPlugin_injector_nextPcCalc_valids_0_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       IBusCachedPlugin_injector_nextPcCalc_valids_1_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 CsrPlugin_interrupt_valid_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           CsrPlugin_pipelineLiberator_pcValids_2_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_hadException_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           _zz_CsrPlugin_csrMapping_readDataInit_reg            | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_mstatus_MIE_reg                    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_mstatus_MPIE_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           CsrPlugin_pipelineLiberator_pcValids_0_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               writeBack_arbitration_isValid_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           CsrPlugin_pipelineLiberator_pcValids_1_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    switch_Fetcher_l362_reg                     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|                execute_arbitration_isValid_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    _zz_iBusWishbone_ADR_reg                    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|                 memory_arbitration_isValid_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==========================================================================================================================

Inferred memory devices in process
	in routine VexRiscv line 3962 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
============================================================================================================================
|                          Register Name                           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
============================================================================================================================
|                     CsrPlugin_mtvec_base_reg                     | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_4032_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_3008_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_835_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_834_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_772_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_768_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             memory_to_writeBack_MEMORY_READ_DATA_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                execute_to_memory_BRANCH_CALC_reg                 | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                 execute_to_memory_BRANCH_DO_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            memory_to_writeBack_REGFILE_WRITE_DATA_reg            | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             execute_to_memory_REGFILE_WRITE_DATA_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            memory_to_writeBack_MEMORY_ADDRESS_LOW_reg            | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|             execute_to_memory_MEMORY_ADDRESS_LOW_reg             | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              execute_to_memory_ALIGNEMENT_FAULT_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 decode_to_execute_DO_EBREAK_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              decode_to_execute_CSR_WRITE_OPCODE_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              decode_to_execute_SRC2_FORCE_ZERO_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    decode_to_execute_RS2_reg                     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                    decode_to_execute_RS1_reg                     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                 memory_to_writeBack_ENV_CTRL_reg                 | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                  execute_to_memory_ENV_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                  decode_to_execute_ENV_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                   decode_to_execute_IS_CSR_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                decode_to_execute_BRANCH_CTRL_reg                 | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                 decode_to_execute_SHIFT_CTRL_reg                 | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              decode_to_execute_ALU_BITWISE_CTRL_reg              | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|             decode_to_execute_SRC_LESS_UNSIGNED_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                execute_to_memory_MEMORY_STORE_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                decode_to_execute_MEMORY_STORE_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           memory_to_writeBack_REGFILE_WRITE_VALID_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            execute_to_memory_REGFILE_WRITE_VALID_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            decode_to_execute_REGFILE_WRITE_VALID_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 decode_to_execute_SRC2_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                  decode_to_execute_ALU_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              memory_to_writeBack_MEMORY_ENABLE_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               execute_to_memory_MEMORY_ENABLE_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               decode_to_execute_MEMORY_ENABLE_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              decode_to_execute_SRC_USE_SUB_LESS_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 decode_to_execute_SRC1_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|               memory_to_writeBack_INSTRUCTION_reg                | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|                execute_to_memory_INSTRUCTION_reg                 | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|                decode_to_execute_INSTRUCTION_reg                 | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                    memory_to_writeBack_PC_reg                    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                     execute_to_memory_PC_reg                     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                     decode_to_execute_PC_reg                     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                externalInterruptArray_regNext_reg                | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                CsrPlugin_mcause_exceptionCode_reg                | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|                  CsrPlugin_mcause_interrupt_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                       CsrPlugin_mtval_reg                        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                        CsrPlugin_mepc_reg                        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             CsrPlugin_interrupt_targetPrivilege_reg              | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_interrupt_code_reg                   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|                     dBus_cmd_rData_data_reg                      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                      CsrPlugin_mip_MSIP_reg                      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                      CsrPlugin_mip_MTIP_reg                      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                      CsrPlugin_mip_MEIP_reg                      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      HazardSimplePlugin_writeBackBuffer_payload_address_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|           execute_LightShifterPlugin_amplitudeReg_reg            | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|            IBusCachedPlugin_s2_tightlyCoupledHit_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_833_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_773_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                      dBus_cmd_rData_wr_reg                       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                    dBus_cmd_rData_address_reg                    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_836_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                     dBus_cmd_rData_size_reg                      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|            IBusCachedPlugin_s1_tightlyCoupledHit_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                iBusWishbone_DAT_MISO_regNext_reg                 | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
============================================================================================================================

Inferred memory devices in process
	in routine VexRiscv line 4220 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
|  _zz_when_DebugPlugin_l244_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| DebugPlugin_busReadDataReg_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| DebugPlugin_resetIt_regNext_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    DebugPlugin_isPipBusy_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
	in routine VexRiscv line 4237 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
=========================================================================================
|         Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=========================================================================================
|    DebugPlugin_resetIt_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   DebugPlugin_debugUsed_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| DebugPlugin_disableEbreak_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| DebugPlugin_haltedByBreak_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    DebugPlugin_godmode_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    DebugPlugin_stepIt_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    DebugPlugin_haltIt_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=========================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  VexRiscv/1248   |   32   |   32    |      5       |
|  VexRiscv/1254   |   32   |   32    |      5       |
======================================================
Presto compilation completed successfully. (VexRiscv)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Information: Building the design 'even'. (HDL-193)

Inferred memory devices in process
	in routine even line 194 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   out_counter_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     counter_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (even)
Information: Building the design 'odd'. (HDL-193)

Inferred memory devices in process
	in routine odd line 87 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   out_counter_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     counter_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine odd line 112 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  out_counter2_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  initial_begin_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  initial_begin_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    counter2_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    counter2_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine odd line 150 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rst_pulse_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine odd line 163 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      old_N_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (odd)
Information: Building the design 'delay_stage'. (HDL-193)
Presto compilation completed successfully. (delay_stage)
Information: Building the design 'start_stage'. (HDL-193)
Presto compilation completed successfully. (start_stage)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Information: Building the design 'InstructionCache'. (HDL-193)

Inferred memory devices in process
	in routine InstructionCache line 4417 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     banks_0_reg     | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine InstructionCache line 4423 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| _zz_banks_0_port1_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine InstructionCache line 4429 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ways_0_tags_reg   | Flip-flop |  56   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine InstructionCache line 4435 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| _zz_ways_0_tags_port1_reg | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine InstructionCache line 4532 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|    lineLoader_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  lineLoader_wordIndex_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   lineLoader_cmdSent_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| lineLoader_flushPending_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   lineLoader_hadError_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=======================================================================================

Inferred memory devices in process
	in routine InstructionCache line 4570 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
==================================================================================================
|             Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================================
|       decodeStage_hit_valid_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  decodeStage_mmuRsp_allowExecute_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    decodeStage_mmuRsp_exception_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    decodeStage_mmuRsp_isPaging_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| decodeStage_mmuRsp_physicalAddress_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    decodeStage_mmuRsp_refilling_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   io_cpu_fetch_data_regNextWhen_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   _zz_when_InstructionCache_l342_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         lineLoader_address_reg         | Flip-flop |  27   |  Y  | N  | N  | N  | N  | N  | N  |
|       decodeStage_hit_error_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      lineLoader_flushCounter_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| InstructionCache/4425 |   16   |   32    |      4       |
===========================================================
Presto compilation completed successfully. (InstructionCache)
Warning: Design 'caravel' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
link

  Linking design 'caravel'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (36 designs)              /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/caravel.db, etc
  tsl18fs120_scl_ff (library) /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db

Information: Building the design 'chip_io'. (HDL-193)
Warning: Cannot find the design 'chip_io' in the library 'WORK'. (LBR-1)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Warning: Cannot find the design 'user_project_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'gpio_control_block'. (HDL-193)
Warning: Cannot find the design 'gpio_control_block' in the library 'WORK'. (LBR-1)
Information: Building the design 'simple_por'. (HDL-193)
Warning: Cannot find the design 'simple_por' in the library 'WORK'. (LBR-1)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Warning: Unable to resolve reference 'chip_io' in 'caravel'. (LINK-5)
Warning: Unable to resolve reference 'user_project_wrapper' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'gpio_control_block' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'simple_por' in 'caravel_core'. (LINK-5)
0
# Run compile_ultra for optimization
compile_ultra -gate_clock
Loading db file '/usr/synopsys/syn/T-2022.03-SP5-6/libraries/syn/dw_foundation.sldb'
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Building the design 'chip_io'. (HDL-193)
Warning: Cannot find the design 'chip_io' in the library 'WORK'. (LBR-1)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Warning: Cannot find the design 'user_project_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'gpio_control_block'. (HDL-193)
Warning: Cannot find the design 'gpio_control_block' in the library 'WORK'. (LBR-1)
Information: Building the design 'simple_por'. (HDL-193)
Warning: Cannot find the design 'simple_por' in the library 'WORK'. (LBR-1)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Warning: Unable to resolve reference 'chip_io' in 'caravel'. (LINK-5)
Warning: Unable to resolve reference 'user_project_wrapper' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'gpio_control_block' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'simple_por' in 'caravel_core'. (LINK-5)
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db"
Library analysis succeeded.
[SCL] 11/24/2024 19:23:56 Checking status for feature DC-Expert
[SCL] 11/24/2024 19:23:56 PID:8340 Client:sfalvsd Server:2021@3.7.156.91 Checkout succeeded DC-Expert 2022.03
[SCL] 11/24/2024 19:23:57 Checking status for feature DC-Ultra-Opt
[SCL] 11/24/2024 19:23:57 PID:8340 Client:sfalvsd Server:2021@3.7.156.91 Checkout succeeded DC-Ultra-Opt 2022.03
[SCL] 11/24/2024 19:23:57 Checking status for feature DC-Ultra-Features
[SCL] 11/24/2024 19:23:57 PID:8340 Client:sfalvsd Server:2021@3.7.156.91 Checkout succeeded DC-Ultra-Features 2022.03
[SCL] 11/24/2024 19:23:57 PID:8340 Client:sfalvsd Server:2021@3.7.156.91 Authorization succeeded DesignWare 2022.03
[SCL] 11/24/2024 19:23:57 Checking status for feature DesignWare
[SCL] 11/24/2024 19:23:57 PID:8340 Client:sfalvsd Server:2021@3.7.156.91 Checkout succeeded DesignWare 2022.03
[SCL] 11/24/2024 19:23:57 Checking status for feature Power-Optimization
[SCL] 11/24/2024 19:23:57 PID:8340 Client:sfalvsd Server:2021@3.7.156.91 Checkout succeeded Power-Optimization 2022.03
[SCL] 11/24/2024 19:23:58 PID:8340 Client:sfalvsd Authorization failed DesignWare-Foundation-Ultra 2022.03
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.5.6 |   *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.5.6 |   *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra -gate_clock                                                         |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 36790                                  |
| Number of User Hierarchies                              | 84                                     |
| Sequential Cell Count                                   | 18745                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 4659                                   |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 4                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1314 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'gpio_defaults_block_1803'. (OPT-1056)
Information: Uniquified 35 instances of design 'gpio_defaults_block_0403'. (OPT-1056)
Information: Uniquified 4 instances of design 'spare_logic_block'. (OPT-1056)
Information: Uniquified 2 instances of design 'clock_div_SIZE3'. (OPT-1056)
Information: Uniquified 3 instances of design 'RAM128'. (OPT-1056)
Information: Uniquified 2 instances of design 'even'. (OPT-1056)
Information: Uniquified 2 instances of design 'odd'. (OPT-1056)
Information: Uniquified 12 instances of design 'delay_stage'. (OPT-1056)
  Simplifying Design 'caravel'
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[0]' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[1]' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[2]' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[3]' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[4]' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/mgmtsoc_vexriscv_dbus_err_reg' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/mgmtsoc_vexriscv_ibus_err_reg' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_address_reg[0]' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_address_reg[1]' will be removed. (OPT-1207)
Information: Removing unused design 'spare_logic_block_3'. (OPT-1055)
Information: Removing unused design 'spare_logic_block_0'. (OPT-1055)
Information: Removing unused design 'spare_logic_block_1'. (OPT-1055)
Information: Removing unused design 'spare_logic_block_2'. (OPT-1055)
Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'integrated'. (PWR-1047)
Information: propagating constant for register chip_core/soc/core/VexRiscv/CsrPlugin_pipelineLiberator_pcValids_2_reg
Information: propagating constant for register chip_core/soc/core/VexRiscv/writeBack_arbitration_isValid_reg
Information: Building the design 'chip_io'. (HDL-193)
Warning: Cannot find the design 'chip_io' in the library 'WORK'. (LBR-1)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Warning: Cannot find the design 'user_project_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'gpio_control_block'. (HDL-193)
Warning: Cannot find the design 'gpio_control_block' in the library 'WORK'. (LBR-1)
Information: Building the design 'simple_por'. (HDL-193)
Warning: Cannot find the design 'simple_por' in the library 'WORK'. (LBR-1)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Warning: Unable to resolve reference 'chip_io' in 'caravel'. (LINK-5)
Warning: Unable to resolve reference 'user_project_wrapper' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'gpio_control_block' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'simple_por' in 'caravel_core'. (LINK-5)

Information: Building the design 'chip_io'. (HDL-193)
Warning: Cannot find the design 'chip_io' in the library 'WORK'. (LBR-1)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Warning: Cannot find the design 'user_project_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'gpio_control_block'. (HDL-193)
Warning: Cannot find the design 'gpio_control_block' in the library 'WORK'. (LBR-1)
Information: Building the design 'simple_por'. (HDL-193)
Warning: Cannot find the design 'simple_por' in the library 'WORK'. (LBR-1)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Warning: Unable to resolve reference 'chip_io' in 'caravel'. (LINK-5)
Warning: Unable to resolve reference 'user_project_wrapper' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'gpio_control_block' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'simple_por' in 'caravel_core'. (LINK-5)
Loaded alib file './alib-52/tsl18fs120_scl_ff.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy chip_core/soc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/rstb_level before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_36 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_35 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_34 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_33 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_31 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_30 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_29 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_28 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_27 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_26 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_25 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_23 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_22 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_20 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_19 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/clock_ctrl/divider before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/housekeeping/hkspi before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/clock_ctrl/divider2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/soc/core/RAM256 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[0].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/iss before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/clock_ctrl/divider2/even_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/clock_ctrl/divider2/odd_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[11].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[10].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[9].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[8].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[7].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[6].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[5].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[4].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[3].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[2].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[1].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/clock_ctrl/divider/even_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/clock_ctrl/divider/odd_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache before Pass 1 (OPT-776)
Information: Ungrouping 62 of 764 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mgmt_core'
Information: Added key list 'DesignWare' to design 'mgmt_core'. (DDB-72)
Information: The register 'interface1_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: In design 'mgmt_core', the register 'mgmtsoc_vexriscv_transfer_in_progress_reg' is removed because it is merged to 'mgmtsoc_vexriscv_i_cmd_valid_reg'. (OPT-1215)
 Implement Synthetic for 'mgmt_core'.
  Processing 'RAM128_2'
Information: The register 'address_rd_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[31]' is a constant and will be removed. (OPT-1206)
  Processing 'VexRiscv'
Information: Added key list 'DesignWare' to design 'VexRiscv'. (DDB-72)
Information: The register 'CsrPlugin_mip_MTIP_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_fetchPc_pcReg_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_fetchPc_pcReg_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'execute_to_memory_BRANCH_CALC_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_s1_tightlyCoupledHit_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_s2_tightlyCoupledHit_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_cache/decodeStage_mmuRsp_isPaging_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_cache/decodeStage_mmuRsp_exception_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_cache/lineLoader_hadError_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_cache/ways_0_tags_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_cache/ways_0_tags_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'CsrPlugin_interrupt_code_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'CsrPlugin_interrupt_code_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'CsrPlugin_interrupt_targetPrivilege_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'CsrPlugin_interrupt_targetPrivilege_reg[1]' is a constant and will be removed. (OPT-1206)
Information: In design 'VexRiscv', the register '_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[1]' is removed because it is merged to '_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[0]'. (OPT-1215)
Information: In design 'VexRiscv', the register 'decode_to_execute_MEMORY_STORE_reg' is removed because it is merged to 'decode_to_execute_INSTRUCTION_reg[5]'. (OPT-1215)
Information: In design 'VexRiscv', the register 'decode_to_execute_INSTRUCTION_reg[12]' is removed because it is merged to 'decode_to_execute_ALU_BITWISE_CTRL_reg[1]'. (OPT-1215)
Information: In design 'VexRiscv', the register '_zz_2_reg' is removed because it is merged to 'IBusCachedPlugin_fetchPc_booted_reg'. (OPT-1215)
 Implement Synthetic for 'VexRiscv'.
Information: The register 'IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register '_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'housekeeping'
Information: Added key list 'DesignWare' to design 'housekeeping'. (DDB-72)
Information: The register 'wbbd_addr_reg[7]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'housekeeping'.
  Processing 'mgmt_protect'
  Processing 'digital_pll_controller'
 Implement Synthetic for 'digital_pll_controller'.
Information: Added key list 'DesignWare' to design 'digital_pll_controller'. (DDB-72)
  Processing 'caravel'
  Processing 'caravel_clocking'
Information: Added key list 'DesignWare' to design 'caravel_clocking'. (DDB-72)
 Implement Synthetic for 'caravel_clocking'.
  Processing 'SNPS_CLOCK_GATE_HIGH_even_0_0'
  Mapping integrated clock gating circuitry
  Processing 'mprj2_logic_high'
  Processing 'caravel_core'
  Processing 'mprj_logic_high'
  Processing 'ring_osc2x13'
  Processing 'digital_pll'
 Implement Synthetic for 'digital_pll'.
  Processing 'user_id_programming_00000000'
  Processing 'mprj_io_buffer'
  Processing 'SNPS_CLOCK_GATE_HIGH_RAM128_2_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_mgmt_core_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_InstructionCache_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_VexRiscv_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_LOW_housekeeping_spi'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_housekeeping_spi_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_housekeeping_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_digital_pll_controller_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_odd_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_LOW_odd_0_0'
  Mapping integrated clock gating circuitry
  Processing 'mgmt_protect_hv'
Information: Building the design 'chip_io'. (HDL-193)
Warning: Cannot find the design 'chip_io' in the library 'WORK'. (LBR-1)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Warning: Cannot find the design 'user_project_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'gpio_control_block'. (HDL-193)
Warning: Cannot find the design 'gpio_control_block' in the library 'WORK'. (LBR-1)
Information: Building the design 'simple_por'. (HDL-193)
Warning: Cannot find the design 'simple_por' in the library 'WORK'. (LBR-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Warning: Unable to resolve reference 'chip_io' in 'caravel'. (LINK-5)
Warning: Unable to resolve reference 'user_project_wrapper' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'gpio_control_block' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'simple_por' in 'caravel_core'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	chip_core/clock_ctrl/divider/syncN_reg[0]/CP chip_core/clock_ctrl/divider/syncN_reg[0]/Q chip_core/clock_ctrl/U158/A1 chip_core/clock_ctrl/U158/ZN 
Information: Timing loop detected. (OPT-150)
	chip_core/clock_ctrl/divider/syncN_reg[2]/CP chip_core/clock_ctrl/divider/syncN_reg[2]/Q chip_core/clock_ctrl/U14/A1 chip_core/clock_ctrl/U14/ZN chip_core/clock_ctrl/U156/A1 chip_core/clock_ctrl/U156/ZN chip_core/clock_ctrl/U158/A2 chip_core/clock_ctrl/U158/ZN 
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider/syncN_reg[0]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider/syncN_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/clock_ctrl/divider/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[0]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/housekeeping/gpio_configure_reg[3][3]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/housekeeping/hkspi_disable_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[5]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[6]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[4]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[3]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb0'
         to break a timing loop. (OPT-314)
Information: Skipping clock gating on design caravel, since there are no registers. (PWR-806)
Information: Skipping clock gating on design caravel_core, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_protect, since there are no registers. (PWR-806)
Information: Skipping clock gating on design digital_pll, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mprj_io_buffer, since there are no registers. (PWR-806)
Information: Skipping clock gating on design user_id_programming_00000000, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mprj_logic_high, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mprj2_logic_high, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_protect_hv, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_even_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_LOW_odd_0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_odd_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ring_osc2x13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_spi_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_LOW_housekeeping_spi, since there are no registers. (PWR-806)
Information: Skipping clock gating on design housekeeping_DW01_inc_J4_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design housekeeping_DW01_inc_J4_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design housekeeping_DW01_dec_J4_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DP_OP_1004J1_125_5950_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DP_OP_1003J1_124_7230_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DP_OP_1002J1_123_4494_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DP_OP_1001J1_122_2453_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DW01_dec_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DW01_dec_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DW01_add_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DW01_add_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DW01_dec_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DW01_inc_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DW01_dec_J1_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DW01_inc_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DW01_add_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DW01_add_J1_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DW01_inc_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DW01_dec_J1_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DW01_inc_J1_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DW01_dec_J1_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DW01_inc_J1_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DW01_add_J1_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DW01_inc_J1_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mgmt_core_DW01_inc_J1_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_digital_pll_controller_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design digital_pll_controller_RSOP_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design digital_pll_controller_DP_OP_19J5_122_7403_J5_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design digital_pll_controller_DW01_inc_J5_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design RAM128_2_MUX_OP_128_7_32_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design VexRiscv_DP_OP_582J3_122_8766_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design VexRiscv_DW01_dec_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design VexRiscv_DW01_add_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design VexRiscv_DW01_add_J3_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design digital_pll_controller_DP_OP_19J5_123_9875_J5_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design RAM128_2_MUX_OP_128_7_32_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design RAM128_2_MUX_OP_128_7_32_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_even_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_181, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_182, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_183, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_184, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_185, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_186, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_187, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_188, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_189, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_190, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_191, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_192, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_193, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_194, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_195, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_196, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_197, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_198, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_199, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_200, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_201, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_202, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_203, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_204, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_205, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_206, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_207, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_208, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_209, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_210, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_211, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_212, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_213, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_214, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_215, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_216, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_217, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_218, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_219, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_220, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_221, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_222, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_223, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_224, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_225, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_226, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_227, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_228, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_229, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_230, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_231, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_232, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_233, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_234, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_235, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_236, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_237, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_238, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_239, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_240, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_241, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_242, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_243, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_244, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_245, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_246, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_247, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_248, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_249, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_250, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_251, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_252, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_253, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_254, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_255, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_256, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_257, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_258, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_259, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_260, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_261, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_262, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_263, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_264, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_265, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_266, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_267, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_268, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_269, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_270, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_271, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_272, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_273, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_274, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_275, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_276, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_277, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_278, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_279, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_280, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_281, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_282, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_283, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_284, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_285, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_286, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_287, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_288, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_289, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_290, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_291, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_292, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_293, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_294, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_295, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_296, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_297, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_298, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_299, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_300, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_301, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_302, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_303, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_304, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_305, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_306, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_307, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_308, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_309, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_310, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_311, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_312, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_313, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_314, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_315, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_316, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_317, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_318, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_319, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_320, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_321, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_322, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_323, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_324, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_325, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_326, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_327, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_328, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_329, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_330, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_331, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_332, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_333, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_334, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_335, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_336, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_337, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_338, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_339, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_340, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_341, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_342, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_343, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_344, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_345, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_346, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_347, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_348, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_349, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_350, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_351, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_352, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_353, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_354, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_355, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_356, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_357, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_358, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_359, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_360, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_361, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_362, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_363, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_364, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_365, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_366, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_367, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_368, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_369, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_370, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_371, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_372, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_373, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_374, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_375, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_376, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_377, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_378, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_379, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_380, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_381, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_382, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_383, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_384, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_385, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_386, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_387, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_388, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_RAM128_2_389, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mgmt_core_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_InstructionCache_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_VexRiscv_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_spi_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_spi_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_spi_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_spi_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_housekeeping_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_digital_pll_controller_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_digital_pll_controller_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_odd_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_LOW_odd_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_LOW_odd_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_LOW_odd_0_0, since there are no registers. (PWR-806)
Information: Performing clock-gating on design mgmt_core. (PWR-730)
Information: Performing clock-gating on design VexRiscv. (PWR-730)
Information: Performing clock-gating on design caravel_clocking. (PWR-730)
Information: Performing clock-gating on design housekeeping. (PWR-730)
Information: Performing clock-gating on design digital_pll_controller. (PWR-730)
Information: Performing clock-gating on design RAM128_2. (PWR-730)
Information: Performing clock-gating on design RAM128_1. (PWR-730)
Information: Performing clock-gating on design RAM128_0. (PWR-730)
Information: Building the design 'chip_io'. (HDL-193)
Warning: Cannot find the design 'chip_io' in the library 'WORK'. (LBR-1)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Warning: Cannot find the design 'user_project_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'gpio_control_block'. (HDL-193)
Warning: Cannot find the design 'gpio_control_block' in the library 'WORK'. (LBR-1)
Information: Building the design 'simple_por'. (HDL-193)
Warning: Cannot find the design 'simple_por' in the library 'WORK'. (LBR-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Warning: Unable to resolve reference 'chip_io' in 'caravel'. (LINK-5)
Warning: Unable to resolve reference 'user_project_wrapper' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'gpio_control_block' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'simple_por' in 'caravel_core'. (LINK-5)
Information: Timing loop detected. (OPT-150)
	chip_core/clock_ctrl/divider/syncN_reg[0]/CP chip_core/clock_ctrl/divider/syncN_reg[0]/Q chip_core/clock_ctrl/U158/A1 chip_core/clock_ctrl/U158/ZN 
Information: Timing loop detected. (OPT-150)
	chip_core/clock_ctrl/divider/syncN_reg[2]/CP chip_core/clock_ctrl/divider/syncN_reg[2]/Q chip_core/clock_ctrl/U14/A1 chip_core/clock_ctrl/U14/ZN chip_core/clock_ctrl/U156/A1 chip_core/clock_ctrl/U156/ZN chip_core/clock_ctrl/U158/A2 chip_core/clock_ctrl/U158/ZN 
Information: Timing loop detected. (OPT-150)
	chip_core/clock_ctrl/divider/syncN_reg[0]/CP chip_core/clock_ctrl/divider/syncN_reg[0]/Q chip_core/clock_ctrl/U158/A1 chip_core/clock_ctrl/U158/ZN 
Information: Timing loop detected. (OPT-150)
	chip_core/clock_ctrl/divider/syncN_reg[2]/CP chip_core/clock_ctrl/divider/syncN_reg[2]/Q chip_core/clock_ctrl/U14/A1 chip_core/clock_ctrl/U14/ZN chip_core/clock_ctrl/U156/A1 chip_core/clock_ctrl/U156/ZN chip_core/clock_ctrl/U158/A2 chip_core/clock_ctrl/U158/ZN 
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider/syncN_reg[0]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider/syncN_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/clock_ctrl/divider/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[0]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/housekeeping/gpio_configure_reg[3][3]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/housekeeping/hkspi_disable_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[5]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[6]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[4]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[3]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb0'
         to break a timing loop. (OPT-314)
Information: Complementing port 'caravel_rstn' in design 'mgmt_protect'.
	 The new name of the port is 'caravel_rstn_BAR'. (OPT-319)
Information: Complementing port 'wb_rstn_i' in design 'housekeeping'.
	 The new name of the port is 'wb_rstn_i_BAR'. (OPT-319)
Information: Complementing port 'core_rstn' in design 'mgmt_core'.
	 The new name of the port is 'core_rstn_BAR'. (OPT-319)
Information: Complementing port 'resetb_sync' in design 'caravel_clocking'.
	 The new name of the port is 'resetb_sync_BAR'. (OPT-319)
Information: Complementing port 'caravel_rstn_BAR' in design 'mgmt_protect'.
	 The new name of the port is 'caravel_rstn'. (OPT-319)
Information: Complementing port 'wb_rstn_i_BAR' in design 'housekeeping'.
	 The new name of the port is 'wb_rstn_i'. (OPT-319)
Information: Complementing port 'core_rstn_BAR' in design 'mgmt_core'.
	 The new name of the port is 'core_rstn'. (OPT-319)
Information: Complementing port 'resetb_sync_BAR' in design 'caravel_clocking'.
	 The new name of the port is 'resetb_sync'. (OPT-319)
Information: Complementing port 'dBusWishbone_WE' in design 'VexRiscv'.
	 The new name of the port is 'dBusWishbone_WE_BAR'. (OPT-319)
Information: Complementing port 'S5' in design 'RAM128_2_MUX_OP_128_7_32_2'.
	 The new name of the port is 'S5_BAR'. (OPT-319)
Information: Complementing port 'S2' in design 'RAM128_2_MUX_OP_128_7_32_2'.
	 The new name of the port is 'S2_BAR'. (OPT-319)
Information: Complementing port 'S0' in design 'RAM128_2_MUX_OP_128_7_32_2'.
	 The new name of the port is 'S0_BAR'. (OPT-319)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:53 1486831.4      0.00       0.0 2271796.9                           2277847.5000
    0:01:53 1486831.4      0.00       0.0 2271796.9                           2277847.5000
Information: Complementing port 'S5' in design 'RAM128_2_MUX_OP_128_7_32_1'.
	 The new name of the port is 'S5_BAR'. (OPT-319)
Information: Complementing port 'S2' in design 'RAM128_2_MUX_OP_128_7_32_1'.
	 The new name of the port is 'S2_BAR'. (OPT-319)
Information: Complementing port 'S0' in design 'RAM128_2_MUX_OP_128_7_32_1'.
	 The new name of the port is 'S0_BAR'. (OPT-319)
Information: Complementing port 'S5' in design 'RAM128_2_MUX_OP_128_7_32_0'.
	 The new name of the port is 'S5_BAR'. (OPT-319)
Information: Complementing port 'S2' in design 'RAM128_2_MUX_OP_128_7_32_0'.
	 The new name of the port is 'S2_BAR'. (OPT-319)
Information: Complementing port 'S0' in design 'RAM128_2_MUX_OP_128_7_32_0'.
	 The new name of the port is 'S0_BAR'. (OPT-319)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[0]' is a constant and will be removed. (OPT-1206)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[0]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[0]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[1]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[1]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[25]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[25]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[25]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[26]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[26]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[24]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[24]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[24]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[24]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[31]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[31]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[31]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[3]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[3]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[27]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[27]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[27]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[27]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[30]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[30]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[30]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[30]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[6]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[6]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[22]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[29]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[29]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[29]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[29]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[11]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[11]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[11]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[11]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[28]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[28]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[28]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[28]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[2]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[2]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[4]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[20]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[7]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[7]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[23]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[5]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[5]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[21]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[21]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[8]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[8]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[16]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[23]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[23]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[13]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[13]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[8]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[8]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[7]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[7]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[22]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[22]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[15]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[15]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[15]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[16]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[16]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[14]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[14]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[14]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[14]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[9]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[9]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[10]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[10]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[10]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[10]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[21]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[21]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[9]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[9]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[6]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[6]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[12]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[12]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[17]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[17]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[18]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[18]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[19]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[19]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[12]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[12]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[13]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[13]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[17]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[17]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[5]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[5]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[20]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[20]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[26]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[26]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[19]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[19]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[18]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[18]'. (OPT-1215)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_reg' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_reg' will be removed. (OPT-1207)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'chip_core/soc/core/dbg_uart_address_reg[30]' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/dbg_uart_address_reg[31]' will be removed. (OPT-1207)
Information: There is no timing violation in design caravel. Delay-based auto_ungroup will not be performed. (OPT-780)
  Mapping Optimization (Phase 1)
Information: The register 'chip_core/soc/core/VexRiscv/CsrPlugin_interrupt_code_reg[2]' is a constant and will be removed. (OPT-1206)
Information: Removing redundant clock gate 'chip_core/soc/core/clk_gate_count_reg'. (PWR-477)
Information: Removing redundant clock gate 'chip_core/soc/core/clk_gate_count_reg'. (PWR-477)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:34 1784511.0      0.00       0.0   19608.7                           3098177.7500
    0:03:36 1784501.6      0.00       0.0   19578.5                           3098162.7500

  Beginning Constant Register Removal
  -----------------------------------
    0:03:41 1790676.7      0.00       0.0   19468.1                           3114841.0000
    0:03:44 1790676.7      0.00       0.0   19468.1                           3114841.0000

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:04:11 1505525.5      0.00       0.0    3277.9                           2301695.7500
    0:04:11 1505525.5      0.00       0.0    3277.9                           2301695.7500
    0:04:11 1505525.5      0.00       0.0    3277.9                           2301695.7500
    0:04:11 1505525.5      0.00       0.0    3277.9                           2301695.7500
    0:04:19 1505484.7      0.00       0.0    3275.9                           2301667.5000
    0:04:22 1505465.9      0.00       0.0    3278.6                           2301660.2500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:04:38 1505045.8      0.00       0.0    3235.9                           2300873.5000
    0:04:40 1498851.0      0.00       0.0    3229.7                           2291141.5000
    0:04:40 1498851.0      0.00       0.0    3229.7                           2291141.5000
    0:04:40 1498851.0      0.00       0.0    3229.7                           2291141.5000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:45 1498854.1      0.00       0.0    3113.6                           2289056.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:04:47 1500124.3      0.00       0.0       0.0                           2291158.2500
    0:04:47 1500124.3      0.00       0.0       0.0                           2291158.2500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:47 1500124.3      0.00       0.0       0.0                           2291158.2500
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:04:53 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:53 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:53 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:04:55 1499506.5      0.00       0.0       0.0                           2289994.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:02 1499506.5      0.00       0.0       0.0                           2289994.5000
    0:05:05 1498608.0      0.00       0.0       0.0                           2291983.5000
    0:05:05 1498608.0      0.00       0.0       0.0                           2291983.5000
    0:05:05 1498608.0      0.00       0.0       0.0                           2291983.5000
    0:05:09 1498557.8      0.00       0.0       0.0                           2291751.7500
    0:05:15 1498485.7      0.00       0.0       0.0                           2291622.7500
    0:05:15 1498485.7      0.00       0.0       0.0                           2291622.7500
    0:05:15 1498485.7      0.00       0.0       0.0                           2291622.7500
    0:05:15 1498485.7      0.00       0.0       0.0                           2291622.7500
    0:05:15 1498485.7      0.00       0.0       0.0                           2291622.7500
    0:05:15 1498485.7      0.00       0.0       0.0                           2291622.7500
    0:05:19 1498357.1      0.00       0.0     139.0                           2291565.5000
Loading db file '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[SCL] 11/24/2024 19:29:26 PID:8340 Client:sfalvsd checkin electromigration_drc 
Information: Building the design 'chip_io'. (HDL-193)
Warning: Cannot find the design 'chip_io' in the library 'WORK'. (LBR-1)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Warning: Cannot find the design 'user_project_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'gpio_control_block'. (HDL-193)
Warning: Cannot find the design 'gpio_control_block' in the library 'WORK'. (LBR-1)
Information: Building the design 'simple_por'. (HDL-193)
Warning: Cannot find the design 'simple_por' in the library 'WORK'. (LBR-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Warning: Unable to resolve reference 'chip_io' in 'caravel'. (LINK-5)
Warning: Unable to resolve reference 'user_project_wrapper' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'gpio_control_block' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'simple_por' in 'caravel_core'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated black box outputs. (PWR-428)
1
# # Write out the synthesized netlist
write -format verilog -hierarchy -output $output_file
Information: Building the design 'chip_io'. (HDL-193)
Warning: Cannot find the design 'chip_io' in the library 'WORK'. (LBR-1)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Warning: Cannot find the design 'user_project_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'gpio_control_block'. (HDL-193)
Warning: Cannot find the design 'gpio_control_block' in the library 'WORK'. (LBR-1)
Information: Building the design 'simple_por'. (HDL-193)
Warning: Cannot find the design 'simple_por' in the library 'WORK'. (LBR-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Warning: Unable to resolve reference 'chip_io' in 'caravel'. (LINK-5)
Warning: Unable to resolve reference 'user_project_wrapper' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'gpio_control_block' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'simple_por' in 'caravel_core'. (LINK-5)
Writing verilog file '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/out/synth/output_file.v'.
Warning: Verilog writer has added 2 nets to module mgmt_protect using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 539 nets to module caravel_core using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
# # Generate and save the QoR (Quality of Results) report
# report_qor -hierarchical -output $report_file
# Exit the DC Shell
quit

Memory usage for this session 361 Mbytes.
Memory usage for this session including child processes 395 Mbytes.
CPU usage for this session 444 seconds ( 0.12 hours ).
Elapsed time for this session 470 seconds ( 0.13 hours ).

Thank you...
