INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/lab2_optional/lab2_optional.sim/sim_1/impl/timing/xsim/SenderTestModule_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CharacterDecoder
INFO: [VRFC 10-311] analyzing module ConstCounter
INFO: [VRFC 10-311] analyzing module Debouncer
INFO: [VRFC 10-311] analyzing module Debouncer_0
INFO: [VRFC 10-311] analyzing module Debouncer_2
INFO: [VRFC 10-311] analyzing module Debouncer_3
INFO: [VRFC 10-311] analyzing module Debouncer_5
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver
INFO: [VRFC 10-311] analyzing module Hold_to_step
INFO: [VRFC 10-311] analyzing module Hold_to_step_1
INFO: [VRFC 10-311] analyzing module Hold_to_step_4
INFO: [VRFC 10-311] analyzing module Listener
INFO: [VRFC 10-311] analyzing module SSD_Transmittor_Driver
INFO: [VRFC 10-311] analyzing module Sender
INFO: [VRFC 10-311] analyzing module baud_controller_r
INFO: [VRFC 10-311] analyzing module baud_controller_t
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/Optional Source Code/Optional src/Testbenches/Display_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SenderTestModule_tb
