#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_048a6c68 .scope module, "tb" "tb" 2 10;
 .timescale 0 0;
v0489ee60_0 .net "PC_f_d", 31 0, v0489ec50_0;  1 drivers
v048a0010_0 .net "addr", 31 0, v0489ea40_0;  1 drivers
v0489ff60_0 .var "clk", 0 0;
v0489fe58_0 .var "data", 31 0;
v0489fb98_0 .net "en", 0 0, v0489ed00_0;  1 drivers
v0489fcf8_0 .var "faddr", 31 0;
v0489feb0_0 .var "flush", 0 0;
v0489fe00_0 .net "instr_f_d", 31 0, v0489ef10_0;  1 drivers
v0489fda8_0 .net "pipe_valid", 0 0, v0489ea98_0;  1 drivers
v0489fca0_0 .var "reset", 0 0;
v0489fd50_0 .var "stall", 0 0;
v0489ff08_0 .var "strobe", 0 0;
E_04894fc0 .event posedge, v0489ed00_0;
S_048a6d38 .scope module, "decode" "decode" 2 38, 3 7 0, S_048a6c68;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "PC_in"
    .port_info 3 /INPUT 32 "instr_in"
    .port_info 4 /INPUT 1 "pipeline_in_valid"
    .port_info 5 /OUTPUT 32 "PC_out"
    .port_info 6 /OUTPUT 32 "instr_out"
    .port_info 7 /OUTPUT 1 "pipeline_out_valid"
    .port_info 8 /INPUT 1 "stall"
    .port_info 9 /INPUT 1 "flush"
v029cbc40_0 .net "PC_in", 31 0, v0489ec50_0;  alias, 1 drivers
v04893d40_0 .var "PC_out", 31 0;
v04893e70_0 .net "clk", 0 0, v0489ff60_0;  1 drivers
v029cb008_0 .net "flush", 0 0, v0489feb0_0;  1 drivers
v029cb060_0 .net "instr_in", 31 0, v0489ef10_0;  alias, 1 drivers
v029c3a08_0 .var "instr_out", 31 0;
v029c3a60_0 .net "pipeline_in_valid", 0 0, v0489ea98_0;  alias, 1 drivers
v029c3ab8_0 .var "pipeline_out_valid", 0 0;
v0489eeb8_0 .net "reset", 0 0, v0489fca0_0;  1 drivers
v0489eba0_0 .var "rg_flush", 0 0;
v0489eaf0_0 .var "rg_stall", 0 0;
v0489ebf8_0 .net "stall", 0 0, v0489fd50_0;  1 drivers
E_048952e0 .event posedge, v04893e70_0;
E_048951a0 .event posedge, v029cb008_0;
E_04895308 .event posedge, v0489ebf8_0;
S_029c3b10 .scope module, "fetch" "fetch" 2 22, 4 7 0, S_048a6c68;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "mem_rd_addr"
    .port_info 3 /OUTPUT 1 "mem_rd_enable"
    .port_info 4 /INPUT 32 "mem_rd_data"
    .port_info 5 /INPUT 1 "mem_rd_ready"
    .port_info 6 /OUTPUT 32 "instr"
    .port_info 7 /OUTPUT 32 "PC"
    .port_info 8 /OUTPUT 1 "pipeline_valid"
    .port_info 9 /INPUT 1 "flush"
    .port_info 10 /INPUT 32 "flush_addr"
    .port_info 11 /INPUT 1 "stall"
v0489ec50_0 .var "PC", 31 0;
v0489e9e8_0 .net "clk", 0 0, v0489ff60_0;  alias, 1 drivers
v0489e938_0 .net "flush", 0 0, v0489feb0_0;  alias, 1 drivers
v0489e8e0_0 .net "flush_addr", 31 0, v0489fcf8_0;  1 drivers
v0489ef10_0 .var "instr", 31 0;
v0489ea40_0 .var "mem_rd_addr", 31 0;
v0489ef68_0 .net "mem_rd_data", 31 0, v0489fe58_0;  1 drivers
v0489ed00_0 .var "mem_rd_enable", 0 0;
v0489e990_0 .net "mem_rd_ready", 0 0, v0489ff08_0;  1 drivers
v0489efc0_0 .var "mem_valid", 0 0;
v0489e888_0 .var "next_PC", 31 0;
v0489ea98_0 .var "pipeline_valid", 0 0;
v0489eb48_0 .net "reset", 0 0, v0489fca0_0;  alias, 1 drivers
v0489eca8_0 .var "rg_data_from_mem", 31 0;
v0489ed58_0 .var "rg_flush", 0 0;
v0489edb0_0 .var "rg_stall", 0 0;
v0489ee08_0 .net "stall", 0 0, v0489fd50_0;  alias, 1 drivers
E_04895268/0 .event edge, v0489ed58_0, v0489e888_0, v0489eeb8_0, v0489e990_0;
E_04895268/1 .event edge, v0489ed00_0;
E_04895268 .event/or E_04895268/0, E_04895268/1;
    .scope S_029c3b10;
T_0 ;
    %wait E_048951a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0489ed58_0, 0;
    %vpi_call 4 36 "$display", "%0d\011FETCH: Flush - Addr: %h", $time, v0489e8e0_0 {0 0 0};
    %jmp T_0;
    .thread T_0;
    .scope S_029c3b10;
T_1 ;
    %wait E_04895308;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0489edb0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_029c3b10;
T_2 ;
    %wait E_04895268;
    %load/vec4 v0489eb48_0;
    %flag_set/vec4 8;
    %load/vec4 v0489ed58_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0489efc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0489ed00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0489e888_0;
    %assign/vec4 v0489ea40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0489ed00_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0489ed00_0;
    %load/vec4 v0489e990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0489ef68_0;
    %assign/vec4 v0489eca8_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0489efc0_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_029c3b10;
T_3 ;
    %wait E_048952e0;
    %load/vec4 v0489eb48_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0489ec50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0489e888_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0489ea98_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0489ed00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0489ed58_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0489ec50_0;
    %assign/vec4 v0489ec50_0, 0;
    %load/vec4 v0489e8e0_0;
    %assign/vec4 v0489e888_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0489ea98_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0489ed00_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0489efc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0489eca8_0;
    %assign/vec4 v0489ef10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0489ea98_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0489ed00_0, 0;
    %load/vec4 v0489edb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0489ec50_0;
    %assign/vec4 v0489ec50_0, 0;
    %load/vec4 v0489e888_0;
    %assign/vec4 v0489e888_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0489e888_0;
    %assign/vec4 v0489ec50_0, 0;
    %load/vec4 v0489e888_0;
    %addi 4, 0, 32;
    %assign/vec4 v0489e888_0, 0;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0489ea98_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0489ed58_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0489edb0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_029c3b10;
T_4 ;
    %wait E_048952e0;
    %load/vec4 v0489ea98_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 4 90 "$display", "%0d\011FETCH: PC: %h nextPC: %h instr: %h", $time, v0489ec50_0, v0489e888_0, v0489ef10_0 {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_048a6d38;
T_5 ;
    %wait E_04895308;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0489eaf0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_048a6d38;
T_6 ;
    %wait E_048951a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0489eba0_0, 0;
    %vpi_call 3 30 "$display", "%0d\011DECODE: Flush", $time {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_048a6d38;
T_7 ;
    %wait E_048952e0;
    %load/vec4 v0489eeb8_0;
    %flag_set/vec4 8;
    %load/vec4 v0489eba0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v029c3ab8_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0489eaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v04893d40_0;
    %assign/vec4 v04893d40_0, 0;
    %load/vec4 v029c3a08_0;
    %assign/vec4 v029c3a08_0, 0;
    %load/vec4 v029c3ab8_0;
    %assign/vec4 v029c3ab8_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v029c3a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v029cbc40_0;
    %assign/vec4 v04893d40_0, 0;
    %load/vec4 v029cb060_0;
    %assign/vec4 v029c3a08_0, 0;
    %load/vec4 v029c3a60_0;
    %assign/vec4 v029c3ab8_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0489eaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0489eba0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_048a6d38;
T_8 ;
    %wait E_048952e0;
    %load/vec4 v029c3ab8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call 3 54 "$display", "%0d\011DECODE: PC: %h instr: %h", $time, v04893d40_0, v029c3a08_0 {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_048a6c68;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0489ff60_0;
    %inv;
    %store/vec4 v0489ff60_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_048a6c68;
T_10 ;
    %vpi_call 2 51 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_048a6c68 {0 0 0};
    %end;
    .thread T_10;
    .scope S_048a6c68;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0489fca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0489ff60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0489ff08_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0489fd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0489feb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0489fcf8_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0489fca0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0489fcf8_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0489feb0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0489feb0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_048a6c68;
T_12 ;
    %wait E_04894fc0;
    %delay 5, 0;
    %load/vec4 v048a0010_0;
    %addi 32768, 0, 32;
    %store/vec4 v0489fe58_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0489ff08_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0489ff08_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_048a6c68;
T_13 ;
    %wait E_048952e0;
    %vpi_call 2 73 "$display", "************************\012" {0 0 0};
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./src/tb.v";
    "././src/decode.v";
    "././src/fetch.v";
