<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy_top.v<br>
C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4MG64PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Dec 29 15:47:23 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>USB2_0_SoftPHY_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.327s, Elapsed time = 0h 0m 0.358s, Peak memory usage = 56.090MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 56.090MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.067s, Peak memory usage = 56.090MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.04s, Peak memory usage = 56.090MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.107s, Peak memory usage = 56.090MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.063s, Peak memory usage = 56.090MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 56.090MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 56.090MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 56.090MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.202s, Elapsed time = 0h 0m 0.203s, Peak memory usage = 56.090MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.064s, Peak memory usage = 56.090MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.06s, Peak memory usage = 56.090MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 9s, Elapsed time = 0h 0m 9s, Peak memory usage = 72.863MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.28s, Elapsed time = 0h 0m 0.281s, Peak memory usage = 72.863MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.114s, Peak memory usage = 72.863MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 10s, Elapsed time = 0h 0m 10s, Peak memory usage = 72.863MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>39</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>639</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>59</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>258</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>204</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>99</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNP</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1267</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>111</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>460</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>696</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>13</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDHCEN</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1289(1276 LUTs, 13 ALUs) / 4608</td>
<td>28%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>639 / 3621</td>
<td>18%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 3621</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>639 / 3621</td>
<td>18%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>1 / 10</td>
<td>10%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>fclk_i</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>fclk_i_ibuf/I </td>
</tr>
<tr>
<td>clk_i</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_i_ibuf/I </td>
</tr>
<tr>
<td>u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.5</td>
<td>0.000</td>
<td>40.000</td>
<td>fclk_i_ibuf/I</td>
<td>fclk_i</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>50.0(MHz)</td>
<td>68.1(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>12.5(MHz)</td>
<td>114.7(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>224</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.997</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s1/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s1/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n388_s6/I1</td>
</tr>
<tr>
<td>2.506</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n388_s6/F</td>
</tr>
<tr>
<td>2.862</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n393_s5/I2</td>
</tr>
<tr>
<td>3.471</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n393_s5/F</td>
</tr>
<tr>
<td>3.827</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n393_s3/I0</td>
</tr>
<tr>
<td>3.937</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n393_s3/O</td>
</tr>
<tr>
<td>4.293</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n417_s6/I0</td>
</tr>
<tr>
<td>5.057</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n417_s6/F</td>
</tr>
<tr>
<td>5.413</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n417_s3/I1</td>
</tr>
<tr>
<td>5.524</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n417_s3/O</td>
</tr>
<tr>
<td>5.879</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n573_s10/I1</td>
</tr>
<tr>
<td>6.694</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n573_s10/F</td>
</tr>
<tr>
<td>7.049</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s14/I3</td>
</tr>
<tr>
<td>7.513</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s14/F</td>
</tr>
<tr>
<td>7.869</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s24/I1</td>
</tr>
<tr>
<td>8.683</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s24/F</td>
</tr>
<tr>
<td>9.039</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n573_s8/I2</td>
</tr>
<tr>
<td>9.648</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n573_s8/F</td>
</tr>
<tr>
<td>10.004</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n573_s5/I1</td>
</tr>
<tr>
<td>10.818</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n573_s5/F</td>
</tr>
<tr>
<td>11.174</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n570_s3/I2</td>
</tr>
<tr>
<td>11.783</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n570_s3/F</td>
</tr>
<tr>
<td>12.138</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n570_s2/I0</td>
</tr>
<tr>
<td>12.903</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n570_s2/F</td>
</tr>
<tr>
<td>13.259</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n284_s2/I1</td>
</tr>
<tr>
<td>14.073</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n284_s2/F</td>
</tr>
<tr>
<td>14.429</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n284_s1/I2</td>
</tr>
<tr>
<td>15.038</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n284_s1/F</td>
</tr>
<tr>
<td>15.394</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>224</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.997</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_1_s0/CLK</td>
</tr>
<tr>
<td>20.700</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.728, 73.009%; route: 0.269, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.722, 60.584%; route: 5.335, 37.057%; tC2Q: 0.340, 2.359%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.728, 73.009%; route: 0.269, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>224</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.997</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s1/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s1/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n388_s6/I1</td>
</tr>
<tr>
<td>2.506</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n388_s6/F</td>
</tr>
<tr>
<td>2.862</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n393_s5/I2</td>
</tr>
<tr>
<td>3.471</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n393_s5/F</td>
</tr>
<tr>
<td>3.827</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n393_s3/I0</td>
</tr>
<tr>
<td>3.937</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n393_s3/O</td>
</tr>
<tr>
<td>4.293</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n417_s6/I0</td>
</tr>
<tr>
<td>5.057</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n417_s6/F</td>
</tr>
<tr>
<td>5.413</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n417_s3/I1</td>
</tr>
<tr>
<td>5.524</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n417_s3/O</td>
</tr>
<tr>
<td>5.879</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n573_s10/I1</td>
</tr>
<tr>
<td>6.694</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n573_s10/F</td>
</tr>
<tr>
<td>7.049</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s14/I3</td>
</tr>
<tr>
<td>7.513</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s14/F</td>
</tr>
<tr>
<td>7.869</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s24/I1</td>
</tr>
<tr>
<td>8.683</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s24/F</td>
</tr>
<tr>
<td>9.039</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n573_s8/I2</td>
</tr>
<tr>
<td>9.648</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n573_s8/F</td>
</tr>
<tr>
<td>10.004</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n572_s7/I0</td>
</tr>
<tr>
<td>10.768</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n572_s7/F</td>
</tr>
<tr>
<td>11.124</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n572_s4/I1</td>
</tr>
<tr>
<td>11.938</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n572_s4/F</td>
</tr>
<tr>
<td>12.294</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n572_s2/I3</td>
</tr>
<tr>
<td>12.758</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n572_s2/F</td>
</tr>
<tr>
<td>13.114</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n285_s2/I0</td>
</tr>
<tr>
<td>13.878</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n285_s2/F</td>
</tr>
<tr>
<td>14.234</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n285_s1/I0</td>
</tr>
<tr>
<td>14.999</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n285_s1/F</td>
</tr>
<tr>
<td>15.354</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>224</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.997</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_0_s0/CLK</td>
</tr>
<tr>
<td>20.700</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.728, 73.009%; route: 0.269, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.683, 60.476%; route: 5.335, 37.159%; tC2Q: 0.340, 2.365%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.728, 73.009%; route: 0.269, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>224</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.997</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s1/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s1/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n388_s6/I1</td>
</tr>
<tr>
<td>2.506</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n388_s6/F</td>
</tr>
<tr>
<td>2.862</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n393_s5/I2</td>
</tr>
<tr>
<td>3.471</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n393_s5/F</td>
</tr>
<tr>
<td>3.827</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n393_s3/I0</td>
</tr>
<tr>
<td>3.937</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n393_s3/O</td>
</tr>
<tr>
<td>4.293</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n417_s6/I0</td>
</tr>
<tr>
<td>5.057</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n417_s6/F</td>
</tr>
<tr>
<td>5.413</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n417_s3/I1</td>
</tr>
<tr>
<td>5.524</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n417_s3/O</td>
</tr>
<tr>
<td>5.879</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n573_s10/I1</td>
</tr>
<tr>
<td>6.694</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n573_s10/F</td>
</tr>
<tr>
<td>7.049</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s14/I3</td>
</tr>
<tr>
<td>7.513</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s14/F</td>
</tr>
<tr>
<td>7.869</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s24/I1</td>
</tr>
<tr>
<td>8.683</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s24/F</td>
</tr>
<tr>
<td>9.039</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n573_s8/I2</td>
</tr>
<tr>
<td>9.648</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n573_s8/F</td>
</tr>
<tr>
<td>10.004</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n573_s5/I1</td>
</tr>
<tr>
<td>10.818</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n573_s5/F</td>
</tr>
<tr>
<td>11.174</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n569_s3/I0</td>
</tr>
<tr>
<td>11.938</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n569_s3/F</td>
</tr>
<tr>
<td>12.294</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n569_s2/I2</td>
</tr>
<tr>
<td>12.903</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n569_s2/F</td>
</tr>
<tr>
<td>13.259</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n284_s4/I2</td>
</tr>
<tr>
<td>13.868</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n284_s4/F</td>
</tr>
<tr>
<td>14.224</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n283_s2/I0</td>
</tr>
<tr>
<td>14.988</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n283_s2/F</td>
</tr>
<tr>
<td>15.344</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>224</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.997</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_2_s0/CLK</td>
</tr>
<tr>
<td>20.700</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.728, 73.009%; route: 0.269, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.673, 60.447%; route: 5.335, 37.186%; tC2Q: 0.340, 2.367%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.728, 73.009%; route: 0.269, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_smark_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>224</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.997</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_smark_7_s0/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_smark_7_s0/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_7_s128/I1</td>
</tr>
<tr>
<td>2.506</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_7_s128/F</td>
</tr>
<tr>
<td>2.862</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_7_s100/I1</td>
</tr>
<tr>
<td>3.676</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_7_s100/F</td>
</tr>
<tr>
<td>4.032</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_7_s50/I1</td>
</tr>
<tr>
<td>4.846</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_7_s50/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_7_s16/I0</td>
</tr>
<tr>
<td>5.967</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>utmi_data_in_o_d_7_s16/F</td>
</tr>
<tr>
<td>6.322</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s21/I1</td>
</tr>
<tr>
<td>7.137</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s21/F</td>
</tr>
<tr>
<td>7.492</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_1_s8/I3</td>
</tr>
<tr>
<td>7.956</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>utmi_data_in_o_d_1_s8/F</td>
</tr>
<tr>
<td>8.312</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_1_s17/I3</td>
</tr>
<tr>
<td>8.776</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>utmi_data_in_o_d_1_s17/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/I0</td>
</tr>
<tr>
<td>9.896</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/F</td>
</tr>
<tr>
<td>10.252</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/I2</td>
</tr>
<tr>
<td>10.861</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/F</td>
</tr>
<tr>
<td>11.217</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s1/I1</td>
</tr>
<tr>
<td>12.031</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s1/F</td>
</tr>
<tr>
<td>12.387</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n861_s/I1</td>
</tr>
<tr>
<td>13.161</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n861_s/COUT</td>
</tr>
<tr>
<td>13.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n860_s/CIN</td>
</tr>
<tr>
<td>13.203</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n860_s/COUT</td>
</tr>
<tr>
<td>13.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n859_s/CIN</td>
</tr>
<tr>
<td>13.620</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n859_s/SUM</td>
</tr>
<tr>
<td>13.976</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n891_s5/I3</td>
</tr>
<tr>
<td>14.440</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n891_s5/F</td>
</tr>
<tr>
<td>14.796</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>224</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.997</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4/CLK</td>
</tr>
<tr>
<td>20.700</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.728, 73.009%; route: 0.269, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.836, 64.031%; route: 4.624, 33.508%; tC2Q: 0.340, 2.461%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.728, 73.009%; route: 0.269, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_smark_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>224</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.997</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_smark_7_s0/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_smark_7_s0/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_7_s128/I1</td>
</tr>
<tr>
<td>2.506</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_7_s128/F</td>
</tr>
<tr>
<td>2.862</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_7_s100/I1</td>
</tr>
<tr>
<td>3.676</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_7_s100/F</td>
</tr>
<tr>
<td>4.032</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_7_s50/I1</td>
</tr>
<tr>
<td>4.846</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_7_s50/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_7_s16/I0</td>
</tr>
<tr>
<td>5.967</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>utmi_data_in_o_d_7_s16/F</td>
</tr>
<tr>
<td>6.322</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s21/I1</td>
</tr>
<tr>
<td>7.137</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s21/F</td>
</tr>
<tr>
<td>7.492</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_1_s8/I3</td>
</tr>
<tr>
<td>7.956</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>utmi_data_in_o_d_1_s8/F</td>
</tr>
<tr>
<td>8.312</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_1_s17/I3</td>
</tr>
<tr>
<td>8.776</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>utmi_data_in_o_d_1_s17/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/I0</td>
</tr>
<tr>
<td>9.896</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/F</td>
</tr>
<tr>
<td>10.252</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/I2</td>
</tr>
<tr>
<td>10.861</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/F</td>
</tr>
<tr>
<td>11.217</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s1/I1</td>
</tr>
<tr>
<td>12.031</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s1/F</td>
</tr>
<tr>
<td>12.387</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n861_s/I1</td>
</tr>
<tr>
<td>13.161</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n861_s/COUT</td>
</tr>
<tr>
<td>13.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n860_s/CIN</td>
</tr>
<tr>
<td>13.578</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n860_s/SUM</td>
</tr>
<tr>
<td>13.934</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n892_s5/I3</td>
</tr>
<tr>
<td>14.398</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n892_s5/F</td>
</tr>
<tr>
<td>14.753</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_1_s3/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>224</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.997</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_1_s3/CLK</td>
</tr>
<tr>
<td>20.700</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_1_s3</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.728, 73.009%; route: 0.269, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.793, 63.920%; route: 4.624, 33.611%; tC2Q: 0.340, 2.469%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.728, 73.009%; route: 0.269, 26.991%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
