<stg><name>heapSort</name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="18">
<or_exp><and_exp><literal name="operation_V_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="1" to="9">
<condition id="16">
<or_exp><and_exp><literal name="operation_V_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="21">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="2" to="4">
<condition id="20">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="3" to="2">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="4" to="5">
<condition id="27">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="4" to="10">
<condition id="26">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="5" to="6">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="6" to="7">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="7" to="8">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="8" to="4">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="9" to="10">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8 %indexOutputData) nounwind, !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @heapSort_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %indexOutputData_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %indexOutputData) nounwind

]]></node>
<StgValue><ssdm name="indexOutputData_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="1">
<![CDATA[
:4  %operation_V_load = load i1* @operation_V, align 1

]]></node>
<StgValue><ssdm name="operation_V_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %operation_V_load, label %3, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="operation_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp = sext i8 %indexOutputData_read to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="operation_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="operation_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="16" op_0_bw="8">
<![CDATA[
:2  %A_load = load i16* %A_addr, align 2

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %i_i = phi i8 [ %i, %1 ], [ 127, %0 ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader:1  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %i_i, i32 7)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %tmp_2, label %.preheader.i, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="10">
<![CDATA[
:0  call fastcc void @heapSort_maxHeapify_noRecurv(i8 signext %i_i, i10 signext 256) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %i = add i8 %i_i, -1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="10">
<![CDATA[
:0  call fastcc void @heapSort_maxHeapify_noRecurv(i8 signext %i_i, i10 signext 256) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader.i:0  %i_1_i = phi i9 [ %i_2, %2 ], [ 255, %.preheader ]

]]></node>
<StgValue><ssdm name="i_1_i"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="16" op_0_bw="9">
<![CDATA[
.preheader.i:1  %i_1_i_cast = sext i9 %i_1_i to i16

]]></node>
<StgValue><ssdm name="i_1_i_cast"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.preheader.i:2  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %i_1_i, i32 8)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %tmp_3, label %heapSort_noRecurv.exit, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="16" op_0_bw="16">
<![CDATA[
:0  %temp = load i16* getelementptr inbounds ([256 x i16]* @A, i64 0, i64 0), align 2

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="16">
<![CDATA[
:1  %tmp_12_i = zext i16 %i_1_i_cast to i64

]]></node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_6 = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp_12_i

]]></node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="16" op_0_bw="8">
<![CDATA[
:3  %A_load_7 = load i16* %A_addr_6, align 2

]]></node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="16" op_0_bw="16">
<![CDATA[
:0  %temp = load i16* getelementptr inbounds ([256 x i16]* @A, i64 0, i64 0), align 2

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="16" op_0_bw="8">
<![CDATA[
:3  %A_load_7 = load i16* %A_addr_6, align 2

]]></node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  store i16 %A_load_7, i16* getelementptr inbounds ([256 x i16]* @A, i64 0, i64 0), align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="40" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:5  store i16 %temp, i16* %A_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="10" op_0_bw="9">
<![CDATA[
:6  %i_1_i_cast_cast = zext i9 %i_1_i to i10

]]></node>
<StgValue><ssdm name="i_1_i_cast_cast"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="10">
<![CDATA[
:7  call fastcc void @heapSort_maxHeapify_noRecurv(i8 signext 0, i10 signext %i_1_i_cast_cast) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %i_2 = add i9 %i_1_i, -1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="44" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="10">
<![CDATA[
:7  call fastcc void @heapSort_maxHeapify_noRecurv(i8 signext 0, i10 signext %i_1_i_cast_cast) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="46" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="16" op_0_bw="8">
<![CDATA[
:2  %A_load = load i16* %A_addr, align 2

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %heapSort_noRecurv.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
heapSort_noRecurv.exit:0  %p_0 = phi i16 [ %A_load, %3 ], [ 0, %.preheader.i ]

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="16">
<![CDATA[
heapSort_noRecurv.exit:1  ret i16 %p_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="65" name="indexOutputData" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="indexOutputData"/></StgValue>
</port>
<port id="66" name="operation_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="operation_V"/></StgValue>
</port>
<port id="67" name="A" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="69" from="_ssdm_op_SpecBitsMap" to="stg_11" fromId="68" toId="11">
</dataflow>
<dataflow id="70" from="indexOutputData" to="stg_11" fromId="65" toId="11">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecBitsMap" to="stg_12" fromId="68" toId="12">
</dataflow>
<dataflow id="73" from="stg_72" to="stg_12" fromId="72" toId="12">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecTopModule" to="stg_13" fromId="74" toId="13">
</dataflow>
<dataflow id="77" from="heapSort_str" to="stg_13" fromId="76" toId="13">
</dataflow>
<dataflow id="79" from="_ssdm_op_Read.ap_auto.i8" to="indexOutputData_read" fromId="78" toId="14">
</dataflow>
<dataflow id="80" from="indexOutputData" to="indexOutputData_read" fromId="65" toId="14">
</dataflow>
<dataflow id="81" from="operation_V" to="operation_V_load" fromId="66" toId="15">
</dataflow>
<dataflow id="82" from="operation_V_load" to="stg_16" fromId="15" toId="16">
</dataflow>
<dataflow id="83" from="indexOutputData_read" to="tmp" fromId="14" toId="17">
</dataflow>
<dataflow id="84" from="A" to="A_addr" fromId="67" toId="18">
</dataflow>
<dataflow id="86" from="stg_85" to="A_addr" fromId="85" toId="18">
</dataflow>
<dataflow id="87" from="tmp" to="A_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="88" from="A_addr" to="A_load" fromId="18" toId="19">
</dataflow>
<dataflow id="89" from="i" to="i_i" fromId="25" toId="20">
<BackEdge/>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="90" from="stg_27" to="i_i" fromId="27" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="92" from="stg_91" to="i_i" fromId="91" toId="20">
<condition id="48">
<or_exp><and_exp><literal name="operation_V_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="93" from="stg_16" to="i_i" fromId="16" toId="20">
</dataflow>
<dataflow id="95" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_2" fromId="94" toId="21">
</dataflow>
<dataflow id="96" from="i_i" to="tmp_2" fromId="20" toId="21">
</dataflow>
<dataflow id="98" from="stg_97" to="tmp_2" fromId="97" toId="21">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="99" toId="22">
</dataflow>
<dataflow id="102" from="stg_101" to="empty" fromId="101" toId="22">
</dataflow>
<dataflow id="103" from="stg_101" to="empty" fromId="101" toId="22">
</dataflow>
<dataflow id="104" from="stg_101" to="empty" fromId="101" toId="22">
</dataflow>
<dataflow id="105" from="tmp_2" to="stg_23" fromId="21" toId="23">
</dataflow>
<dataflow id="107" from="heapSort_maxHeapify_noRecurv" to="stg_24" fromId="106" toId="24">
</dataflow>
<dataflow id="108" from="i_i" to="stg_24" fromId="20" toId="24">
</dataflow>
<dataflow id="110" from="stg_109" to="stg_24" fromId="109" toId="24">
</dataflow>
<dataflow id="111" from="A" to="stg_24" fromId="67" toId="24">
</dataflow>
<dataflow id="112" from="i_i" to="i" fromId="20" toId="25">
</dataflow>
<dataflow id="114" from="stg_113" to="i" fromId="113" toId="25">
</dataflow>
<dataflow id="115" from="heapSort_maxHeapify_noRecurv" to="stg_26" fromId="106" toId="26">
</dataflow>
<dataflow id="116" from="i_i" to="stg_26" fromId="20" toId="26">
</dataflow>
<dataflow id="117" from="stg_109" to="stg_26" fromId="109" toId="26">
</dataflow>
<dataflow id="118" from="A" to="stg_26" fromId="67" toId="26">
</dataflow>
<dataflow id="119" from="i_2" to="i_1_i" fromId="43" toId="28">
<BackEdge/>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="stg_45" to="i_1_i" fromId="45" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="122" from="stg_121" to="i_1_i" fromId="121" toId="28">
<condition id="50">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="123" from="stg_23" to="i_1_i" fromId="23" toId="28">
</dataflow>
<dataflow id="124" from="i_1_i" to="i_1_i_cast" fromId="28" toId="29">
</dataflow>
<dataflow id="126" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_3" fromId="125" toId="30">
</dataflow>
<dataflow id="127" from="i_1_i" to="tmp_3" fromId="28" toId="30">
</dataflow>
<dataflow id="129" from="stg_128" to="tmp_3" fromId="128" toId="30">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="99" toId="31">
</dataflow>
<dataflow id="132" from="stg_131" to="empty_3" fromId="131" toId="31">
</dataflow>
<dataflow id="133" from="stg_131" to="empty_3" fromId="131" toId="31">
</dataflow>
<dataflow id="134" from="stg_131" to="empty_3" fromId="131" toId="31">
</dataflow>
<dataflow id="135" from="tmp_3" to="stg_32" fromId="30" toId="32">
</dataflow>
<dataflow id="137" from="stg_136" to="temp" fromId="136" toId="33">
</dataflow>
<dataflow id="138" from="i_1_i_cast" to="tmp_12_i" fromId="29" toId="34">
</dataflow>
<dataflow id="139" from="A" to="A_addr_6" fromId="67" toId="35">
</dataflow>
<dataflow id="140" from="stg_85" to="A_addr_6" fromId="85" toId="35">
</dataflow>
<dataflow id="141" from="tmp_12_i" to="A_addr_6" fromId="34" toId="35">
</dataflow>
<dataflow id="142" from="A_addr_6" to="A_load_7" fromId="35" toId="36">
</dataflow>
<dataflow id="143" from="stg_136" to="temp" fromId="136" toId="37">
</dataflow>
<dataflow id="144" from="A_addr_6" to="A_load_7" fromId="35" toId="38">
</dataflow>
<dataflow id="145" from="A_load_7" to="stg_39" fromId="38" toId="39">
</dataflow>
<dataflow id="146" from="stg_136" to="stg_39" fromId="136" toId="39">
</dataflow>
<dataflow id="147" from="temp" to="stg_40" fromId="37" toId="40">
</dataflow>
<dataflow id="148" from="A_addr_6" to="stg_40" fromId="35" toId="40">
</dataflow>
<dataflow id="149" from="i_1_i" to="i_1_i_cast_cast" fromId="28" toId="41">
</dataflow>
<dataflow id="150" from="heapSort_maxHeapify_noRecurv" to="stg_42" fromId="106" toId="42">
</dataflow>
<dataflow id="152" from="stg_151" to="stg_42" fromId="151" toId="42">
</dataflow>
<dataflow id="153" from="i_1_i_cast_cast" to="stg_42" fromId="41" toId="42">
</dataflow>
<dataflow id="154" from="A" to="stg_42" fromId="67" toId="42">
</dataflow>
<dataflow id="155" from="i_1_i" to="i_2" fromId="28" toId="43">
</dataflow>
<dataflow id="157" from="stg_156" to="i_2" fromId="156" toId="43">
</dataflow>
<dataflow id="158" from="heapSort_maxHeapify_noRecurv" to="stg_44" fromId="106" toId="44">
</dataflow>
<dataflow id="159" from="stg_151" to="stg_44" fromId="151" toId="44">
</dataflow>
<dataflow id="160" from="i_1_i_cast_cast" to="stg_44" fromId="41" toId="44">
</dataflow>
<dataflow id="161" from="A" to="stg_44" fromId="67" toId="44">
</dataflow>
<dataflow id="162" from="A_addr" to="A_load" fromId="18" toId="46">
</dataflow>
<dataflow id="163" from="A_load" to="p_0" fromId="46" toId="48">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="164" from="stg_47" to="p_0" fromId="47" toId="48">
</dataflow>
<dataflow id="165" from="stg_72" to="p_0" fromId="72" toId="48">
<condition id="52">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="166" from="stg_32" to="p_0" fromId="32" toId="48">
</dataflow>
<dataflow id="167" from="p_0" to="stg_49" fromId="48" toId="49">
</dataflow>
<dataflow id="168" from="operation_V_load" to="stg_1" fromId="15" toId="1">
</dataflow>
<dataflow id="169" from="tmp_2" to="stg_2" fromId="21" toId="2">
</dataflow>
<dataflow id="170" from="tmp_3" to="stg_4" fromId="30" toId="4">
</dataflow>
</dataflows>


</stg>
