ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f1xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f1xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f1xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 77 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 77 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 77 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 77 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 77 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 82 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 4


  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_ADC_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu softvfp
 104              	HAL_ADC_MspInit:
 105              	.LVL3:
 106              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c **** */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 107              		.loc 1 91 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 32
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		.loc 1 91 1 is_stmt 0 view .LVU21
 112 0000 00B5     		push	{lr}
 113              	.LCFI2:
 114              		.cfi_def_cfa_offset 4
 115              		.cfi_offset 14, -4
 116 0002 89B0     		sub	sp, sp, #36
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 40
  92:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 92 3 is_stmt 1 view .LVU22
 120              		.loc 1 92 20 is_stmt 0 view .LVU23
 121 0004 0023     		movs	r3, #0
 122 0006 0493     		str	r3, [sp, #16]
 123 0008 0593     		str	r3, [sp, #20]
 124 000a 0693     		str	r3, [sp, #24]
 125 000c 0793     		str	r3, [sp, #28]
  93:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 126              		.loc 1 93 3 is_stmt 1 view .LVU24
 127              		.loc 1 93 10 is_stmt 0 view .LVU25
 128 000e 0368     		ldr	r3, [r0]
 129              		.loc 1 93 5 view .LVU26
 130 0010 284A     		ldr	r2, .L11
 131 0012 9342     		cmp	r3, r2
 132 0014 05D0     		beq	.L9
  94:Core/Src/stm32f1xx_hal_msp.c ****   {
  95:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  96:Core/Src/stm32f1xx_hal_msp.c **** 
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 5


 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 103:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 104:Core/Src/stm32f1xx_hal_msp.c ****     */
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 109:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 interrupt Init */
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 111:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 113:Core/Src/stm32f1xx_hal_msp.c **** 
 114:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 115:Core/Src/stm32f1xx_hal_msp.c ****   }
 116:Core/Src/stm32f1xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 133              		.loc 1 116 8 is_stmt 1 view .LVU27
 134              		.loc 1 116 10 is_stmt 0 view .LVU28
 135 0016 284A     		ldr	r2, .L11+4
 136 0018 9342     		cmp	r3, r2
 137 001a 26D0     		beq	.L10
 138              	.LVL4:
 139              	.L5:
 117:Core/Src/stm32f1xx_hal_msp.c ****   {
 118:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 0 */
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 120:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 0 */
 121:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 122:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC2_CLK_ENABLE();
 123:Core/Src/stm32f1xx_hal_msp.c **** 
 124:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 125:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 126:Core/Src/stm32f1xx_hal_msp.c ****     PA4     ------> ADC2_IN4
 127:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC2_IN5
 128:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC2_IN6
 129:Core/Src/stm32f1xx_hal_msp.c ****     */
 130:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 131:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 132:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 134:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC2 interrupt Init */
 135:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 136:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 137:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 138:Core/Src/stm32f1xx_hal_msp.c **** 
 139:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 1 */
 140:Core/Src/stm32f1xx_hal_msp.c ****   }
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c **** }
 140              		.loc 1 142 1 view .LVU29
 141 001c 09B0     		add	sp, sp, #36
 142              	.LCFI4:
 143              		.cfi_remember_state
 144              		.cfi_def_cfa_offset 4
 145              		@ sp needed
 146 001e 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 6


 147              	.LVL5:
 148              	.L9:
 149              	.LCFI5:
 150              		.cfi_restore_state
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 151              		.loc 1 99 5 is_stmt 1 view .LVU30
 152              	.LBB5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 153              		.loc 1 99 5 view .LVU31
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 154              		.loc 1 99 5 view .LVU32
 155 0022 264B     		ldr	r3, .L11+8
 156 0024 9A69     		ldr	r2, [r3, #24]
 157 0026 42F40072 		orr	r2, r2, #512
 158 002a 9A61     		str	r2, [r3, #24]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 159              		.loc 1 99 5 view .LVU33
 160 002c 9A69     		ldr	r2, [r3, #24]
 161 002e 02F40072 		and	r2, r2, #512
 162 0032 0092     		str	r2, [sp]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 163              		.loc 1 99 5 view .LVU34
 164 0034 009A     		ldr	r2, [sp]
 165              	.LBE5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 166              		.loc 1 99 5 view .LVU35
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 167              		.loc 1 101 5 view .LVU36
 168              	.LBB6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 169              		.loc 1 101 5 view .LVU37
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 170              		.loc 1 101 5 view .LVU38
 171 0036 9A69     		ldr	r2, [r3, #24]
 172 0038 42F00402 		orr	r2, r2, #4
 173 003c 9A61     		str	r2, [r3, #24]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 174              		.loc 1 101 5 view .LVU39
 175 003e 9B69     		ldr	r3, [r3, #24]
 176 0040 03F00403 		and	r3, r3, #4
 177 0044 0193     		str	r3, [sp, #4]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 178              		.loc 1 101 5 view .LVU40
 179 0046 019B     		ldr	r3, [sp, #4]
 180              	.LBE6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 181              		.loc 1 101 5 view .LVU41
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 182              		.loc 1 105 5 view .LVU42
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 183              		.loc 1 105 25 is_stmt 0 view .LVU43
 184 0048 0123     		movs	r3, #1
 185 004a 0493     		str	r3, [sp, #16]
 106:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 186              		.loc 1 106 5 is_stmt 1 view .LVU44
 106:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 187              		.loc 1 106 26 is_stmt 0 view .LVU45
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 7


 188 004c 0323     		movs	r3, #3
 189 004e 0593     		str	r3, [sp, #20]
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 190              		.loc 1 107 5 is_stmt 1 view .LVU46
 191 0050 04A9     		add	r1, sp, #16
 192 0052 1B48     		ldr	r0, .L11+12
 193              	.LVL6:
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 194              		.loc 1 107 5 is_stmt 0 view .LVU47
 195 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL7:
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 197              		.loc 1 110 5 is_stmt 1 view .LVU48
 198 0058 0022     		movs	r2, #0
 199 005a 1146     		mov	r1, r2
 200 005c 1220     		movs	r0, #18
 201 005e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 202              	.LVL8:
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 203              		.loc 1 111 5 view .LVU49
 204 0062 1220     		movs	r0, #18
 205 0064 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 206              	.LVL9:
 207 0068 D8E7     		b	.L5
 208              	.LVL10:
 209              	.L10:
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 210              		.loc 1 122 5 view .LVU50
 211              	.LBB7:
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 212              		.loc 1 122 5 view .LVU51
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 213              		.loc 1 122 5 view .LVU52
 214 006a 144B     		ldr	r3, .L11+8
 215 006c 9A69     		ldr	r2, [r3, #24]
 216 006e 42F48062 		orr	r2, r2, #1024
 217 0072 9A61     		str	r2, [r3, #24]
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 218              		.loc 1 122 5 view .LVU53
 219 0074 9A69     		ldr	r2, [r3, #24]
 220 0076 02F48062 		and	r2, r2, #1024
 221 007a 0292     		str	r2, [sp, #8]
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 222              		.loc 1 122 5 view .LVU54
 223 007c 029A     		ldr	r2, [sp, #8]
 224              	.LBE7:
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 225              		.loc 1 122 5 view .LVU55
 124:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 226              		.loc 1 124 5 view .LVU56
 227              	.LBB8:
 124:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 228              		.loc 1 124 5 view .LVU57
 124:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 229              		.loc 1 124 5 view .LVU58
 230 007e 9A69     		ldr	r2, [r3, #24]
 231 0080 42F00402 		orr	r2, r2, #4
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 8


 232 0084 9A61     		str	r2, [r3, #24]
 124:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 233              		.loc 1 124 5 view .LVU59
 234 0086 9B69     		ldr	r3, [r3, #24]
 235 0088 03F00403 		and	r3, r3, #4
 236 008c 0393     		str	r3, [sp, #12]
 124:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 237              		.loc 1 124 5 view .LVU60
 238 008e 039B     		ldr	r3, [sp, #12]
 239              	.LBE8:
 124:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 240              		.loc 1 124 5 view .LVU61
 130:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 241              		.loc 1 130 5 view .LVU62
 130:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 242              		.loc 1 130 25 is_stmt 0 view .LVU63
 243 0090 7023     		movs	r3, #112
 244 0092 0493     		str	r3, [sp, #16]
 131:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 245              		.loc 1 131 5 is_stmt 1 view .LVU64
 131:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 246              		.loc 1 131 26 is_stmt 0 view .LVU65
 247 0094 0323     		movs	r3, #3
 248 0096 0593     		str	r3, [sp, #20]
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 249              		.loc 1 132 5 is_stmt 1 view .LVU66
 250 0098 04A9     		add	r1, sp, #16
 251 009a 0948     		ldr	r0, .L11+12
 252              	.LVL11:
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 253              		.loc 1 132 5 is_stmt 0 view .LVU67
 254 009c FFF7FEFF 		bl	HAL_GPIO_Init
 255              	.LVL12:
 135:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 256              		.loc 1 135 5 is_stmt 1 view .LVU68
 257 00a0 0022     		movs	r2, #0
 258 00a2 1146     		mov	r1, r2
 259 00a4 1220     		movs	r0, #18
 260 00a6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 261              	.LVL13:
 136:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 262              		.loc 1 136 5 view .LVU69
 263 00aa 1220     		movs	r0, #18
 264 00ac FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 265              	.LVL14:
 266              		.loc 1 142 1 is_stmt 0 view .LVU70
 267 00b0 B4E7     		b	.L5
 268              	.L12:
 269 00b2 00BF     		.align	2
 270              	.L11:
 271 00b4 00240140 		.word	1073816576
 272 00b8 00280140 		.word	1073817600
 273 00bc 00100240 		.word	1073876992
 274 00c0 00080140 		.word	1073809408
 275              		.cfi_endproc
 276              	.LFE66:
 278              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 9


 279              		.align	1
 280              		.global	HAL_ADC_MspDeInit
 281              		.syntax unified
 282              		.thumb
 283              		.thumb_func
 284              		.fpu softvfp
 286              	HAL_ADC_MspDeInit:
 287              	.LVL15:
 288              	.LFB67:
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c **** /**
 145:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 146:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 147:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 148:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 149:Core/Src/stm32f1xx_hal_msp.c **** */
 150:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 151:Core/Src/stm32f1xx_hal_msp.c **** {
 289              		.loc 1 151 1 is_stmt 1 view -0
 290              		.cfi_startproc
 291              		@ args = 0, pretend = 0, frame = 0
 292              		@ frame_needed = 0, uses_anonymous_args = 0
 293              		.loc 1 151 1 is_stmt 0 view .LVU72
 294 0000 08B5     		push	{r3, lr}
 295              	.LCFI6:
 296              		.cfi_def_cfa_offset 8
 297              		.cfi_offset 3, -8
 298              		.cfi_offset 14, -4
 152:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 299              		.loc 1 152 3 is_stmt 1 view .LVU73
 300              		.loc 1 152 10 is_stmt 0 view .LVU74
 301 0002 0368     		ldr	r3, [r0]
 302              		.loc 1 152 5 view .LVU75
 303 0004 0E4A     		ldr	r2, .L19
 304 0006 9342     		cmp	r3, r2
 305 0008 03D0     		beq	.L17
 153:Core/Src/stm32f1xx_hal_msp.c ****   {
 154:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 156:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 157:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 158:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 159:Core/Src/stm32f1xx_hal_msp.c **** 
 160:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 162:Core/Src/stm32f1xx_hal_msp.c ****     */
 163:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 165:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 166:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1:ADC1_2_IRQn disable */
 167:Core/Src/stm32f1xx_hal_msp.c ****     /**
 168:Core/Src/stm32f1xx_hal_msp.c ****     * Uncomment the line below to disable the "ADC1_2_IRQn" interrupt
 169:Core/Src/stm32f1xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 170:Core/Src/stm32f1xx_hal_msp.c ****     */
 171:Core/Src/stm32f1xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(ADC1_2_IRQn); */
 172:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1:ADC1_2_IRQn disable */
 173:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 10


 174:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 175:Core/Src/stm32f1xx_hal_msp.c **** 
 176:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 177:Core/Src/stm32f1xx_hal_msp.c ****   }
 178:Core/Src/stm32f1xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 306              		.loc 1 178 8 is_stmt 1 view .LVU76
 307              		.loc 1 178 10 is_stmt 0 view .LVU77
 308 000a 0E4A     		ldr	r2, .L19+4
 309 000c 9342     		cmp	r3, r2
 310 000e 0BD0     		beq	.L18
 311              	.LVL16:
 312              	.L13:
 179:Core/Src/stm32f1xx_hal_msp.c ****   {
 180:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 0 */
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 182:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 0 */
 183:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 184:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC2_CLK_DISABLE();
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 186:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 187:Core/Src/stm32f1xx_hal_msp.c ****     PA4     ------> ADC2_IN4
 188:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC2_IN5
 189:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC2_IN6
 190:Core/Src/stm32f1xx_hal_msp.c ****     */
 191:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 193:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC2 interrupt DeInit */
 194:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2:ADC1_2_IRQn disable */
 195:Core/Src/stm32f1xx_hal_msp.c ****     /**
 196:Core/Src/stm32f1xx_hal_msp.c ****     * Uncomment the line below to disable the "ADC1_2_IRQn" interrupt
 197:Core/Src/stm32f1xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 198:Core/Src/stm32f1xx_hal_msp.c ****     */
 199:Core/Src/stm32f1xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(ADC1_2_IRQn); */
 200:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC2:ADC1_2_IRQn disable */
 201:Core/Src/stm32f1xx_hal_msp.c **** 
 202:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 204:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 1 */
 205:Core/Src/stm32f1xx_hal_msp.c ****   }
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 207:Core/Src/stm32f1xx_hal_msp.c **** }
 313              		.loc 1 207 1 view .LVU78
 314 0010 08BD     		pop	{r3, pc}
 315              	.LVL17:
 316              	.L17:
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 317              		.loc 1 158 5 is_stmt 1 view .LVU79
 318 0012 02F56C42 		add	r2, r2, #60416
 319 0016 9369     		ldr	r3, [r2, #24]
 320 0018 23F40073 		bic	r3, r3, #512
 321 001c 9361     		str	r3, [r2, #24]
 163:Core/Src/stm32f1xx_hal_msp.c **** 
 322              		.loc 1 163 5 view .LVU80
 323 001e 0121     		movs	r1, #1
 324 0020 0948     		ldr	r0, .L19+8
 325              	.LVL18:
 163:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 11


 326              		.loc 1 163 5 is_stmt 0 view .LVU81
 327 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 328              	.LVL19:
 329 0026 F3E7     		b	.L13
 330              	.LVL20:
 331              	.L18:
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 332              		.loc 1 184 5 is_stmt 1 view .LVU82
 333 0028 02F56842 		add	r2, r2, #59392
 334 002c 9369     		ldr	r3, [r2, #24]
 335 002e 23F48063 		bic	r3, r3, #1024
 336 0032 9361     		str	r3, [r2, #24]
 191:Core/Src/stm32f1xx_hal_msp.c **** 
 337              		.loc 1 191 5 view .LVU83
 338 0034 7021     		movs	r1, #112
 339 0036 0448     		ldr	r0, .L19+8
 340              	.LVL21:
 191:Core/Src/stm32f1xx_hal_msp.c **** 
 341              		.loc 1 191 5 is_stmt 0 view .LVU84
 342 0038 FFF7FEFF 		bl	HAL_GPIO_DeInit
 343              	.LVL22:
 344              		.loc 1 207 1 view .LVU85
 345 003c E8E7     		b	.L13
 346              	.L20:
 347 003e 00BF     		.align	2
 348              	.L19:
 349 0040 00240140 		.word	1073816576
 350 0044 00280140 		.word	1073817600
 351 0048 00080140 		.word	1073809408
 352              		.cfi_endproc
 353              	.LFE67:
 355              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 356              		.align	1
 357              		.global	HAL_SPI_MspInit
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 361              		.fpu softvfp
 363              	HAL_SPI_MspInit:
 364              	.LVL23:
 365              	.LFB68:
 208:Core/Src/stm32f1xx_hal_msp.c **** 
 209:Core/Src/stm32f1xx_hal_msp.c **** /**
 210:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP Initialization
 211:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 212:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 213:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 214:Core/Src/stm32f1xx_hal_msp.c **** */
 215:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 216:Core/Src/stm32f1xx_hal_msp.c **** {
 366              		.loc 1 216 1 is_stmt 1 view -0
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 24
 369              		@ frame_needed = 0, uses_anonymous_args = 0
 370              		.loc 1 216 1 is_stmt 0 view .LVU87
 371 0000 10B5     		push	{r4, lr}
 372              	.LCFI7:
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 12


 373              		.cfi_def_cfa_offset 8
 374              		.cfi_offset 4, -8
 375              		.cfi_offset 14, -4
 376 0002 86B0     		sub	sp, sp, #24
 377              	.LCFI8:
 378              		.cfi_def_cfa_offset 32
 217:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 379              		.loc 1 217 3 is_stmt 1 view .LVU88
 380              		.loc 1 217 20 is_stmt 0 view .LVU89
 381 0004 0023     		movs	r3, #0
 382 0006 0293     		str	r3, [sp, #8]
 383 0008 0393     		str	r3, [sp, #12]
 384 000a 0493     		str	r3, [sp, #16]
 385 000c 0593     		str	r3, [sp, #20]
 218:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 386              		.loc 1 218 3 is_stmt 1 view .LVU90
 387              		.loc 1 218 10 is_stmt 0 view .LVU91
 388 000e 0268     		ldr	r2, [r0]
 389              		.loc 1 218 5 view .LVU92
 390 0010 174B     		ldr	r3, .L25
 391 0012 9A42     		cmp	r2, r3
 392 0014 01D0     		beq	.L24
 393              	.LVL24:
 394              	.L21:
 219:Core/Src/stm32f1xx_hal_msp.c ****   {
 220:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 221:Core/Src/stm32f1xx_hal_msp.c **** 
 222:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 223:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 224:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 225:Core/Src/stm32f1xx_hal_msp.c **** 
 226:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 227:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 228:Core/Src/stm32f1xx_hal_msp.c ****     PB12     ------> SPI2_NSS
 229:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 230:Core/Src/stm32f1xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 231:Core/Src/stm32f1xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 232:Core/Src/stm32f1xx_hal_msp.c ****     */
 233:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 234:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 235:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 236:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 237:Core/Src/stm32f1xx_hal_msp.c **** 
 238:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 239:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 240:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 241:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 242:Core/Src/stm32f1xx_hal_msp.c **** 
 243:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 244:Core/Src/stm32f1xx_hal_msp.c **** 
 245:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 246:Core/Src/stm32f1xx_hal_msp.c ****   }
 247:Core/Src/stm32f1xx_hal_msp.c **** 
 248:Core/Src/stm32f1xx_hal_msp.c **** }
 395              		.loc 1 248 1 view .LVU93
 396 0016 06B0     		add	sp, sp, #24
 397              	.LCFI9:
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 13


 398              		.cfi_remember_state
 399              		.cfi_def_cfa_offset 8
 400              		@ sp needed
 401 0018 10BD     		pop	{r4, pc}
 402              	.LVL25:
 403              	.L24:
 404              	.LCFI10:
 405              		.cfi_restore_state
 224:Core/Src/stm32f1xx_hal_msp.c **** 
 406              		.loc 1 224 5 is_stmt 1 view .LVU94
 407              	.LBB9:
 224:Core/Src/stm32f1xx_hal_msp.c **** 
 408              		.loc 1 224 5 view .LVU95
 224:Core/Src/stm32f1xx_hal_msp.c **** 
 409              		.loc 1 224 5 view .LVU96
 410 001a 03F5EC33 		add	r3, r3, #120832
 411 001e DA69     		ldr	r2, [r3, #28]
 412 0020 42F48042 		orr	r2, r2, #16384
 413 0024 DA61     		str	r2, [r3, #28]
 224:Core/Src/stm32f1xx_hal_msp.c **** 
 414              		.loc 1 224 5 view .LVU97
 415 0026 DA69     		ldr	r2, [r3, #28]
 416 0028 02F48042 		and	r2, r2, #16384
 417 002c 0092     		str	r2, [sp]
 224:Core/Src/stm32f1xx_hal_msp.c **** 
 418              		.loc 1 224 5 view .LVU98
 419 002e 009A     		ldr	r2, [sp]
 420              	.LBE9:
 224:Core/Src/stm32f1xx_hal_msp.c **** 
 421              		.loc 1 224 5 view .LVU99
 226:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 422              		.loc 1 226 5 view .LVU100
 423              	.LBB10:
 226:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 424              		.loc 1 226 5 view .LVU101
 226:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 425              		.loc 1 226 5 view .LVU102
 426 0030 9A69     		ldr	r2, [r3, #24]
 427 0032 42F00802 		orr	r2, r2, #8
 428 0036 9A61     		str	r2, [r3, #24]
 226:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 429              		.loc 1 226 5 view .LVU103
 430 0038 9B69     		ldr	r3, [r3, #24]
 431 003a 03F00803 		and	r3, r3, #8
 432 003e 0193     		str	r3, [sp, #4]
 226:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 433              		.loc 1 226 5 view .LVU104
 434 0040 019B     		ldr	r3, [sp, #4]
 435              	.LBE10:
 226:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 436              		.loc 1 226 5 view .LVU105
 233:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 437              		.loc 1 233 5 view .LVU106
 233:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 438              		.loc 1 233 25 is_stmt 0 view .LVU107
 439 0042 4FF43043 		mov	r3, #45056
 440 0046 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 14


 234:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 441              		.loc 1 234 5 is_stmt 1 view .LVU108
 234:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 442              		.loc 1 234 26 is_stmt 0 view .LVU109
 443 0048 0223     		movs	r3, #2
 444 004a 0393     		str	r3, [sp, #12]
 235:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 445              		.loc 1 235 5 is_stmt 1 view .LVU110
 235:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 446              		.loc 1 235 27 is_stmt 0 view .LVU111
 447 004c 0323     		movs	r3, #3
 448 004e 0593     		str	r3, [sp, #20]
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 449              		.loc 1 236 5 is_stmt 1 view .LVU112
 450 0050 084C     		ldr	r4, .L25+4
 451 0052 02A9     		add	r1, sp, #8
 452 0054 2046     		mov	r0, r4
 453              	.LVL26:
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 454              		.loc 1 236 5 is_stmt 0 view .LVU113
 455 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 456              	.LVL27:
 238:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 457              		.loc 1 238 5 is_stmt 1 view .LVU114
 238:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 458              		.loc 1 238 25 is_stmt 0 view .LVU115
 459 005a 4FF48043 		mov	r3, #16384
 460 005e 0293     		str	r3, [sp, #8]
 239:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 461              		.loc 1 239 5 is_stmt 1 view .LVU116
 239:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 462              		.loc 1 239 26 is_stmt 0 view .LVU117
 463 0060 0023     		movs	r3, #0
 464 0062 0393     		str	r3, [sp, #12]
 240:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 465              		.loc 1 240 5 is_stmt 1 view .LVU118
 240:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 466              		.loc 1 240 26 is_stmt 0 view .LVU119
 467 0064 0493     		str	r3, [sp, #16]
 241:Core/Src/stm32f1xx_hal_msp.c **** 
 468              		.loc 1 241 5 is_stmt 1 view .LVU120
 469 0066 02A9     		add	r1, sp, #8
 470 0068 2046     		mov	r0, r4
 471 006a FFF7FEFF 		bl	HAL_GPIO_Init
 472              	.LVL28:
 473              		.loc 1 248 1 is_stmt 0 view .LVU121
 474 006e D2E7     		b	.L21
 475              	.L26:
 476              		.align	2
 477              	.L25:
 478 0070 00380040 		.word	1073756160
 479 0074 000C0140 		.word	1073810432
 480              		.cfi_endproc
 481              	.LFE68:
 483              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 484              		.align	1
 485              		.global	HAL_SPI_MspDeInit
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 15


 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 489              		.fpu softvfp
 491              	HAL_SPI_MspDeInit:
 492              	.LVL29:
 493              	.LFB69:
 249:Core/Src/stm32f1xx_hal_msp.c **** 
 250:Core/Src/stm32f1xx_hal_msp.c **** /**
 251:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 252:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 253:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 254:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 255:Core/Src/stm32f1xx_hal_msp.c **** */
 256:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 257:Core/Src/stm32f1xx_hal_msp.c **** {
 494              		.loc 1 257 1 is_stmt 1 view -0
 495              		.cfi_startproc
 496              		@ args = 0, pretend = 0, frame = 0
 497              		@ frame_needed = 0, uses_anonymous_args = 0
 498              		.loc 1 257 1 is_stmt 0 view .LVU123
 499 0000 08B5     		push	{r3, lr}
 500              	.LCFI11:
 501              		.cfi_def_cfa_offset 8
 502              		.cfi_offset 3, -8
 503              		.cfi_offset 14, -4
 258:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 504              		.loc 1 258 3 is_stmt 1 view .LVU124
 505              		.loc 1 258 10 is_stmt 0 view .LVU125
 506 0002 0268     		ldr	r2, [r0]
 507              		.loc 1 258 5 view .LVU126
 508 0004 074B     		ldr	r3, .L31
 509 0006 9A42     		cmp	r2, r3
 510 0008 00D0     		beq	.L30
 511              	.LVL30:
 512              	.L27:
 259:Core/Src/stm32f1xx_hal_msp.c ****   {
 260:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 261:Core/Src/stm32f1xx_hal_msp.c **** 
 262:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 263:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 264:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 265:Core/Src/stm32f1xx_hal_msp.c **** 
 266:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 267:Core/Src/stm32f1xx_hal_msp.c ****     PB12     ------> SPI2_NSS
 268:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 269:Core/Src/stm32f1xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 270:Core/Src/stm32f1xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 271:Core/Src/stm32f1xx_hal_msp.c ****     */
 272:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 273:Core/Src/stm32f1xx_hal_msp.c **** 
 274:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 276:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 277:Core/Src/stm32f1xx_hal_msp.c ****   }
 278:Core/Src/stm32f1xx_hal_msp.c **** 
 279:Core/Src/stm32f1xx_hal_msp.c **** }
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 16


 513              		.loc 1 279 1 view .LVU127
 514 000a 08BD     		pop	{r3, pc}
 515              	.LVL31:
 516              	.L30:
 264:Core/Src/stm32f1xx_hal_msp.c **** 
 517              		.loc 1 264 5 is_stmt 1 view .LVU128
 518 000c 064A     		ldr	r2, .L31+4
 519 000e D369     		ldr	r3, [r2, #28]
 520 0010 23F48043 		bic	r3, r3, #16384
 521 0014 D361     		str	r3, [r2, #28]
 272:Core/Src/stm32f1xx_hal_msp.c **** 
 522              		.loc 1 272 5 view .LVU129
 523 0016 4FF47041 		mov	r1, #61440
 524 001a 0448     		ldr	r0, .L31+8
 525              	.LVL32:
 272:Core/Src/stm32f1xx_hal_msp.c **** 
 526              		.loc 1 272 5 is_stmt 0 view .LVU130
 527 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 528              	.LVL33:
 529              		.loc 1 279 1 view .LVU131
 530 0020 F3E7     		b	.L27
 531              	.L32:
 532 0022 00BF     		.align	2
 533              	.L31:
 534 0024 00380040 		.word	1073756160
 535 0028 00100240 		.word	1073876992
 536 002c 000C0140 		.word	1073810432
 537              		.cfi_endproc
 538              	.LFE69:
 540              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 541              		.align	1
 542              		.global	HAL_TIM_Base_MspInit
 543              		.syntax unified
 544              		.thumb
 545              		.thumb_func
 546              		.fpu softvfp
 548              	HAL_TIM_Base_MspInit:
 549              	.LVL34:
 550              	.LFB70:
 280:Core/Src/stm32f1xx_hal_msp.c **** 
 281:Core/Src/stm32f1xx_hal_msp.c **** /**
 282:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 283:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 284:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 285:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 286:Core/Src/stm32f1xx_hal_msp.c **** */
 287:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 288:Core/Src/stm32f1xx_hal_msp.c **** {
 551              		.loc 1 288 1 is_stmt 1 view -0
 552              		.cfi_startproc
 553              		@ args = 0, pretend = 0, frame = 8
 554              		@ frame_needed = 0, uses_anonymous_args = 0
 555              		@ link register save eliminated.
 289:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 556              		.loc 1 289 3 view .LVU133
 557              		.loc 1 289 15 is_stmt 0 view .LVU134
 558 0000 0368     		ldr	r3, [r0]
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 17


 559              		.loc 1 289 5 view .LVU135
 560 0002 B3F1804F 		cmp	r3, #1073741824
 561 0006 00D0     		beq	.L39
 562 0008 7047     		bx	lr
 563              	.L39:
 288:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 564              		.loc 1 288 1 view .LVU136
 565 000a 82B0     		sub	sp, sp, #8
 566              	.LCFI12:
 567              		.cfi_def_cfa_offset 8
 290:Core/Src/stm32f1xx_hal_msp.c ****   {
 291:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 292:Core/Src/stm32f1xx_hal_msp.c **** 
 293:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 294:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 295:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 568              		.loc 1 295 5 is_stmt 1 view .LVU137
 569              	.LBB11:
 570              		.loc 1 295 5 view .LVU138
 571              		.loc 1 295 5 view .LVU139
 572 000c 03F50433 		add	r3, r3, #135168
 573 0010 DA69     		ldr	r2, [r3, #28]
 574 0012 42F00102 		orr	r2, r2, #1
 575 0016 DA61     		str	r2, [r3, #28]
 576              		.loc 1 295 5 view .LVU140
 577 0018 DB69     		ldr	r3, [r3, #28]
 578 001a 03F00103 		and	r3, r3, #1
 579 001e 0193     		str	r3, [sp, #4]
 580              		.loc 1 295 5 view .LVU141
 581 0020 019B     		ldr	r3, [sp, #4]
 582              	.LBE11:
 583              		.loc 1 295 5 view .LVU142
 296:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 297:Core/Src/stm32f1xx_hal_msp.c **** 
 298:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 299:Core/Src/stm32f1xx_hal_msp.c ****   }
 300:Core/Src/stm32f1xx_hal_msp.c **** 
 301:Core/Src/stm32f1xx_hal_msp.c **** }
 584              		.loc 1 301 1 is_stmt 0 view .LVU143
 585 0022 02B0     		add	sp, sp, #8
 586              	.LCFI13:
 587              		.cfi_def_cfa_offset 0
 588              		@ sp needed
 589 0024 7047     		bx	lr
 590              		.cfi_endproc
 591              	.LFE70:
 593              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 594              		.align	1
 595              		.global	HAL_TIM_Base_MspDeInit
 596              		.syntax unified
 597              		.thumb
 598              		.thumb_func
 599              		.fpu softvfp
 601              	HAL_TIM_Base_MspDeInit:
 602              	.LVL35:
 603              	.LFB71:
 302:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 18


 303:Core/Src/stm32f1xx_hal_msp.c **** /**
 304:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 305:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 306:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 307:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 308:Core/Src/stm32f1xx_hal_msp.c **** */
 309:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 310:Core/Src/stm32f1xx_hal_msp.c **** {
 604              		.loc 1 310 1 is_stmt 1 view -0
 605              		.cfi_startproc
 606              		@ args = 0, pretend = 0, frame = 0
 607              		@ frame_needed = 0, uses_anonymous_args = 0
 608              		@ link register save eliminated.
 311:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 609              		.loc 1 311 3 view .LVU145
 610              		.loc 1 311 15 is_stmt 0 view .LVU146
 611 0000 0368     		ldr	r3, [r0]
 612              		.loc 1 311 5 view .LVU147
 613 0002 B3F1804F 		cmp	r3, #1073741824
 614 0006 00D0     		beq	.L42
 615              	.L40:
 312:Core/Src/stm32f1xx_hal_msp.c ****   {
 313:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 314:Core/Src/stm32f1xx_hal_msp.c **** 
 315:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 316:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 317:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 318:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 319:Core/Src/stm32f1xx_hal_msp.c **** 
 320:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 321:Core/Src/stm32f1xx_hal_msp.c ****   }
 322:Core/Src/stm32f1xx_hal_msp.c **** 
 323:Core/Src/stm32f1xx_hal_msp.c **** }
 616              		.loc 1 323 1 view .LVU148
 617 0008 7047     		bx	lr
 618              	.L42:
 317:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 619              		.loc 1 317 5 is_stmt 1 view .LVU149
 620 000a 034A     		ldr	r2, .L43
 621 000c D369     		ldr	r3, [r2, #28]
 622 000e 23F00103 		bic	r3, r3, #1
 623 0012 D361     		str	r3, [r2, #28]
 624              		.loc 1 323 1 is_stmt 0 view .LVU150
 625 0014 F8E7     		b	.L40
 626              	.L44:
 627 0016 00BF     		.align	2
 628              	.L43:
 629 0018 00100240 		.word	1073876992
 630              		.cfi_endproc
 631              	.LFE71:
 633              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 634              		.align	1
 635              		.global	HAL_UART_MspInit
 636              		.syntax unified
 637              		.thumb
 638              		.thumb_func
 639              		.fpu softvfp
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 19


 641              	HAL_UART_MspInit:
 642              	.LVL36:
 643              	.LFB72:
 324:Core/Src/stm32f1xx_hal_msp.c **** 
 325:Core/Src/stm32f1xx_hal_msp.c **** /**
 326:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 327:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 328:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 329:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 330:Core/Src/stm32f1xx_hal_msp.c **** */
 331:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 332:Core/Src/stm32f1xx_hal_msp.c **** {
 644              		.loc 1 332 1 is_stmt 1 view -0
 645              		.cfi_startproc
 646              		@ args = 0, pretend = 0, frame = 32
 647              		@ frame_needed = 0, uses_anonymous_args = 0
 648              		.loc 1 332 1 is_stmt 0 view .LVU152
 649 0000 10B5     		push	{r4, lr}
 650              	.LCFI14:
 651              		.cfi_def_cfa_offset 8
 652              		.cfi_offset 4, -8
 653              		.cfi_offset 14, -4
 654 0002 88B0     		sub	sp, sp, #32
 655              	.LCFI15:
 656              		.cfi_def_cfa_offset 40
 333:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 657              		.loc 1 333 3 is_stmt 1 view .LVU153
 658              		.loc 1 333 20 is_stmt 0 view .LVU154
 659 0004 0023     		movs	r3, #0
 660 0006 0493     		str	r3, [sp, #16]
 661 0008 0593     		str	r3, [sp, #20]
 662 000a 0693     		str	r3, [sp, #24]
 663 000c 0793     		str	r3, [sp, #28]
 334:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 664              		.loc 1 334 3 is_stmt 1 view .LVU155
 665              		.loc 1 334 11 is_stmt 0 view .LVU156
 666 000e 0368     		ldr	r3, [r0]
 667              		.loc 1 334 5 view .LVU157
 668 0010 2C4A     		ldr	r2, .L51
 669 0012 9342     		cmp	r3, r2
 670 0014 04D0     		beq	.L49
 335:Core/Src/stm32f1xx_hal_msp.c ****   {
 336:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 337:Core/Src/stm32f1xx_hal_msp.c **** 
 338:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 339:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 340:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 341:Core/Src/stm32f1xx_hal_msp.c **** 
 342:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 343:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 344:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 345:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 346:Core/Src/stm32f1xx_hal_msp.c ****     */
 347:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 348:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 349:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 350:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 20


 351:Core/Src/stm32f1xx_hal_msp.c **** 
 352:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 353:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 354:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 355:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 356:Core/Src/stm32f1xx_hal_msp.c **** 
 357:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 358:Core/Src/stm32f1xx_hal_msp.c **** 
 359:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 360:Core/Src/stm32f1xx_hal_msp.c ****   }
 361:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 671              		.loc 1 361 8 is_stmt 1 view .LVU158
 672              		.loc 1 361 10 is_stmt 0 view .LVU159
 673 0016 2C4A     		ldr	r2, .L51+4
 674 0018 9342     		cmp	r3, r2
 675 001a 2BD0     		beq	.L50
 676              	.LVL37:
 677              	.L45:
 362:Core/Src/stm32f1xx_hal_msp.c ****   {
 363:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 364:Core/Src/stm32f1xx_hal_msp.c **** 
 365:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 366:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 367:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 368:Core/Src/stm32f1xx_hal_msp.c **** 
 369:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 370:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 371:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 372:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 373:Core/Src/stm32f1xx_hal_msp.c ****     */
 374:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 375:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 376:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 377:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 378:Core/Src/stm32f1xx_hal_msp.c **** 
 379:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 380:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 381:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 382:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 383:Core/Src/stm32f1xx_hal_msp.c **** 
 384:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 385:Core/Src/stm32f1xx_hal_msp.c **** 
 386:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 387:Core/Src/stm32f1xx_hal_msp.c ****   }
 388:Core/Src/stm32f1xx_hal_msp.c **** 
 389:Core/Src/stm32f1xx_hal_msp.c **** }
 678              		.loc 1 389 1 view .LVU160
 679 001c 08B0     		add	sp, sp, #32
 680              	.LCFI16:
 681              		.cfi_remember_state
 682              		.cfi_def_cfa_offset 8
 683              		@ sp needed
 684 001e 10BD     		pop	{r4, pc}
 685              	.LVL38:
 686              	.L49:
 687              	.LCFI17:
 688              		.cfi_restore_state
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 21


 340:Core/Src/stm32f1xx_hal_msp.c **** 
 689              		.loc 1 340 5 is_stmt 1 view .LVU161
 690              	.LBB12:
 340:Core/Src/stm32f1xx_hal_msp.c **** 
 691              		.loc 1 340 5 view .LVU162
 340:Core/Src/stm32f1xx_hal_msp.c **** 
 692              		.loc 1 340 5 view .LVU163
 693 0020 2A4B     		ldr	r3, .L51+8
 694 0022 9A69     		ldr	r2, [r3, #24]
 695 0024 42F48042 		orr	r2, r2, #16384
 696 0028 9A61     		str	r2, [r3, #24]
 340:Core/Src/stm32f1xx_hal_msp.c **** 
 697              		.loc 1 340 5 view .LVU164
 698 002a 9A69     		ldr	r2, [r3, #24]
 699 002c 02F48042 		and	r2, r2, #16384
 700 0030 0092     		str	r2, [sp]
 340:Core/Src/stm32f1xx_hal_msp.c **** 
 701              		.loc 1 340 5 view .LVU165
 702 0032 009A     		ldr	r2, [sp]
 703              	.LBE12:
 340:Core/Src/stm32f1xx_hal_msp.c **** 
 704              		.loc 1 340 5 view .LVU166
 342:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 705              		.loc 1 342 5 view .LVU167
 706              	.LBB13:
 342:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 707              		.loc 1 342 5 view .LVU168
 342:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 708              		.loc 1 342 5 view .LVU169
 709 0034 9A69     		ldr	r2, [r3, #24]
 710 0036 42F00402 		orr	r2, r2, #4
 711 003a 9A61     		str	r2, [r3, #24]
 342:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 712              		.loc 1 342 5 view .LVU170
 713 003c 9B69     		ldr	r3, [r3, #24]
 714 003e 03F00403 		and	r3, r3, #4
 715 0042 0193     		str	r3, [sp, #4]
 342:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 716              		.loc 1 342 5 view .LVU171
 717 0044 019B     		ldr	r3, [sp, #4]
 718              	.LBE13:
 342:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 719              		.loc 1 342 5 view .LVU172
 347:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 720              		.loc 1 347 5 view .LVU173
 347:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 721              		.loc 1 347 25 is_stmt 0 view .LVU174
 722 0046 4FF40073 		mov	r3, #512
 723 004a 0493     		str	r3, [sp, #16]
 348:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 724              		.loc 1 348 5 is_stmt 1 view .LVU175
 348:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 725              		.loc 1 348 26 is_stmt 0 view .LVU176
 726 004c 0223     		movs	r3, #2
 727 004e 0593     		str	r3, [sp, #20]
 349:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 728              		.loc 1 349 5 is_stmt 1 view .LVU177
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 22


 349:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 729              		.loc 1 349 27 is_stmt 0 view .LVU178
 730 0050 0323     		movs	r3, #3
 731 0052 0793     		str	r3, [sp, #28]
 350:Core/Src/stm32f1xx_hal_msp.c **** 
 732              		.loc 1 350 5 is_stmt 1 view .LVU179
 733 0054 1E4C     		ldr	r4, .L51+12
 734 0056 04A9     		add	r1, sp, #16
 735 0058 2046     		mov	r0, r4
 736              	.LVL39:
 350:Core/Src/stm32f1xx_hal_msp.c **** 
 737              		.loc 1 350 5 is_stmt 0 view .LVU180
 738 005a FFF7FEFF 		bl	HAL_GPIO_Init
 739              	.LVL40:
 352:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 740              		.loc 1 352 5 is_stmt 1 view .LVU181
 352:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 741              		.loc 1 352 25 is_stmt 0 view .LVU182
 742 005e 4FF48063 		mov	r3, #1024
 743 0062 0493     		str	r3, [sp, #16]
 353:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 744              		.loc 1 353 5 is_stmt 1 view .LVU183
 353:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 745              		.loc 1 353 26 is_stmt 0 view .LVU184
 746 0064 0023     		movs	r3, #0
 747 0066 0593     		str	r3, [sp, #20]
 354:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 748              		.loc 1 354 5 is_stmt 1 view .LVU185
 354:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 749              		.loc 1 354 26 is_stmt 0 view .LVU186
 750 0068 0693     		str	r3, [sp, #24]
 355:Core/Src/stm32f1xx_hal_msp.c **** 
 751              		.loc 1 355 5 is_stmt 1 view .LVU187
 752 006a 04A9     		add	r1, sp, #16
 753 006c 2046     		mov	r0, r4
 754 006e FFF7FEFF 		bl	HAL_GPIO_Init
 755              	.LVL41:
 756 0072 D3E7     		b	.L45
 757              	.LVL42:
 758              	.L50:
 367:Core/Src/stm32f1xx_hal_msp.c **** 
 759              		.loc 1 367 5 view .LVU188
 760              	.LBB14:
 367:Core/Src/stm32f1xx_hal_msp.c **** 
 761              		.loc 1 367 5 view .LVU189
 367:Core/Src/stm32f1xx_hal_msp.c **** 
 762              		.loc 1 367 5 view .LVU190
 763 0074 154B     		ldr	r3, .L51+8
 764 0076 DA69     		ldr	r2, [r3, #28]
 765 0078 42F40032 		orr	r2, r2, #131072
 766 007c DA61     		str	r2, [r3, #28]
 367:Core/Src/stm32f1xx_hal_msp.c **** 
 767              		.loc 1 367 5 view .LVU191
 768 007e DA69     		ldr	r2, [r3, #28]
 769 0080 02F40032 		and	r2, r2, #131072
 770 0084 0292     		str	r2, [sp, #8]
 367:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 23


 771              		.loc 1 367 5 view .LVU192
 772 0086 029A     		ldr	r2, [sp, #8]
 773              	.LBE14:
 367:Core/Src/stm32f1xx_hal_msp.c **** 
 774              		.loc 1 367 5 view .LVU193
 369:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 775              		.loc 1 369 5 view .LVU194
 776              	.LBB15:
 369:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 777              		.loc 1 369 5 view .LVU195
 369:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 778              		.loc 1 369 5 view .LVU196
 779 0088 9A69     		ldr	r2, [r3, #24]
 780 008a 42F00402 		orr	r2, r2, #4
 781 008e 9A61     		str	r2, [r3, #24]
 369:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 782              		.loc 1 369 5 view .LVU197
 783 0090 9B69     		ldr	r3, [r3, #24]
 784 0092 03F00403 		and	r3, r3, #4
 785 0096 0393     		str	r3, [sp, #12]
 369:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 786              		.loc 1 369 5 view .LVU198
 787 0098 039B     		ldr	r3, [sp, #12]
 788              	.LBE15:
 369:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 789              		.loc 1 369 5 view .LVU199
 374:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 790              		.loc 1 374 5 view .LVU200
 374:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 791              		.loc 1 374 25 is_stmt 0 view .LVU201
 792 009a 0423     		movs	r3, #4
 793 009c 0493     		str	r3, [sp, #16]
 375:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 794              		.loc 1 375 5 is_stmt 1 view .LVU202
 375:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 795              		.loc 1 375 26 is_stmt 0 view .LVU203
 796 009e 0223     		movs	r3, #2
 797 00a0 0593     		str	r3, [sp, #20]
 376:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 798              		.loc 1 376 5 is_stmt 1 view .LVU204
 376:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 799              		.loc 1 376 27 is_stmt 0 view .LVU205
 800 00a2 0323     		movs	r3, #3
 801 00a4 0793     		str	r3, [sp, #28]
 377:Core/Src/stm32f1xx_hal_msp.c **** 
 802              		.loc 1 377 5 is_stmt 1 view .LVU206
 803 00a6 0A4C     		ldr	r4, .L51+12
 804 00a8 04A9     		add	r1, sp, #16
 805 00aa 2046     		mov	r0, r4
 806              	.LVL43:
 377:Core/Src/stm32f1xx_hal_msp.c **** 
 807              		.loc 1 377 5 is_stmt 0 view .LVU207
 808 00ac FFF7FEFF 		bl	HAL_GPIO_Init
 809              	.LVL44:
 379:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 810              		.loc 1 379 5 is_stmt 1 view .LVU208
 379:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 24


 811              		.loc 1 379 25 is_stmt 0 view .LVU209
 812 00b0 0823     		movs	r3, #8
 813 00b2 0493     		str	r3, [sp, #16]
 380:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 814              		.loc 1 380 5 is_stmt 1 view .LVU210
 380:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 815              		.loc 1 380 26 is_stmt 0 view .LVU211
 816 00b4 0023     		movs	r3, #0
 817 00b6 0593     		str	r3, [sp, #20]
 381:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 818              		.loc 1 381 5 is_stmt 1 view .LVU212
 381:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 819              		.loc 1 381 26 is_stmt 0 view .LVU213
 820 00b8 0693     		str	r3, [sp, #24]
 382:Core/Src/stm32f1xx_hal_msp.c **** 
 821              		.loc 1 382 5 is_stmt 1 view .LVU214
 822 00ba 04A9     		add	r1, sp, #16
 823 00bc 2046     		mov	r0, r4
 824 00be FFF7FEFF 		bl	HAL_GPIO_Init
 825              	.LVL45:
 826              		.loc 1 389 1 is_stmt 0 view .LVU215
 827 00c2 ABE7     		b	.L45
 828              	.L52:
 829              		.align	2
 830              	.L51:
 831 00c4 00380140 		.word	1073821696
 832 00c8 00440040 		.word	1073759232
 833 00cc 00100240 		.word	1073876992
 834 00d0 00080140 		.word	1073809408
 835              		.cfi_endproc
 836              	.LFE72:
 838              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 839              		.align	1
 840              		.global	HAL_UART_MspDeInit
 841              		.syntax unified
 842              		.thumb
 843              		.thumb_func
 844              		.fpu softvfp
 846              	HAL_UART_MspDeInit:
 847              	.LVL46:
 848              	.LFB73:
 390:Core/Src/stm32f1xx_hal_msp.c **** 
 391:Core/Src/stm32f1xx_hal_msp.c **** /**
 392:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 393:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 394:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 395:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 396:Core/Src/stm32f1xx_hal_msp.c **** */
 397:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 398:Core/Src/stm32f1xx_hal_msp.c **** {
 849              		.loc 1 398 1 is_stmt 1 view -0
 850              		.cfi_startproc
 851              		@ args = 0, pretend = 0, frame = 0
 852              		@ frame_needed = 0, uses_anonymous_args = 0
 853              		.loc 1 398 1 is_stmt 0 view .LVU217
 854 0000 08B5     		push	{r3, lr}
 855              	.LCFI18:
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 25


 856              		.cfi_def_cfa_offset 8
 857              		.cfi_offset 3, -8
 858              		.cfi_offset 14, -4
 399:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 859              		.loc 1 399 3 is_stmt 1 view .LVU218
 860              		.loc 1 399 11 is_stmt 0 view .LVU219
 861 0002 0368     		ldr	r3, [r0]
 862              		.loc 1 399 5 view .LVU220
 863 0004 0E4A     		ldr	r2, .L59
 864 0006 9342     		cmp	r3, r2
 865 0008 03D0     		beq	.L57
 400:Core/Src/stm32f1xx_hal_msp.c ****   {
 401:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 402:Core/Src/stm32f1xx_hal_msp.c **** 
 403:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 404:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 405:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 406:Core/Src/stm32f1xx_hal_msp.c **** 
 407:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 408:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 409:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 410:Core/Src/stm32f1xx_hal_msp.c ****     */
 411:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 412:Core/Src/stm32f1xx_hal_msp.c **** 
 413:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 414:Core/Src/stm32f1xx_hal_msp.c **** 
 415:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 416:Core/Src/stm32f1xx_hal_msp.c ****   }
 417:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 866              		.loc 1 417 8 is_stmt 1 view .LVU221
 867              		.loc 1 417 10 is_stmt 0 view .LVU222
 868 000a 0E4A     		ldr	r2, .L59+4
 869 000c 9342     		cmp	r3, r2
 870 000e 0CD0     		beq	.L58
 871              	.LVL47:
 872              	.L53:
 418:Core/Src/stm32f1xx_hal_msp.c ****   {
 419:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 420:Core/Src/stm32f1xx_hal_msp.c **** 
 421:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 422:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 423:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 424:Core/Src/stm32f1xx_hal_msp.c **** 
 425:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 426:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 427:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 428:Core/Src/stm32f1xx_hal_msp.c ****     */
 429:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 430:Core/Src/stm32f1xx_hal_msp.c **** 
 431:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 432:Core/Src/stm32f1xx_hal_msp.c **** 
 433:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 434:Core/Src/stm32f1xx_hal_msp.c ****   }
 435:Core/Src/stm32f1xx_hal_msp.c **** 
 436:Core/Src/stm32f1xx_hal_msp.c **** }
 873              		.loc 1 436 1 view .LVU223
 874 0010 08BD     		pop	{r3, pc}
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 26


 875              	.LVL48:
 876              	.L57:
 405:Core/Src/stm32f1xx_hal_msp.c **** 
 877              		.loc 1 405 5 is_stmt 1 view .LVU224
 878 0012 02F55842 		add	r2, r2, #55296
 879 0016 9369     		ldr	r3, [r2, #24]
 880 0018 23F48043 		bic	r3, r3, #16384
 881 001c 9361     		str	r3, [r2, #24]
 411:Core/Src/stm32f1xx_hal_msp.c **** 
 882              		.loc 1 411 5 view .LVU225
 883 001e 4FF4C061 		mov	r1, #1536
 884 0022 0948     		ldr	r0, .L59+8
 885              	.LVL49:
 411:Core/Src/stm32f1xx_hal_msp.c **** 
 886              		.loc 1 411 5 is_stmt 0 view .LVU226
 887 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 888              	.LVL50:
 889 0028 F2E7     		b	.L53
 890              	.LVL51:
 891              	.L58:
 423:Core/Src/stm32f1xx_hal_msp.c **** 
 892              		.loc 1 423 5 is_stmt 1 view .LVU227
 893 002a 02F5E632 		add	r2, r2, #117760
 894 002e D369     		ldr	r3, [r2, #28]
 895 0030 23F40033 		bic	r3, r3, #131072
 896 0034 D361     		str	r3, [r2, #28]
 429:Core/Src/stm32f1xx_hal_msp.c **** 
 897              		.loc 1 429 5 view .LVU228
 898 0036 0C21     		movs	r1, #12
 899 0038 0348     		ldr	r0, .L59+8
 900              	.LVL52:
 429:Core/Src/stm32f1xx_hal_msp.c **** 
 901              		.loc 1 429 5 is_stmt 0 view .LVU229
 902 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 903              	.LVL53:
 904              		.loc 1 436 1 view .LVU230
 905 003e E7E7     		b	.L53
 906              	.L60:
 907              		.align	2
 908              	.L59:
 909 0040 00380140 		.word	1073821696
 910 0044 00440040 		.word	1073759232
 911 0048 00080140 		.word	1073809408
 912              		.cfi_endproc
 913              	.LFE73:
 915              		.text
 916              	.Letext0:
 917              		.file 2 "c:\\dev\\gcc-arm-none-eabi-9-2020-q2-update-win32\\arm-none-eabi\\include\\machine\\_defa
 918              		.file 3 "c:\\dev\\gcc-arm-none-eabi-9-2020-q2-update-win32\\arm-none-eabi\\include\\sys\\_stdint.h
 919              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 920              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 921              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 922              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 923              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 924              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 925              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 926              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 27


 927              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 928              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 929              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 930              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 931              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\arada\AppData\Local\Temp\ccApaXqW.s 			page 28


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:16     .text.HAL_MspInit:00000000 $t
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:91     .text.HAL_MspInit:0000003c $d
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:97     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:104    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:271    .text.HAL_ADC_MspInit:000000b4 $d
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:279    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:286    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:349    .text.HAL_ADC_MspDeInit:00000040 $d
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:356    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:363    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:478    .text.HAL_SPI_MspInit:00000070 $d
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:484    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:491    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:534    .text.HAL_SPI_MspDeInit:00000024 $d
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:541    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:548    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:594    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:601    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:629    .text.HAL_TIM_Base_MspDeInit:00000018 $d
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:634    .text.HAL_UART_MspInit:00000000 $t
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:641    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:831    .text.HAL_UART_MspInit:000000c4 $d
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:839    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:846    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\arada\AppData\Local\Temp\ccApaXqW.s:909    .text.HAL_UART_MspDeInit:00000040 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
