# pipeline_processor
A MIPS pipeline processor implemented using Verilog. 
- Project1 is an in-order pipeline that can execute a set of simple instructions, including mult.
- Project2 includes a cache memory system.
- Project3 includes local and global branch predictor.
- Project4 implements a dual-issue in-order pipeline that can execute a set of simple instructions.
