-- Group 14: Khang Ly & Olivia Yi
library ieee;
use ieee.std_logic_1164.all;
library work;

entity mux is
 	port (
			mux1, mux0 : in std_logic_vector(3 downto 0);
			mux_select 										: in std_logic; 
			hex_out				 							: out std_logic_vector(3 downto 0)
			);

 end mux;

 architecture mux_logic of mux is
 
 

 begin
 
 -- complete the with/select construct with the VHDL coding from the Lab Manual for Lab2.
with mux_select select 
hex_out <= mux0 when "0",
			  mux1x when "1";
 
 end mux_logic;
 
 