#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May 24 19:57:22 2025
# Process ID: 17692
# Current directory: C:/FPGA_Harman_25_1/20250523_SPI_Slave/20250523_SPI_Slave.runs/synth_1
# Command line: vivado.exe -log SPI_Slave.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SPI_Slave.tcl
# Log file: C:/FPGA_Harman_25_1/20250523_SPI_Slave/20250523_SPI_Slave.runs/synth_1/SPI_Slave.vds
# Journal file: C:/FPGA_Harman_25_1/20250523_SPI_Slave/20250523_SPI_Slave.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SPI_Slave.tcl -notrace
Command: synth_design -top SPI_Slave -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9388
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SPI_Slave' [C:/FPGA_Harman_25_1/20250523_SPI_Slave/20250523_SPI_Slave.srcs/sources_1/new/SPI_Slave.v:3]
INFO: [Synth 8-6157] synthesizing module 'SPI_Slave_Intf' [C:/FPGA_Harman_25_1/20250523_SPI_Slave/20250523_SPI_Slave.srcs/sources_1/new/SPI_Slave.v:51]
	Parameter SI_IDLE bound to: 0 - type: integer 
	Parameter SI_PHASE bound to: 1 - type: integer 
	Parameter SO_IDLE bound to: 0 - type: integer 
	Parameter SO_PHASE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI_Slave_Intf' (1#1) [C:/FPGA_Harman_25_1/20250523_SPI_Slave/20250523_SPI_Slave.srcs/sources_1/new/SPI_Slave.v:51]
INFO: [Synth 8-6157] synthesizing module 'SPI_Slave_Reg' [C:/FPGA_Harman_25_1/20250523_SPI_Slave/20250523_SPI_Slave.srcs/sources_1/new/SPI_Slave.v:201]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter ADDR_PHASE bound to: 1 - type: integer 
	Parameter WRITE_PHASE bound to: 2 - type: integer 
	Parameter READ_PHASE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI_Slave_Reg' (2#1) [C:/FPGA_Harman_25_1/20250523_SPI_Slave/20250523_SPI_Slave.srcs/sources_1/new/SPI_Slave.v:201]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Slave' (3#1) [C:/FPGA_Harman_25_1/20250523_SPI_Slave/20250523_SPI_Slave.srcs/sources_1/new/SPI_Slave.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.324 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.324 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.324 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1105.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA_Harman_25_1/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/FPGA_Harman_25_1/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/FPGA_Harman_25_1/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SPI_Slave_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SPI_Slave_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1172.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1172.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.094 ; gain = 66.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.094 ; gain = 66.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.094 ; gain = 66.770
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_Slave_Reg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              ADDR_PHASE |                               01 |                               01
             WRITE_PHASE |                               10 |                               10
              READ_PHASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SPI_Slave_Reg'
WARNING: [Synth 8-327] inferring latch for variable 'so_data_reg' [C:/FPGA_Harman_25_1/20250523_SPI_Slave/20250523_SPI_Slave.srcs/sources_1/new/SPI_Slave.v:289]
WARNING: [Synth 8-327] inferring latch for variable 'slv_reg3_reg' [C:/FPGA_Harman_25_1/20250523_SPI_Slave/20250523_SPI_Slave.srcs/sources_1/new/SPI_Slave.v:271]
WARNING: [Synth 8-327] inferring latch for variable 'slv_reg2_reg' [C:/FPGA_Harman_25_1/20250523_SPI_Slave/20250523_SPI_Slave.srcs/sources_1/new/SPI_Slave.v:270]
WARNING: [Synth 8-327] inferring latch for variable 'slv_reg1_reg' [C:/FPGA_Harman_25_1/20250523_SPI_Slave/20250523_SPI_Slave.srcs/sources_1/new/SPI_Slave.v:269]
WARNING: [Synth 8-327] inferring latch for variable 'slv_reg0_reg' [C:/FPGA_Harman_25_1/20250523_SPI_Slave/20250523_SPI_Slave.srcs/sources_1/new/SPI_Slave.v:268]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.094 ; gain = 66.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1172.094 ; gain = 66.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1172.094 ; gain = 66.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1173.145 ; gain = 67.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1173.926 ; gain = 68.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.711 ; gain = 75.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.711 ; gain = 75.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.711 ; gain = 75.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.711 ; gain = 75.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.711 ; gain = 75.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.711 ; gain = 75.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     2|
|3     |LUT3  |    10|
|4     |LUT4  |     6|
|5     |LUT5  |     8|
|6     |LUT6  |    17|
|7     |FDCE  |    33|
|8     |LD    |    40|
|9     |IBUF  |     5|
|10    |OBUF  |     8|
|11    |OBUFT |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.711 ; gain = 75.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1180.711 ; gain = 8.617
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.711 ; gain = 75.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1190.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1197.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  LD => LDCE: 40 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1197.898 ; gain = 92.574
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_Harman_25_1/20250523_SPI_Slave/20250523_SPI_Slave.runs/synth_1/SPI_Slave.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SPI_Slave_utilization_synth.rpt -pb SPI_Slave_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 24 19:57:43 2025...
