#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1674dd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1667d00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1676190 .functor NOT 1, L_0x16b5bb0, C4<0>, C4<0>, C4<0>;
L_0x16b59e0 .functor XOR 298, L_0x16b5780, L_0x16b5940, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x16b5af0 .functor XOR 298, L_0x16b59e0, L_0x16b5a50, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x16b29c0_0 .net *"_ivl_10", 297 0, L_0x16b5a50;  1 drivers
v0x16b2ac0_0 .net *"_ivl_12", 297 0, L_0x16b5af0;  1 drivers
v0x16b2ba0_0 .net *"_ivl_2", 297 0, L_0x16b56e0;  1 drivers
v0x16b2c60_0 .net *"_ivl_4", 297 0, L_0x16b5780;  1 drivers
v0x16b2d40_0 .net *"_ivl_6", 297 0, L_0x16b5940;  1 drivers
v0x16b2e70_0 .net *"_ivl_8", 297 0, L_0x16b59e0;  1 drivers
v0x16b2f50_0 .var "clk", 0 0;
v0x16b2ff0_0 .net "in", 99 0, v0x16b1360_0;  1 drivers
v0x16b3090_0 .net "out_any_dut", 99 1, L_0x16b4fa0;  1 drivers
v0x16b3150_0 .net "out_any_ref", 99 1, L_0x16b4060;  1 drivers
v0x16b3220_0 .net "out_both_dut", 98 0, L_0x16b4810;  1 drivers
v0x16b32f0_0 .net "out_both_ref", 98 0, L_0x16b3c50;  1 drivers
v0x16b33c0_0 .net "out_different_dut", 99 0, L_0x16b55d0;  1 drivers
v0x16b3490_0 .net "out_different_ref", 99 0, L_0x16b45c0;  1 drivers
v0x16b3560_0 .var/2u "stats1", 287 0;
v0x16b3620_0 .var/2u "strobe", 0 0;
v0x16b36e0_0 .net "tb_match", 0 0, L_0x16b5bb0;  1 drivers
v0x16b38c0_0 .net "tb_mismatch", 0 0, L_0x1676190;  1 drivers
E_0x167aa20/0 .event negedge, v0x16b1280_0;
E_0x167aa20/1 .event posedge, v0x16b1280_0;
E_0x167aa20 .event/or E_0x167aa20/0, E_0x167aa20/1;
L_0x16b56e0 .concat [ 100 99 99 0], L_0x16b45c0, L_0x16b4060, L_0x16b3c50;
L_0x16b5780 .concat [ 100 99 99 0], L_0x16b45c0, L_0x16b4060, L_0x16b3c50;
L_0x16b5940 .concat [ 100 99 99 0], L_0x16b55d0, L_0x16b4fa0, L_0x16b4810;
L_0x16b5a50 .concat [ 100 99 99 0], L_0x16b45c0, L_0x16b4060, L_0x16b3c50;
L_0x16b5bb0 .cmp/eeq 298, L_0x16b56e0, L_0x16b5af0;
S_0x1667aa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1667d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x16b3b90 .functor AND 100, v0x16b1360_0, L_0x16b3a50, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x16b3fa0 .functor OR 100, v0x16b1360_0, L_0x16b3e60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x16b45c0 .functor XOR 100, v0x16b1360_0, L_0x16b4480, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1681640_0 .net *"_ivl_1", 98 0, L_0x16b39b0;  1 drivers
v0x16b02f0_0 .net *"_ivl_11", 98 0, L_0x16b3d90;  1 drivers
v0x16b03d0_0 .net *"_ivl_12", 99 0, L_0x16b3e60;  1 drivers
L_0x7f6eede91060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16b0490_0 .net *"_ivl_15", 0 0, L_0x7f6eede91060;  1 drivers
v0x16b0570_0 .net *"_ivl_16", 99 0, L_0x16b3fa0;  1 drivers
v0x16b06a0_0 .net *"_ivl_2", 99 0, L_0x16b3a50;  1 drivers
v0x16b0780_0 .net *"_ivl_21", 0 0, L_0x16b41e0;  1 drivers
v0x16b0860_0 .net *"_ivl_23", 98 0, L_0x16b4390;  1 drivers
v0x16b0940_0 .net *"_ivl_24", 99 0, L_0x16b4480;  1 drivers
L_0x7f6eede91018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16b0ab0_0 .net *"_ivl_5", 0 0, L_0x7f6eede91018;  1 drivers
v0x16b0b90_0 .net *"_ivl_6", 99 0, L_0x16b3b90;  1 drivers
v0x16b0c70_0 .net "in", 99 0, v0x16b1360_0;  alias, 1 drivers
v0x16b0d50_0 .net "out_any", 99 1, L_0x16b4060;  alias, 1 drivers
v0x16b0e30_0 .net "out_both", 98 0, L_0x16b3c50;  alias, 1 drivers
v0x16b0f10_0 .net "out_different", 99 0, L_0x16b45c0;  alias, 1 drivers
L_0x16b39b0 .part v0x16b1360_0, 1, 99;
L_0x16b3a50 .concat [ 99 1 0 0], L_0x16b39b0, L_0x7f6eede91018;
L_0x16b3c50 .part L_0x16b3b90, 0, 99;
L_0x16b3d90 .part v0x16b1360_0, 1, 99;
L_0x16b3e60 .concat [ 99 1 0 0], L_0x16b3d90, L_0x7f6eede91060;
L_0x16b4060 .part L_0x16b3fa0, 0, 99;
L_0x16b41e0 .part v0x16b1360_0, 0, 1;
L_0x16b4390 .part v0x16b1360_0, 1, 99;
L_0x16b4480 .concat [ 99 1 0 0], L_0x16b4390, L_0x16b41e0;
S_0x16b1070 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1667d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x16b1280_0 .net "clk", 0 0, v0x16b2f50_0;  1 drivers
v0x16b1360_0 .var "in", 99 0;
v0x16b1420_0 .net "tb_match", 0 0, L_0x16b5bb0;  alias, 1 drivers
E_0x167a5a0 .event posedge, v0x16b1280_0;
E_0x167aeb0 .event negedge, v0x16b1280_0;
S_0x16b1520 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1667d00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x16b4810 .functor AND 99, L_0x16b46d0, L_0x16b4770, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x16b4e90 .functor OR 101, L_0x16b4c20, L_0x16b4da0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x16b55d0 .functor XOR 100, v0x16b1360_0, L_0x16b54e0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x16b1790_0 .net *"_ivl_1", 98 0, L_0x16b46d0;  1 drivers
v0x16b1850_0 .net *"_ivl_10", 99 0, L_0x16b4ae0;  1 drivers
v0x16b1930_0 .net *"_ivl_12", 100 0, L_0x16b4c20;  1 drivers
L_0x7f6eede910a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16b1a20_0 .net *"_ivl_15", 0 0, L_0x7f6eede910a8;  1 drivers
L_0x7f6eede910f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16b1b00_0 .net/2u *"_ivl_16", 0 0, L_0x7f6eede910f0;  1 drivers
v0x16b1c30_0 .net *"_ivl_18", 100 0, L_0x16b4da0;  1 drivers
v0x16b1d10_0 .net *"_ivl_20", 100 0, L_0x16b4e90;  1 drivers
v0x16b1df0_0 .net *"_ivl_25", 0 0, L_0x16b5130;  1 drivers
v0x16b1ed0_0 .net *"_ivl_27", 98 0, L_0x16b53e0;  1 drivers
v0x16b2040_0 .net *"_ivl_28", 99 0, L_0x16b54e0;  1 drivers
v0x16b2120_0 .net *"_ivl_3", 98 0, L_0x16b4770;  1 drivers
v0x16b2200_0 .net *"_ivl_7", 0 0, L_0x16b4970;  1 drivers
v0x16b22e0_0 .net *"_ivl_9", 98 0, L_0x16b4a10;  1 drivers
v0x16b23c0_0 .net "in", 99 0, v0x16b1360_0;  alias, 1 drivers
v0x16b2480_0 .net "out_any", 99 1, L_0x16b4fa0;  alias, 1 drivers
v0x16b2560_0 .net "out_both", 98 0, L_0x16b4810;  alias, 1 drivers
v0x16b2640_0 .net "out_different", 99 0, L_0x16b55d0;  alias, 1 drivers
L_0x16b46d0 .part v0x16b1360_0, 0, 99;
L_0x16b4770 .part v0x16b1360_0, 1, 99;
L_0x16b4970 .part v0x16b1360_0, 99, 1;
L_0x16b4a10 .part v0x16b1360_0, 1, 99;
L_0x16b4ae0 .concat [ 99 1 0 0], L_0x16b4a10, L_0x16b4970;
L_0x16b4c20 .concat [ 100 1 0 0], L_0x16b4ae0, L_0x7f6eede910a8;
L_0x16b4da0 .concat [ 100 1 0 0], v0x16b1360_0, L_0x7f6eede910f0;
L_0x16b4fa0 .part L_0x16b4e90, 0, 99;
L_0x16b5130 .part v0x16b1360_0, 99, 1;
L_0x16b53e0 .part v0x16b1360_0, 1, 99;
L_0x16b54e0 .concat [ 99 1 0 0], L_0x16b53e0, L_0x16b5130;
S_0x16b27a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1667d00;
 .timescale -12 -12;
E_0x1664a20 .event anyedge, v0x16b3620_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16b3620_0;
    %nor/r;
    %assign/vec4 v0x16b3620_0, 0;
    %wait E_0x1664a20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16b1070;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x16b1360_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x167aeb0;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x16b1360_0, 0;
    %wait E_0x167a5a0;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x16b1360_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1667d00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b2f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b3620_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1667d00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x16b2f50_0;
    %inv;
    %store/vec4 v0x16b2f50_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1667d00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16b1280_0, v0x16b38c0_0, v0x16b2ff0_0, v0x16b32f0_0, v0x16b3220_0, v0x16b3150_0, v0x16b3090_0, v0x16b3490_0, v0x16b33c0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1667d00;
T_5 ;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1667d00;
T_6 ;
    %wait E_0x167aa20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16b3560_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b3560_0, 4, 32;
    %load/vec4 v0x16b36e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b3560_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16b3560_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b3560_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x16b32f0_0;
    %load/vec4 v0x16b32f0_0;
    %load/vec4 v0x16b3220_0;
    %xor;
    %load/vec4 v0x16b32f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b3560_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b3560_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x16b3150_0;
    %load/vec4 v0x16b3150_0;
    %load/vec4 v0x16b3090_0;
    %xor;
    %load/vec4 v0x16b3150_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b3560_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b3560_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x16b3490_0;
    %load/vec4 v0x16b3490_0;
    %load/vec4 v0x16b33c0_0;
    %xor;
    %load/vec4 v0x16b3490_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b3560_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x16b3560_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b3560_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/machine/gatesv100/iter3/response4/top_module.sv";
