/*******************************************************************************
*                Copyright 2001, Marvell International Ltd.
* This code contains confidential information of Marvell semiconductor, inc.
* no rights are granted herein under any patent, mask work right or copyright
* of Marvell or any third party.
* Marvell reserves the right at its sole discretion to request that this code
* be immediately returned to Marvell. This code is provided "as is".
* Marvell makes no warranties, express, implied or otherwise, regarding its
* accuracy, completeness or performance.
********************************************************************************
*/
/**
********************************************************************************
* @file mvHwsExtRegDb.h
*
* @brief Hawk port interface header file
*
* @version   1
********************************************************************************
*/
#ifndef __mvHwsMifRegDb_H
#define __mvHwsMifRegDb_H

#ifdef __cplusplus
extern "C" {
#endif

/* These enums are taken from cider MIF unit:
   MIF Global registers
   MIF Rx registers
   MIF Tx registers
*/
typedef enum {
  /*0*/  MIF_GLOBAL_REGISTER_MIF_T8_CHANNEL_MAPPING_REGISTER0_T8_TX_CHID_NUM_E,
  /*1*/  MIF_GLOBAL_REGISTER_MIF_T8_CHANNEL_MAPPING_REGISTER0_T8_RX_CHID_NUM_E,
  /*2*/  MIF_GLOBAL_REGISTER_MIF_T8_CHANNEL_MAPPING_REGISTER0_T8_CH_TAG_E,
  /*3*/  MIF_GLOBAL_REGISTER_MIF_T8_CHANNEL_MAPPING_REGISTER0_T8_PFC_SIZE_E,
  /*4*/  MIF_GLOBAL_REGISTER_MIF_T8_CHANNEL_MAPPING_REGISTER0_T8_CLK_EN_E,
  /*5*/  MIF_GLOBAL_REGISTER_MIF_T8_CHANNEL_MAPPING_REGISTER0_T8_CH_LOOPBACK_EN_E,
  /*6*/  MIF_GLOBAL_REGISTER_MIF_T8_CHANNEL_MAPPING_REGISTER0_T8_CH_SW_RESET_E,
  /*7*/  MIF_GLOBAL_REGISTER_MIF_T8_CHANNEL_MAPPING_REGISTER0_T8_RX_GRACEFUL_MODE_E,
  /*8*/  MIF_GLOBAL_REGISTER_MIF_T32_CHANNEL_MAPPING_REGISTER0_T32_TX_CHID_NUM_E,
  /*9*/  MIF_GLOBAL_REGISTER_MIF_T32_CHANNEL_MAPPING_REGISTER0_T32_RX_CHID_NUM_E,
  /*10*/  MIF_GLOBAL_REGISTER_MIF_T32_CHANNEL_MAPPING_REGISTER0_T32_CH_TAG_E,
  /*11*/  MIF_GLOBAL_REGISTER_MIF_T32_CHANNEL_MAPPING_REGISTER0_T32_PFC_SIZE_E,
  /*12*/  MIF_GLOBAL_REGISTER_MIF_T32_CHANNEL_MAPPING_REGISTER0_T32_CLK_EN_E,
  /*13*/  MIF_GLOBAL_REGISTER_MIF_T32_CHANNEL_MAPPING_REGISTER0_T32_CH_LOOPBACK_EN_E,
  /*14*/  MIF_GLOBAL_REGISTER_MIF_T32_CHANNEL_MAPPING_REGISTER0_T32_CH_SW_RESET_E,
  /*15*/  MIF_GLOBAL_REGISTER_MIF_T32_CHANNEL_MAPPING_REGISTER0_T32_RX_GRACEFUL_MODE_E,
  /*16*/  MIF_GLOBAL_REGISTER_MIF_T128_CHANNEL_MAPPING_REGISTER0_T128_TX_CHID_NUM_E,
  /*17*/  MIF_GLOBAL_REGISTER_MIF_T128_CHANNEL_MAPPING_REGISTER0_T128_RX_CHID_NUM_E,
  /*18*/  MIF_GLOBAL_REGISTER_MIF_T128_CHANNEL_MAPPING_REGISTER0_T128_CH_TAG_E,
  /*19*/  MIF_GLOBAL_REGISTER_MIF_T128_CHANNEL_MAPPING_REGISTER0_T128_PFC_SIZE_E,
  /*20*/  MIF_GLOBAL_REGISTER_MIF_T128_CHANNEL_MAPPING_REGISTER0_T128_CLK_EN_E,
  /*21*/  MIF_GLOBAL_REGISTER_MIF_T128_CHANNEL_MAPPING_REGISTER0_T128_CH_LOOPBACK_EN_E,
  /*22*/  MIF_GLOBAL_REGISTER_MIF_T128_CHANNEL_MAPPING_REGISTER0_T128_CH_SW_RESET_E,
  /*23*/  MIF_GLOBAL_REGISTER_MIF_T128_CHANNEL_MAPPING_REGISTER0_T128_RX_GRACEFUL_MODE_E,
  /*24*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_CAUSE_MIF_GLOBAL_INTERRUPT_SUM_E,
  /*25*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_CAUSE_MIF_T8_TX_PROTOCOL_VIOLATION_INT_E,
  /*26*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_CAUSE_MIF_T8_TX_OVERWRITE_INT_E,
  /*27*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_CAUSE_MIF_T32_TX_PROTOCOL_VIOLATION_INT_E,
  /*28*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_CAUSE_MIF_T32_TX_OVERWRITE_INT_E,
  /*29*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_CAUSE_MIF_T128_TX_PROTOCOL_VIOLATION_INT_E,
  /*30*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_CAUSE_MIF_T128_TX_OVERWRITE_INT_E,
  /*31*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_CAUSE_MIF_T8_RX_PROTOCOL_VIOLATION_INT_E,
  /*32*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_CAUSE_MIF_T8_RX_OVERWRITE_INT_E,
  /*33*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_CAUSE_MIF_T32_RX_PROTOCOL_VIOLATION_INT_E,
  /*34*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_CAUSE_MIF_T32_RX_OVERWRITE_INT_E,
  /*35*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_CAUSE_MIF_T128_RX_PROTOCOL_VIOLATION_INT_E,
  /*36*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_CAUSE_MIF_T128_RX_OVERWRITE_INT_E,
  /*37*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_CAUSE_MIF_BAD_ACC_SUM_E,
  /*38*/  MIF_GLOBAL_REGISTER_MIF_BAD_ADDRESS_REGISTER_MIF_BAD_ADDR_ACC_E,
  /*39*/  MIF_GLOBAL_REGISTER_MIF_BAD_ADDRESS_INTERRUPT_CAUSE_REGISTER_MIF_BAD_ADD_INTERRUPT_SUM_E,
  /*40*/  MIF_GLOBAL_REGISTER_MIF_BAD_ADDRESS_INTERRUPT_CAUSE_REGISTER_MIF_BAD_ADD_INT_E,
  /*41*/  MIF_GLOBAL_REGISTER_MIF_BAD_ADDRESS_INTERRUPT_MASK_REGISTER_MIF_BAD_ADDR_INTERRUPT_MASK_E,
  /*42*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_MASK_MIF_T8_TX_PROTOCOL_VIOLATION_INT_MSK_E,
  /*43*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_MASK_MIF_T8_TX_OVERWRITE_INT_MSK_E,
  /*44*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_MASK_MIF_T32_TX_PROTOCOL_VIOLATION_INT_MSK_E,
  /*45*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_MASK_MIF_T32_TX_OVERWRITE_INT_MSK_E,
  /*46*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_MASK_MIF_T128_TX_PROTOCOL_VIOLATION_INT_MSK_E,
  /*47*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_MASK_MIF_T128_TX_OVERWRITE_INT_MSK_E,
  /*48*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_MASK_MIF_T8_RX_PROTOCOL_VIOLATION_INT_MSK_E,
  /*49*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_MASK_MIF_T8_RX_OVERWRITE_INT_MSK_E,
  /*50*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_MASK_MIF_T32_RX_PROTOCOL_VIOLATION_INT_MSK_E,
  /*51*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_MASK_MIF_T32_RX_OVERWRITE_INT_MSK_E,
  /*52*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_MASK_MIF_T128_RX_PROTOCOL_VIOLATION_INT_MSK_E,
  /*53*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_MASK_MIF_T128_RX_OVERWRITE_INT_MSK_E,
  /*54*/  MIF_GLOBAL_REGISTER_MIF_GLOBAL_INTERRUPT_SUMMARY_MASK_MIF_BAD_ACC_SUM_MSK_E,
  /*55*/  MIF_GLOBAL_REGISTER_MIF_METAL_FIX_MFIX_E,
/*****************************************************************************************************/
/*****************************************************************************************************/
/*****************************************************************************************************/
/*****************************************************************************************************/
/*****************************************************************************************************/
/*****************************************************************************************************/
  /*0*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN0_E,
  /*1*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN1_E,
  /*2*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN2_E,
  /*3*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN3_E,
  /*4*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN4_E,
  /*5*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN5_E,
  /*6*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN6_E,
  /*7*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN7_E,
  /*8*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN8_E,
  /*9*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN9_E,
  /*10*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN10_E,
  /*11*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN11_E,
  /*12*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN12_E,
  /*13*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN13_E,
  /*14*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN14_E,
  /*15*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN15_E,
  /*16*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN16_E,
  /*17*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN17_E,
  /*18*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN18_E,
  /*19*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN19_E,
  /*20*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN20_E,
  /*21*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN21_E,
  /*22*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN22_E,
  /*23*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN23_E,
  /*24*/  MIF_RX_REGISTER_MIF_T8_RX_CONTROL_REGISTER_MIF_T8_RX_EN24_E,
  /*25*/  MIF_RX_REGISTER_MIF_T32_RX_CONTROL_REGISTER_MIF_T32_RX_EN0_E,
  /*26*/  MIF_RX_REGISTER_MIF_T32_RX_CONTROL_REGISTER_MIF_T32_RX_EN1_E,
  /*27*/  MIF_RX_REGISTER_MIF_T32_RX_CONTROL_REGISTER_MIF_T32_RX_EN2_E,
  /*28*/  MIF_RX_REGISTER_MIF_T32_RX_CONTROL_REGISTER_MIF_T32_RX_EN3_E,
  /*29*/  MIF_RX_REGISTER_MIF_T32_RX_CONTROL_REGISTER_MIF_T32_RX_EN4_E,
  /*30*/  MIF_RX_REGISTER_MIF_T32_RX_CONTROL_REGISTER_MIF_T32_RX_EN5_E,
  /*31*/  MIF_RX_REGISTER_MIF_T32_RX_CONTROL_REGISTER_MIF_T32_RX_EN6_E,
  /*32*/  MIF_RX_REGISTER_MIF_T32_RX_CONTROL_REGISTER_MIF_T32_RX_EN7_E,
  /*33*/  MIF_RX_REGISTER_MIF_T32_RX_CONTROL_REGISTER_MIF_T32_RX_EN8_E,
  /*34*/  MIF_RX_REGISTER_MIF_T32_RX_CONTROL_REGISTER_MIF_T32_RX_EN9_E,
  /*35*/  MIF_RX_REGISTER_MIF_T32_RX_CONTROL_REGISTER_MIF_T32_RX_EN10_E,
  /*36*/  MIF_RX_REGISTER_MIF_T32_RX_CONTROL_REGISTER_MIF_T32_RX_EN11_E,
  /*37*/  MIF_RX_REGISTER_MIF_T32_RX_CONTROL_REGISTER_MIF_T32_RX_EN12_E,
  /*38*/  MIF_RX_REGISTER_MIF_T32_RX_CONTROL_REGISTER_MIF_T32_RX_EN13_E,
  /*39*/  MIF_RX_REGISTER_MIF_T32_RX_CONTROL_REGISTER_MIF_T32_RX_EN14_E,
  /*40*/  MIF_RX_REGISTER_MIF_T32_RX_CONTROL_REGISTER_MIF_T32_RX_EN15_E,
  /*41*/  MIF_RX_REGISTER_MIF_T128_PORT_RX_CONTROL_REGISTER_MIF_T128_RX_EN0_E,
  /*42*/  MIF_RX_REGISTER_MIF_T128_PORT_RX_CONTROL_REGISTER_MIF_T128_RX_EN1_E,
  /*43*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_SUM_E,
  /*44*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT0_E,
  /*45*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT1_E,
  /*46*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT2_E,
  /*47*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT3_E,
  /*48*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT4_E,
  /*49*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT5_E,
  /*50*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT6_E,
  /*51*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT7_E,
  /*52*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT8_E,
  /*53*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT9_E,
  /*54*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT10_E,
  /*55*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT11_E,
  /*56*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT12_E,
  /*57*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT13_E,
  /*58*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT14_E,
  /*59*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT15_E,
  /*60*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT16_E,
  /*61*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT17_E,
  /*62*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT18_E,
  /*63*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT19_E,
  /*64*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT20_E,
  /*65*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT21_E,
  /*66*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT22_E,
  /*67*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT23_E,
  /*68*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT24_E,
  /*69*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK0_E,
  /*70*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK1_E,
  /*71*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK2_E,
  /*72*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK3_E,
  /*73*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK4_E,
  /*74*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK5_E,
  /*75*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK6_E,
  /*76*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK7_E,
  /*77*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK8_E,
  /*78*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK9_E,
  /*79*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK10_E,
  /*80*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK11_E,
  /*81*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK12_E,
  /*82*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK13_E,
  /*83*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK14_E,
  /*84*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK15_E,
  /*85*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK16_E,
  /*86*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK17_E,
  /*87*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK18_E,
  /*88*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK19_E,
  /*89*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK20_E,
  /*90*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK21_E,
  /*91*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK22_E,
  /*92*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK23_E,
  /*93*/  MIF_RX_REGISTER_MIF_T8_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_RX_PROTOCOL_VIOLATION_INT_MSK24_E,
  /*94*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_SUM_E,
  /*95*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT0_E,
  /*96*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT1_E,
  /*97*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT2_E,
  /*98*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT3_E,
  /*99*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT4_E,
  /*100*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT5_E,
  /*101*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT6_E,
  /*102*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT7_E,
  /*103*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT8_E,
  /*104*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT9_E,
  /*105*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT10_E,
  /*106*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT11_E,
  /*107*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT12_E,
  /*108*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT13_E,
  /*109*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT14_E,
  /*110*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT15_E,
  /*111*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT16_E,
  /*112*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT17_E,
  /*113*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT18_E,
  /*114*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT19_E,
  /*115*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT20_E,
  /*116*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT21_E,
  /*117*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT22_E,
  /*118*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT23_E,
  /*119*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT24_E,
  /*120*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK0_E,
  /*121*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK1_E,
  /*122*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK2_E,
  /*123*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK3_E,
  /*124*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK4_E,
  /*125*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK5_E,
  /*126*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK6_E,
  /*127*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK7_E,
  /*128*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK8_E,
  /*129*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK9_E,
  /*130*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK10_E,
  /*131*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK11_E,
  /*132*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK12_E,
  /*133*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK13_E,
  /*134*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK14_E,
  /*135*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK15_E,
  /*136*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK16_E,
  /*137*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK17_E,
  /*138*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK18_E,
  /*139*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK19_E,
  /*140*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK20_E,
  /*141*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK21_E,
  /*142*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK22_E,
  /*143*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK23_E,
  /*144*/  MIF_RX_REGISTER_MIF_T8_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_RX_OVERWRITE_VIOLATION_INT_MSK24_E,
  /*145*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT_SUM_E,
  /*146*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT0_E,
  /*147*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT1_E,
  /*148*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT2_E,
  /*149*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT3_E,
  /*150*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT4_E,
  /*151*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT5_E,
  /*152*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT6_E,
  /*153*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT7_E,
  /*154*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT8_E,
  /*155*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT9_E,
  /*156*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT10_E,
  /*157*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT11_E,
  /*158*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT12_E,
  /*159*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT13_E,
  /*160*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT14_E,
  /*161*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT15_E,
  /*162*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT_MSK0_E,
  /*163*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT_MSK1_E,
  /*164*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT_MSK2_E,
  /*165*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT_MSK3_E,
  /*166*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT_MSK4_E,
  /*167*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT_MSK5_E,
  /*168*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT_MSK6_E,
  /*169*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT_MSK7_E,
  /*170*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT_MSK8_E,
  /*171*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT_MSK9_E,
  /*172*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT_MSK10_E,
  /*173*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT_MSK11_E,
  /*174*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT_MSK12_E,
  /*175*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT_MSK13_E,
  /*176*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT_MSK14_E,
  /*177*/  MIF_RX_REGISTER_MIF_T32_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_RX_PROTOCOL_VIOLATION_INT_MSK15_E,
  /*178*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT_SUM_E,
  /*179*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT0_E,
  /*180*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT1_E,
  /*181*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT2_E,
  /*182*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT3_E,
  /*183*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT4_E,
  /*184*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT5_E,
  /*185*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT6_E,
  /*186*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT7_E,
  /*187*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT8_E,
  /*188*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT9_E,
  /*189*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT10_E,
  /*190*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT11_E,
  /*191*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT12_E,
  /*192*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT13_E,
  /*193*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT14_E,
  /*194*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT15_E,
  /*195*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT_MSK0_E,
  /*196*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT_MSK1_E,
  /*197*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT_MSK2_E,
  /*198*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT_MSK3_E,
  /*199*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT_MSK4_E,
  /*200*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT_MSK5_E,
  /*201*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT_MSK6_E,
  /*202*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT_MSK7_E,
  /*203*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT_MSK8_E,
  /*204*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT_MSK9_E,
  /*205*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT_MSK10_E,
  /*206*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT_MSK11_E,
  /*207*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT_MSK12_E,
  /*208*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT_MSK13_E,
  /*209*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT_MSK14_E,
  /*210*/  MIF_RX_REGISTER_MIF_T32_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_RX_OVERWRITE_VIOLATION_INT_MSK15_E,
  /*211*/  MIF_RX_REGISTER_MIF_T128_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T128_RX_PROTOCOL_VIOLATION_INT_SUM_E,
  /*212*/  MIF_RX_REGISTER_MIF_T128_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T128_RX_PROTOCOL_VIOLATION_INT0_E,
  /*213*/  MIF_RX_REGISTER_MIF_T128_RX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T128_RX_PROTOCOL_VIOLATION_INT1_E,
  /*214*/  MIF_RX_REGISTER_MIF_T128_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T128_RX_PROTOCOL_VIOLATION_INT_MSK0_E,
  /*215*/  MIF_RX_REGISTER_MIF_T128_RX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T128_RX_PROTOCOL_VIOLATION_INT_MSK1_E,
  /*216*/  MIF_RX_REGISTER_MIF_T128_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T128_RX_OVERWRITE_VIOLATION_INT_SUM_E,
  /*217*/  MIF_RX_REGISTER_MIF_T128_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T128_RX_OVERWRITE_VIOLATION_INT0_E,
  /*218*/  MIF_RX_REGISTER_MIF_T128_RX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T128_RX_OVERWRITE_VIOLATION_INT1_E,
  /*219*/  MIF_RX_REGISTER_MIF_T128_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T128_RX_OVERWRITE_VIOLATION_INT_MSK0_E,
  /*220*/  MIF_RX_REGISTER_MIF_T128_RX_OVERWRITE_INTERRUPT_MASK_REGISTER_T128_RX_OVERWRITE_VIOLATION_INT_MSK1_E,
  /*221*/  MIF_RX_REGISTER_MIF_T8_RX_STATUS_REGISTER0_T8_RX_BYTE_CNT_E,
  /*222*/  MIF_RX_REGISTER_MIF_T8_RX_STATUS_REGISTER0_T8_RX_FIFO_FULL_E,
  /*223*/  MIF_RX_REGISTER_MIF_T8_RX_STATUS_REGISTER0_T8_RX_FIFO_EMPTY_E,
  /*224*/  MIF_RX_REGISTER_MIF_T8_RX_STATUS_REGISTER0_T8_RX_PROT_VIO_TYPE_E,
  /*225*/  MIF_RX_REGISTER_MIF_T8_RX_STATUS_REGISTER0_T8_RX_BUS_MASTER_E,
  /*226*/  MIF_RX_REGISTER_MIF_T32_RX_STATUS_REGISTER0_T32_RX_SC_BYTE_CNT_E,
  /*227*/  MIF_RX_REGISTER_MIF_T32_RX_STATUS_REGISTER0_T32_RX_FIFO_FULL_E,
  /*228*/  MIF_RX_REGISTER_MIF_T32_RX_STATUS_REGISTER0_T32_RX_FIFO_EMPTY_E,
  /*229*/  MIF_RX_REGISTER_MIF_T32_RX_STATUS_REGISTER0_T32_RX_PROT_VIO_TYPE_E,
  /*230*/  MIF_RX_REGISTER_MIF_T32_RX_STATUS_REGISTER0_T32_RX_BUS_MASTER_E,
  /*231*/  MIF_RX_REGISTER_MIF_T128_RX_STATUS_REGISTER0_T128_RX_SC_BYTE_CNT_E,
  /*232*/  MIF_RX_REGISTER_MIF_T128_RX_STATUS_REGISTER0_T128_RX_FIFO_FULL_E,
  /*233*/  MIF_RX_REGISTER_MIF_T128_RX_STATUS_REGISTER0_T128_RX_FIFO_EMPTY_E,
  /*234*/  MIF_RX_REGISTER_MIF_T128_RX_STATUS_REGISTER0_T128_RX_PROT_VIO_TYPE_E,
  /*235*/  MIF_RX_REGISTER_MIF_T128_RX_STATUS_REGISTER0_T128_RX_BUS_MASTER_E,
  /*236*/  MIF_RX_REGISTER_MIF_T8_RX_GOOD_PACKETS_COUNT0_T8_RX_GOOD_PACKET_CNT_E,
  /*237*/  MIF_RX_REGISTER_MIF_T8_RX_BAD_PACKETS_COUNT0_T8_RX_BAD_PACKET_CNT_E,
  /*238*/  MIF_RX_REGISTER_MIF_T8_RX_DISCARDED_PACKETS_COUNT0_T8_RX_DISCARDED_PACKET_CNT_E,
  /*239*/  MIF_RX_REGISTER_MIF_T32_RX_GOOD_PACKETS_COUNT0_T32_RX_GOOD_PACKET_CNT_E,
  /*240*/  MIF_RX_REGISTER_MIF_T32_RX_BAD_PACKETS_COUNT0_T32_RX_BAD_PACKET_CNT_E,
  /*241*/  MIF_RX_REGISTER_MIF_T32_RX_DISCARDED_PACKETS_COUNT0_T32_RX_DISCARDED_PACKET_CNT_E,
  /*242*/  MIF_RX_REGISTER_MIF_T128_RX_GOOD_PACKETS_COUNT0_T128_RX_GOOD_PACKET_CNT_E,
  /*243*/  MIF_RX_REGISTER_MIF_T128_RX_BAD_PACKETS_COUNT0_T128_RX_BAD_PACKET_CNT_E,
  /*244*/  MIF_RX_REGISTER_MIF_T128_RX_DISCARDED_PACKETS_COUNT0_T128_RX_DISCARDED_PACKET_CNT_E,
  /*245*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN0_E,
  /*246*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN1_E,
  /*247*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN2_E,
  /*248*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN3_E,
  /*249*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN4_E,
  /*250*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN5_E,
  /*251*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN6_E,
  /*252*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN7_E,
  /*253*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN8_E,
  /*254*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN9_E,
  /*255*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN10_E,
  /*256*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN11_E,
  /*257*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN12_E,
  /*258*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN13_E,
  /*259*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN14_E,
  /*260*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN15_E,
  /*261*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN16_E,
  /*262*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN17_E,
  /*263*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN18_E,
  /*264*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN19_E,
  /*265*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN20_E,
  /*266*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN21_E,
  /*267*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN22_E,
  /*268*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN23_E,
  /*269*/  MIF_RX_REGISTER_MIF_T8_RX_PFC_CONTROL_REGISTER_MIF_T8_RX_PFC_EN24_E,
  /*270*/  MIF_RX_REGISTER_MIF_T32_RX_PFC_CONTROL_REGISTER_MIF_T32_RX_PFC_EN0_E,
  /*271*/  MIF_RX_REGISTER_MIF_T32_RX_PFC_CONTROL_REGISTER_MIF_T32_RX_PFC_EN1_E,
  /*272*/  MIF_RX_REGISTER_MIF_T32_RX_PFC_CONTROL_REGISTER_MIF_T32_RX_PFC_EN2_E,
  /*273*/  MIF_RX_REGISTER_MIF_T32_RX_PFC_CONTROL_REGISTER_MIF_T32_RX_PFC_EN3_E,
  /*274*/  MIF_RX_REGISTER_MIF_T32_RX_PFC_CONTROL_REGISTER_MIF_T32_RX_PFC_EN4_E,
  /*275*/  MIF_RX_REGISTER_MIF_T32_RX_PFC_CONTROL_REGISTER_MIF_T32_RX_PFC_EN5_E,
  /*276*/  MIF_RX_REGISTER_MIF_T32_RX_PFC_CONTROL_REGISTER_MIF_T32_RX_PFC_EN6_E,
  /*277*/  MIF_RX_REGISTER_MIF_T32_RX_PFC_CONTROL_REGISTER_MIF_T32_RX_PFC_EN7_E,
  /*278*/  MIF_RX_REGISTER_MIF_T32_RX_PFC_CONTROL_REGISTER_MIF_T32_RX_PFC_EN8_E,
  /*279*/  MIF_RX_REGISTER_MIF_T32_RX_PFC_CONTROL_REGISTER_MIF_T32_RX_PFC_EN9_E,
  /*280*/  MIF_RX_REGISTER_MIF_T32_RX_PFC_CONTROL_REGISTER_MIF_T32_RX_PFC_EN10_E,
  /*281*/  MIF_RX_REGISTER_MIF_T32_RX_PFC_CONTROL_REGISTER_MIF_T32_RX_PFC_EN11_E,
  /*282*/  MIF_RX_REGISTER_MIF_T32_RX_PFC_CONTROL_REGISTER_MIF_T32_RX_PFC_EN12_E,
  /*283*/  MIF_RX_REGISTER_MIF_T32_RX_PFC_CONTROL_REGISTER_MIF_T32_RX_PFC_EN13_E,
  /*284*/  MIF_RX_REGISTER_MIF_T32_RX_PFC_CONTROL_REGISTER_MIF_T32_RX_PFC_EN14_E,
  /*285*/  MIF_RX_REGISTER_MIF_T32_RX_PFC_CONTROL_REGISTER_MIF_T32_RX_PFC_EN15_E,
  /*286*/  MIF_RX_REGISTER_MIF_T128_RX_PFC_CONTROL_REGISTER_MIF_T128_RX_PFC_EN0_E,
  /*287*/  MIF_RX_REGISTER_MIF_T128_RX_PFC_CONTROL_REGISTER_MIF_T128_RX_PFC_EN1_E,
  /*288*/  MIF_RX_REGISTER_MIF_RX_FIFO_READY_THRESHOLD_MIF_T8_RX_FIFO_THRESHOLD_E,
  /*289*/  MIF_RX_REGISTER_MIF_RX_FIFO_READY_THRESHOLD_MIF_T32_RX_FIFO_THRESHOLD_E,
  /*290*/  MIF_RX_REGISTER_MIF_RX_FIFO_READY_THRESHOLD_MIF_T128_RX_FIFO_THRESHOLD_E,
/*****************************************************************************************************/
/*****************************************************************************************************/
/*****************************************************************************************************/
/*****************************************************************************************************/
/*****************************************************************************************************/
  /*0*/  MIF_TX_REGISTER_MIF_T128_TX_CONTROL_REGISTERS_MIF_T128_TX_EN0_E,
  /*1*/  MIF_TX_REGISTER_MIF_T128_TX_CONTROL_REGISTERS_MIF_T128_TX_EN1_E,
  /*2*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN0_E,
  /*3*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN1_E,
  /*4*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN2_E,
  /*5*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN3_E,
  /*6*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN4_E,
  /*7*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN5_E,
  /*8*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN6_E,
  /*9*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN7_E,
  /*10*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN8_E,
  /*11*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN9_E,
  /*12*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN10_E,
  /*13*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN11_E,
  /*14*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN12_E,
  /*15*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN13_E,
  /*16*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN14_E,
  /*17*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN15_E,
  /*18*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN16_E,
  /*19*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN17_E,
  /*20*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN18_E,
  /*21*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN19_E,
  /*22*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN20_E,
  /*23*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN21_E,
  /*24*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN22_E,
  /*25*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN23_E,
  /*26*/  MIF_TX_REGISTER_MIF_T8_TX_CONTROL_REGISTERS_MIF_T8_TX_EN24_E,
  /*27*/  MIF_TX_REGISTER_MIF_T32_TX_CONTROL_REGISTERS_MIF_T32_TX_EN0_E,
  /*28*/  MIF_TX_REGISTER_MIF_T32_TX_CONTROL_REGISTERS_MIF_T32_TX_EN1_E,
  /*29*/  MIF_TX_REGISTER_MIF_T32_TX_CONTROL_REGISTERS_MIF_T32_TX_EN2_E,
  /*30*/  MIF_TX_REGISTER_MIF_T32_TX_CONTROL_REGISTERS_MIF_T32_TX_EN3_E,
  /*31*/  MIF_TX_REGISTER_MIF_T32_TX_CONTROL_REGISTERS_MIF_T32_TX_EN4_E,
  /*32*/  MIF_TX_REGISTER_MIF_T32_TX_CONTROL_REGISTERS_MIF_T32_TX_EN5_E,
  /*33*/  MIF_TX_REGISTER_MIF_T32_TX_CONTROL_REGISTERS_MIF_T32_TX_EN6_E,
  /*34*/  MIF_TX_REGISTER_MIF_T32_TX_CONTROL_REGISTERS_MIF_T32_TX_EN7_E,
  /*35*/  MIF_TX_REGISTER_MIF_T32_TX_CONTROL_REGISTERS_MIF_T32_TX_EN8_E,
  /*36*/  MIF_TX_REGISTER_MIF_T32_TX_CONTROL_REGISTERS_MIF_T32_TX_EN9_E,
  /*37*/  MIF_TX_REGISTER_MIF_T32_TX_CONTROL_REGISTERS_MIF_T32_TX_EN10_E,
  /*38*/  MIF_TX_REGISTER_MIF_T32_TX_CONTROL_REGISTERS_MIF_T32_TX_EN11_E,
  /*39*/  MIF_TX_REGISTER_MIF_T32_TX_CONTROL_REGISTERS_MIF_T32_TX_EN12_E,
  /*40*/  MIF_TX_REGISTER_MIF_T32_TX_CONTROL_REGISTERS_MIF_T32_TX_EN13_E,
  /*41*/  MIF_TX_REGISTER_MIF_T32_TX_CONTROL_REGISTERS_MIF_T32_TX_EN14_E,
  /*42*/  MIF_TX_REGISTER_MIF_T32_TX_CONTROL_REGISTERS_MIF_T32_TX_EN15_E,
  /*43*/  MIF_TX_REGISTER_MIF_LINK_STATUS_FILTER_REGISTER_LINK_FILTER_SIZE_E,
  /*44*/  MIF_TX_REGISTER_MIF_T8_LINK_FSM_CONTROL_REGISTER0_T8_LINK_FSM_DISABLE_E,
  /*45*/  MIF_TX_REGISTER_MIF_T8_LINK_FSM_CONTROL_REGISTER0_T8_FORCE_LINK_STATUS_E,
  /*46*/  MIF_TX_REGISTER_MIF_T8_LINK_FSM_CONTROL_REGISTER0_T8_LINK_STATUS_VALUE_E,
  /*47*/  MIF_TX_REGISTER_MIF_T8_LINK_FSM_CONTROL_REGISTER0_T8_EOP_AT_LINK_DOWN_E,
  /*48*/  MIF_TX_REGISTER_MIF_T32_LINK_FSM_CONTROL_REGISTER0_T32_LINK_FSM_DISABLE_E,
  /*49*/  MIF_TX_REGISTER_MIF_T32_LINK_FSM_CONTROL_REGISTER0_T32_FORCE_LINK_STATUS_E,
  /*50*/  MIF_TX_REGISTER_MIF_T32_LINK_FSM_CONTROL_REGISTER0_T32_LINK_STATUS_VALUE_E,
  /*51*/  MIF_TX_REGISTER_MIF_T32_LINK_FSM_CONTROL_REGISTER0_T32_EOP_AT_LINK_DOWN_E,
  /*52*/  MIF_TX_REGISTER_MIF_T128_LINK_FSM_CONTROL_REGISTER0_T128_LINK_FSM_DISABLE_E,
  /*53*/  MIF_TX_REGISTER_MIF_T128_LINK_FSM_CONTROL_REGISTER0_T128_FORCE_LINK_STATUS_E,
  /*54*/  MIF_TX_REGISTER_MIF_T128_LINK_FSM_CONTROL_REGISTER0_T128_LINK_STATUS_VALUE_E,
  /*55*/  MIF_TX_REGISTER_MIF_T128_LINK_FSM_CONTROL_REGISTER0_T128_EOP_AT_LINK_DOWN_E,
  /*56*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_E,
  /*57*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT0_E,
  /*58*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT1_E,
  /*59*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT2_E,
  /*60*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT3_E,
  /*61*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT4_E,
  /*62*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT5_E,
  /*63*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT6_E,
  /*64*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT7_E,
  /*65*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT8_E,
  /*66*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT9_E,
  /*67*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT10_E,
  /*68*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT11_E,
  /*69*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT12_E,
  /*70*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT13_E,
  /*71*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT14_E,
  /*72*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT15_E,
  /*73*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT16_E,
  /*74*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT17_E,
  /*75*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT18_E,
  /*76*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT19_E,
  /*77*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT20_E,
  /*78*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT21_E,
  /*79*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT22_E,
  /*80*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT23_E,
  /*81*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT24_E,
  /*82*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK0_E,
  /*83*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK1_E,
  /*84*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK2_E,
  /*85*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK3_E,
  /*86*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK4_E,
  /*87*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK5_E,
  /*88*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK6_E,
  /*89*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK7_E,
  /*90*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK8_E,
  /*91*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK9_E,
  /*92*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK10_E,
  /*93*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK11_E,
  /*94*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK12_E,
  /*95*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK13_E,
  /*96*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK14_E,
  /*97*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK15_E,
  /*98*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK16_E,
  /*99*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK17_E,
  /*100*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK18_E,
  /*101*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK19_E,
  /*102*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK20_E,
  /*103*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK21_E,
  /*104*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK22_E,
  /*105*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK23_E,
  /*106*/  MIF_TX_REGISTER_MIF_T8_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T8_TX_PROTOCOL_VIOLATION_INT_MSK24_E,
  /*107*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_SUM_E,
  /*108*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT0_E,
  /*109*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT1_E,
  /*110*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT2_E,
  /*111*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT3_E,
  /*112*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT4_E,
  /*113*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT5_E,
  /*114*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT6_E,
  /*115*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT7_E,
  /*116*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT8_E,
  /*117*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT9_E,
  /*118*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT10_E,
  /*119*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT11_E,
  /*120*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT12_E,
  /*121*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT13_E,
  /*122*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT14_E,
  /*123*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT15_E,
  /*124*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT16_E,
  /*125*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT17_E,
  /*126*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT18_E,
  /*127*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT19_E,
  /*128*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT20_E,
  /*129*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT21_E,
  /*130*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT22_E,
  /*131*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT23_E,
  /*132*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT24_E,
  /*133*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK0_E,
  /*134*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK1_E,
  /*135*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK2_E,
  /*136*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK3_E,
  /*137*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK4_E,
  /*138*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK5_E,
  /*139*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK6_E,
  /*140*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK7_E,
  /*141*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK8_E,
  /*142*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK9_E,
  /*143*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK10_E,
  /*144*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK11_E,
  /*145*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK12_E,
  /*146*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK13_E,
  /*147*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK14_E,
  /*148*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK15_E,
  /*149*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK16_E,
  /*150*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK17_E,
  /*151*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK18_E,
  /*152*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK19_E,
  /*153*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK20_E,
  /*154*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK21_E,
  /*155*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK22_E,
  /*156*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK23_E,
  /*157*/  MIF_TX_REGISTER_MIF_T8_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T8_TX_OVERWRITE_VIOLATION_INT_MSK24_E,
  /*158*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT_SUM_E,
  /*159*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT0_E,
  /*160*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT1_E,
  /*161*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT2_E,
  /*162*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT3_E,
  /*163*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT4_E,
  /*164*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT5_E,
  /*165*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT6_E,
  /*166*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT7_E,
  /*167*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT8_E,
  /*168*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT9_E,
  /*169*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT10_E,
  /*170*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT11_E,
  /*171*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT12_E,
  /*172*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT13_E,
  /*173*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT14_E,
  /*174*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT15_E,
  /*175*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT_MSK0_E,
  /*176*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT_MSK1_E,
  /*177*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT_MSK2_E,
  /*178*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT_MSK3_E,
  /*179*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT_MSK4_E,
  /*180*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT_MSK5_E,
  /*181*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT_MSK6_E,
  /*182*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT_MSK7_E,
  /*183*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT_MSK8_E,
  /*184*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT_MSK9_E,
  /*185*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT_MSK10_E,
  /*186*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT_MSK11_E,
  /*187*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT_MSK12_E,
  /*188*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT_MSK13_E,
  /*189*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT_MSK14_E,
  /*190*/  MIF_TX_REGISTER_MIF_T32_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T32_TX_PROTOCOL_VIOLATION_INT_MSK15_E,
  /*191*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT_SUM_E,
  /*192*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT0_E,
  /*193*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT1_E,
  /*194*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT2_E,
  /*195*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT3_E,
  /*196*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT4_E,
  /*197*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT5_E,
  /*198*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT6_E,
  /*199*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT7_E,
  /*200*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT8_E,
  /*201*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT9_E,
  /*202*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT10_E,
  /*203*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT11_E,
  /*204*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT12_E,
  /*205*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT13_E,
  /*206*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT14_E,
  /*207*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT15_E,
  /*208*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT_MSK0_E,
  /*209*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT_MSK1_E,
  /*210*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT_MSK2_E,
  /*211*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT_MSK3_E,
  /*212*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT_MSK4_E,
  /*213*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT_MSK5_E,
  /*214*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT_MSK6_E,
  /*215*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT_MSK7_E,
  /*216*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT_MSK8_E,
  /*217*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT_MSK9_E,
  /*218*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT_MSK10_E,
  /*219*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT_MSK11_E,
  /*220*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT_MSK12_E,
  /*221*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT_MSK13_E,
  /*222*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT_MSK14_E,
  /*223*/  MIF_TX_REGISTER_MIF_T32_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T32_TX_OVERWRITE_VIOLATION_INT_MSK15_E,
  /*224*/  MIF_TX_REGISTER_MIF_T128_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T128_TX_PROTOCOL_VIOLATION_INT_SUM_E,
  /*225*/  MIF_TX_REGISTER_MIF_T128_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T128_TX_PROTOCOL_VIOLATION_INT0_E,
  /*226*/  MIF_TX_REGISTER_MIF_T128_TX_PROTOCOL_VIOLATION_INTERRUPT_CAUSE_REGISTER_T128_TX_PROTOCOL_VIOLATION_INT1_E,
  /*227*/  MIF_TX_REGISTER_MIF_T128_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T128_TX_PROTOCOL_VIOLATION_INT_MSK0_E,
  /*228*/  MIF_TX_REGISTER_MIF_T128_TX_PROTOCOL_VIOLATION_INTERRUPT_MASK_REGISTER_T128_TX_PROTOCOL_VIOLATION_INT_MSK1_E,
  /*229*/  MIF_TX_REGISTER_MIF_T128_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T128_TX_OVERWRITE_VIOLATION_INT_SUM_E,
  /*230*/  MIF_TX_REGISTER_MIF_T128_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T128_TX_OVERWRITE_VIOLATION_INT0_E,
  /*231*/  MIF_TX_REGISTER_MIF_T128_TX_OVERWRITE_INTERRUPT_CAUSE_REGISTER_T128_TX_OVERWRITE_VIOLATION_INT1_E,
  /*232*/  MIF_TX_REGISTER_MIF_T128_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T128_TX_OVERWRITE_VIOLATION_INT_MSK0_E,
  /*233*/  MIF_TX_REGISTER_MIF_T128_TX_OVERWRITE_INTERRUPT_MASK_REGISTER_T128_TX_OVERWRITE_VIOLATION_INT_MSK1_E,
  /*234*/  MIF_TX_REGISTER_MIF_T8_TX_STATUS_REGISTER0_T8_TX_SC_BYTE_CNT_E,
  /*235*/  MIF_TX_REGISTER_MIF_T8_TX_STATUS_REGISTER0_T8_TX_FIFO_FULL_E,
  /*236*/  MIF_TX_REGISTER_MIF_T8_TX_STATUS_REGISTER0_T8_TX_FIFO_EMPTY_E,
  /*237*/  MIF_TX_REGISTER_MIF_T8_TX_STATUS_REGISTER0_T8_TX_PROT_VIO_TYPE_E,
  /*238*/  MIF_TX_REGISTER_MIF_T8_TX_STATUS_REGISTER0_T8_TX_CREDIT_CNT_E,
  /*239*/  MIF_TX_REGISTER_MIF_T8_TX_STATUS_REGISTER0_T8_TX_CREDIT_DRIFT_CNT_E,
  /*240*/  MIF_TX_REGISTER_MIF_T32_TX_STATUS_REGISTER0_T32_TX_SC_BYTE_CNT_E,
  /*241*/  MIF_TX_REGISTER_MIF_T32_TX_STATUS_REGISTER0_T32_TX_FIFO_FULL_E,
  /*242*/  MIF_TX_REGISTER_MIF_T32_TX_STATUS_REGISTER0_T32_TX_FIFO_EMPTY_E,
  /*243*/  MIF_TX_REGISTER_MIF_T32_TX_STATUS_REGISTER0_T32_TX_PROT_VIO_TYPE_E,
  /*244*/  MIF_TX_REGISTER_MIF_T32_TX_STATUS_REGISTER0_T32_TX_CREDIT_CNT_E,
  /*245*/  MIF_TX_REGISTER_MIF_T32_TX_STATUS_REGISTER0_T32_TX_CREDIT_DRIFT_CNT_E,
  /*246*/  MIF_TX_REGISTER_MIF_T128_TX_STATUS_REGISTER0_T128_TX_SC_BYTE_CNT_E,
  /*247*/  MIF_TX_REGISTER_MIF_T128_TX_STATUS_REGISTER0_T128_TX_FIFO_FULL_E,
  /*248*/  MIF_TX_REGISTER_MIF_T128_TX_STATUS_REGISTER0_T128_TX_FIFO_EMPTY_E,
  /*249*/  MIF_TX_REGISTER_MIF_T128_TX_STATUS_REGISTER0_T128_TX_PROT_VIO_TYPE_E,
  /*250*/  MIF_TX_REGISTER_MIF_T128_TX_STATUS_REGISTER0_T128_TX_CREDIT_CNT_E,
  /*251*/  MIF_TX_REGISTER_MIF_T128_TX_STATUS_REGISTER0_T128_TX_CREDIT_DRIFT_CNT_E,
  /*252*/  MIF_TX_REGISTER_MIF_T8_TX_CREDIT_REGISTER0_T8_TX_CREDIT_ALLOC_E,
  /*253*/  MIF_TX_REGISTER_MIF_T8_TX_CREDIT_REGISTER0_T8_IGNORE_MAC_FILL_LEVEL_E,
  /*254*/  MIF_TX_REGISTER_MIF_T8_TX_CREDIT_REGISTER0_T8_IGNORE_MIF_FILL_LEVEL_E,
  /*255*/  MIF_TX_REGISTER_MIF_T32_TX_CREDIT_REGISTER0_T32_TX_CREDIT_ALLOC_E,
  /*256*/  MIF_TX_REGISTER_MIF_T32_TX_CREDIT_REGISTER0_T32_IGNORE_MAC_FILL_LEVEL_E,
  /*257*/  MIF_TX_REGISTER_MIF_T32_TX_CREDIT_REGISTER0_T32_IGNORE_MIF_FILL_LEVEL_E,
  /*258*/  MIF_TX_REGISTER_MIF_T128_TX_CREDIT_REGISTER0_T128_TX_CREDIT_ALLOC_E,
  /*259*/  MIF_TX_REGISTER_MIF_T128_TX_CREDIT_REGISTER0_T128_IGNORE_MAC_FILL_LEVEL_E,
  /*260*/  MIF_TX_REGISTER_MIF_T128_TX_CREDIT_REGISTER0_T128_IGNORE_MIF_FILL_LEVEL_E,
  /*261*/  MIF_TX_REGISTER_MIF_T8_TX_GOOD_PACKETS_COUNT0_T8_TX_GOOD_PACKET_CNT_E,
  /*262*/  MIF_TX_REGISTER_MIF_T8_TX_BAD_PACKETS_COUNT0_T8_TX_BAD_PACKET_CNT_E,
  /*263*/  MIF_TX_REGISTER_MIF_T8_TX_DISCARDED_PACKETS_COUNT0_T8_TX_DISCARDED_PACKET_CNT_E,
  /*264*/  MIF_TX_REGISTER_MIF_T8_TX_LINK_FAIL_COUNT0_T8_TX_LINK_FAIL_CNT_E,
  /*265*/  MIF_TX_REGISTER_MIF_T32_TX_GOOD_PACKETS_COUNT0_T32_TX_GOOD_PACKET_CNT_E,
  /*266*/  MIF_TX_REGISTER_MIF_T32_TX_BAD_PACKETS_COUNT0_T32_TX_BAD_PACKET_CNT_E,
  /*267*/  MIF_TX_REGISTER_MIF_T32_TX_DISCARDED_PACKETS_COUNT0_T32_TX_DISCARDED_PACKET_CNT_E,
  /*268*/  MIF_TX_REGISTER_MIF_T32_TX_LINK_FAIL_COUNT0_T32_TX_LINK_FAIL_CNT_E,
  /*269*/  MIF_TX_REGISTER_MIF_T128_TX_GOOD_PACKETS_COUNT0_T128_TX_GOOD_PACKET_CNT_E,
  /*270*/  MIF_TX_REGISTER_MIF_T128_TX_BAD_PACKETS_COUNT0_T128_TX_BAD_PACKET_CNT_E,
  /*271*/  MIF_TX_REGISTER_MIF_T128_TX_DISCARDED_PACKETS_COUNT0_T128_TX_DISCARDED_PACKET_CNT_E,
  /*272*/  MIF_TX_REGISTER_MIF_T128_TX_LINK_FAIL_COUNT0_T128_TX_LINK_FAIL_CNT_E,
  /*273*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN0_E,
  /*274*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN1_E,
  /*275*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN2_E,
  /*276*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN3_E,
  /*277*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN4_E,
  /*278*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN5_E,
  /*279*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN6_E,
  /*280*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN7_E,
  /*281*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN8_E,
  /*282*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN9_E,
  /*283*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN10_E,
  /*284*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN11_E,
  /*285*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN12_E,
  /*286*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN13_E,
  /*287*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN14_E,
  /*288*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN15_E,
  /*289*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN16_E,
  /*290*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN17_E,
  /*291*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN18_E,
  /*292*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN19_E,
  /*293*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN20_E,
  /*294*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN21_E,
  /*295*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN22_E,
  /*296*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN23_E,
  /*297*/  MIF_TX_REGISTER_MIF_T8_TX_PFC_CONTROL_REGISTER_MIF_T8_TX_PFC_EN24_E,
  /*298*/  MIF_TX_REGISTER_MIF_T32_TX_PFC_CONTROL_REGISTER_MIF_T32_TX_PFC_EN0_E,
  /*299*/  MIF_TX_REGISTER_MIF_T32_TX_PFC_CONTROL_REGISTER_MIF_T32_TX_PFC_EN1_E,
  /*300*/  MIF_TX_REGISTER_MIF_T32_TX_PFC_CONTROL_REGISTER_MIF_T32_TX_PFC_EN2_E,
  /*301*/  MIF_TX_REGISTER_MIF_T32_TX_PFC_CONTROL_REGISTER_MIF_T32_TX_PFC_EN3_E,
  /*302*/  MIF_TX_REGISTER_MIF_T32_TX_PFC_CONTROL_REGISTER_MIF_T32_TX_PFC_EN4_E,
  /*303*/  MIF_TX_REGISTER_MIF_T32_TX_PFC_CONTROL_REGISTER_MIF_T32_TX_PFC_EN5_E,
  /*304*/  MIF_TX_REGISTER_MIF_T32_TX_PFC_CONTROL_REGISTER_MIF_T32_TX_PFC_EN6_E,
  /*305*/  MIF_TX_REGISTER_MIF_T32_TX_PFC_CONTROL_REGISTER_MIF_T32_TX_PFC_EN7_E,
  /*306*/  MIF_TX_REGISTER_MIF_T32_TX_PFC_CONTROL_REGISTER_MIF_T32_TX_PFC_EN8_E,
  /*307*/  MIF_TX_REGISTER_MIF_T32_TX_PFC_CONTROL_REGISTER_MIF_T32_TX_PFC_EN9_E,
  /*308*/  MIF_TX_REGISTER_MIF_T32_TX_PFC_CONTROL_REGISTER_MIF_T32_TX_PFC_EN10_E,
  /*309*/  MIF_TX_REGISTER_MIF_T32_TX_PFC_CONTROL_REGISTER_MIF_T32_TX_PFC_EN11_E,
  /*310*/  MIF_TX_REGISTER_MIF_T32_TX_PFC_CONTROL_REGISTER_MIF_T32_TX_PFC_EN12_E,
  /*311*/  MIF_TX_REGISTER_MIF_T32_TX_PFC_CONTROL_REGISTER_MIF_T32_TX_PFC_EN13_E,
  /*312*/  MIF_TX_REGISTER_MIF_T32_TX_PFC_CONTROL_REGISTER_MIF_T32_TX_PFC_EN14_E,
  /*313*/  MIF_TX_REGISTER_MIF_T32_TX_PFC_CONTROL_REGISTER_MIF_T32_TX_PFC_EN15_E,
  /*314*/  MIF_TX_REGISTER_MIF_T128_TX_PFC_CONTROL_REGISTER_MIF_T128_TX_PFC_EN0_E,
  /*315*/  MIF_TX_REGISTER_MIF_T128_TX_PFC_CONTROL_REGISTER_MIF_T128_TX_PFC_EN1_E,
/*****************************************************************************************************/
/*****************************************************************************************************/
/*****************************************************************************************************/
    MIF_REGISTER_LAST_E /* should be last */
} MV_HWS_MIF_REGISTERS;


#ifdef __cplusplus
}
#endif

#endif /* __mvHwsMifRegDb_H */

