
*** Running vivado
    with args -log rom_program_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rom_program_memory.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source rom_program_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1090.797 ; gain = 168.086 ; free physical = 4779 ; free virtual = 14347
INFO: [Synth 8-638] synthesizing module 'rom_program_memory' [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/rom_program_memory/synth/rom_program_memory.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'rom_program_memory' (4#1) [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/rom_program_memory/synth/rom_program_memory.vhd:66]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1202.836 ; gain = 280.125 ; free physical = 4666 ; free virtual = 14234
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1202.836 ; gain = 280.125 ; free physical = 4666 ; free virtual = 14233
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1413.965 ; gain = 0.000 ; free physical = 4571 ; free virtual = 14139
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1413.965 ; gain = 491.254 ; free physical = 4575 ; free virtual = 14142
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1413.965 ; gain = 491.254 ; free physical = 4575 ; free virtual = 14142
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1413.965 ; gain = 491.254 ; free physical = 4575 ; free virtual = 14142
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1413.965 ; gain = 491.254 ; free physical = 4568 ; free virtual = 14135
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1413.965 ; gain = 491.254 ; free physical = 4544 ; free virtual = 14112
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rom         | rom[255]   | 256x32        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1416.973 ; gain = 494.262 ; free physical = 4521 ; free virtual = 14089
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1416.973 ; gain = 494.262 ; free physical = 4521 ; free virtual = 14089
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1425.988 ; gain = 503.277 ; free physical = 4513 ; free virtual = 14081
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1425.988 ; gain = 503.277 ; free physical = 4513 ; free virtual = 14081
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1425.988 ; gain = 503.277 ; free physical = 4513 ; free virtual = 14081
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1425.988 ; gain = 503.277 ; free physical = 4513 ; free virtual = 14081
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1425.988 ; gain = 503.277 ; free physical = 4513 ; free virtual = 14081
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1425.988 ; gain = 503.277 ; free physical = 4513 ; free virtual = 14081
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1425.988 ; gain = 503.277 ; free physical = 4513 ; free virtual = 14081

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT5 |    21|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1425.988 ; gain = 503.277 ; free physical = 4513 ; free virtual = 14081
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1476.004 ; gain = 464.789 ; free physical = 4496 ; free virtual = 14064
