Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 26 01:59:30 2020
| Host         : DESKTOP-9OGL4CH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file undertale_timing_summary_routed.rpt -pb undertale_timing_summary_routed.pb -rpx undertale_timing_summary_routed.rpx -warn_on_violation
| Design       : undertale
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: controller/page_num_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: controller/page_num_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bullet1_hit_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bullet2_hit_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[26]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[27]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[28]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[29]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[30]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[31]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[26]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[27]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[28]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[29]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[30]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[31]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: menu_page/selection_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: menu_page/selection_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: monster_hp_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: monster_hp_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: monster_hp_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: monster_hp_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: monster_hp_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: monster_hp_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: player_hp_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: player_hp_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: player_hp_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: player_hp_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: player_hp_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: player_hp_reg[5]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[9]_rep/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/line_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/pix_stb_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 135 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.357       -3.258                      4                  449        0.142        0.000                      0                  449        4.500        0.000                       0                   217  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.357       -3.258                      4                  449        0.142        0.000                      0                  449        4.500        0.000                       0                   217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -1.357ns,  Total Violation       -3.258ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.357ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/collided1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.022ns  (logic 5.027ns (45.610%)  route 5.995ns (54.390%))
  Logic Levels:           22  (CARRY4=16 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.554     5.075    game_page/CLK
    SLICE_X44Y20         FDRE                                         r  game_page/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  game_page/cnt_reg[4]/Q
                         net (fo=2, routed)           0.431     5.962    game_page/cnt_reg[4]
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.487 r  game_page/bulletPos_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.487    game_page/bulletPos_reg[31]_i_18_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.601 r  game_page/bulletPos_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.601    game_page/bulletPos_reg[31]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.715 r  game_page/bulletPos_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.715    game_page/bulletPos_reg[31]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  game_page/bulletPos_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.009     6.838    game_page/bulletPos_reg[31]_i_15_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  game_page/bulletPos_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.952    game_page/bulletPos_reg[31]_i_14_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  game_page/bulletPos_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.066    game_page/bulletPos_reg[31]_i_21_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.379 r  game_page/bulletPos_reg[31]_i_17/O[3]
                         net (fo=2, routed)           0.995     8.374    game_page/bulletPos_reg[31]_i_17_n_4
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.306     8.680 r  game_page/bulletPos[0]_i_3/O
                         net (fo=1, routed)           0.666     9.346    game_page/bulletPos[0]_i_3_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.470 r  game_page/bulletPos[0]_i_2/O
                         net (fo=2, routed)           0.665    10.135    game_page/bulletPos[0]_i_2_n_0
    SLICE_X44Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.259 r  game_page/bulletPos[0]_i_1/O
                         net (fo=5, routed)           0.556    10.815    game_page/bulletPos_reg[8]_1[0]
    SLICE_X47Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.395 r  game_page/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.395    game_page/i__carry_i_9_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.509 r  game_page/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    11.509    game_page/i__carry__0_i_9__0_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.731 r  game_page/i__carry__1_i_7__0/O[0]
                         net (fo=1, routed)           0.834    12.565    vga/p_1_out_inferred__2/i__carry__1[0]
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.299    12.864 r  vga/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    12.864    game_page/p_1_out_inferred__2/i__carry__2_1[1]
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.414 r  game_page/p_1_out_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    13.423    game_page/p_1_out_inferred__2/i__carry__1_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.537 r  game_page/p_1_out_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.537    game_page/p_1_out_inferred__2/i__carry__2_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.651 r  game_page/p_1_out_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.651    game_page/p_1_out_inferred__2/i__carry__3_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.765 r  game_page/p_1_out_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.765    game_page/p_1_out_inferred__2/i__carry__4_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.879 r  game_page/p_1_out_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.879    game_page/p_1_out_inferred__2/i__carry__5_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.993 f  game_page/p_1_out_inferred__2/i__carry__6/CO[3]
                         net (fo=1, routed)           0.742    14.735    vga/bullet1_hit_reg_3[0]
    SLICE_X44Y30         LUT4 (Prop_lut4_I1_O)        0.124    14.859 r  vga/collided1_i_3/O
                         net (fo=2, routed)           0.762    15.621    vga/collided1_i_3_n_0
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.150    15.771 r  vga/collided1_i_1/O
                         net (fo=1, routed)           0.326    16.097    game_page/collided1
    SLICE_X41Y33         FDRE                                         r  game_page/collided1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.781    game_page/CLK
    SLICE_X41Y33         FDRE                                         r  game_page/collided1_reg/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)       -0.266    14.740    game_page/collided1_reg
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                         -16.097    
  -------------------------------------------------------------------
                         slack                                 -1.357    

Slack (VIOLATED) :        -0.961ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/collided2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.644ns  (logic 5.250ns (49.324%)  route 5.394ns (50.676%))
  Logic Levels:           24  (CARRY4=17 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.554     5.075    game_page/CLK
    SLICE_X44Y20         FDRE                                         r  game_page/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  game_page/cnt_reg[4]/Q
                         net (fo=2, routed)           0.431     5.962    game_page/cnt_reg[4]
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.487 r  game_page/bulletPos_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.487    game_page/bulletPos_reg[31]_i_18_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.601 r  game_page/bulletPos_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.601    game_page/bulletPos_reg[31]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.715 r  game_page/bulletPos_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.715    game_page/bulletPos_reg[31]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  game_page/bulletPos_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.009     6.838    game_page/bulletPos_reg[31]_i_15_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  game_page/bulletPos_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.952    game_page/bulletPos_reg[31]_i_14_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  game_page/bulletPos_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.066    game_page/bulletPos_reg[31]_i_21_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  game_page/bulletPos_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.180    game_page/bulletPos_reg[31]_i_17_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.514 f  game_page/bulletPos_reg[0]_i_9/O[1]
                         net (fo=2, routed)           0.733     8.247    game_page/bulletPos_reg[0]_i_9_n_6
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.303     8.550 f  game_page/bulletPos[31]_i_22/O
                         net (fo=1, routed)           0.154     8.704    game_page/bulletPos[31]_i_22_n_0
    SLICE_X45Y26         LUT5 (Prop_lut5_I4_O)        0.124     8.828 f  game_page/bulletPos[31]_i_11/O
                         net (fo=1, routed)           0.717     9.545    game_page/bulletPos[31]_i_11_n_0
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.124     9.669 r  game_page/bulletPos[31]_i_4/O
                         net (fo=166, routed)         0.875    10.545    game_page/cnt_reg[0]_0
    SLICE_X45Y25         LUT4 (Prop_lut4_I0_O)        0.124    10.669 r  game_page/bulletPos2[0]_i_1/O
                         net (fo=5, routed)           0.354    11.023    game_page/bulletPos2_reg[0]_2
    SLICE_X45Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.603 r  game_page/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    11.603    game_page/i__carry_i_5__0_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.937 r  game_page/i__carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.575    12.512    vga/p_1_out_inferred__4/i__carry__1[1]
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.303    12.815 r  vga/i__carry__0_i_2__10/O
                         net (fo=1, routed)           0.000    12.815    game_page/p_1_out_inferred__4/i__carry__1_0[2]
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.195 r  game_page/p_1_out_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.195    game_page/p_1_out_inferred__4/i__carry__0_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.312 r  game_page/p_1_out_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.312    game_page/p_1_out_inferred__4/i__carry__1_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.429 r  game_page/p_1_out_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.429    game_page/p_1_out_inferred__4/i__carry__2_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.546 r  game_page/p_1_out_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.546    game_page/p_1_out_inferred__4/i__carry__3_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.663 r  game_page/p_1_out_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.663    game_page/p_1_out_inferred__4/i__carry__4_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.780 r  game_page/p_1_out_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.780    game_page/p_1_out_inferred__4/i__carry__5_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.897 f  game_page/p_1_out_inferred__4/i__carry__6/CO[3]
                         net (fo=1, routed)           0.628    14.525    vga/bullet2_hit_reg_0[0]
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.124    14.649 r  vga/collided2_i_2/O
                         net (fo=2, routed)           0.590    15.239    vga/collided2_i_2_n_0
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.153    15.392 r  vga/collided2_i_1/O
                         net (fo=1, routed)           0.327    15.719    game_page/collided2
    SLICE_X41Y32         FDRE                                         r  game_page/collided2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.439    14.780    game_page/CLK
    SLICE_X41Y32         FDRE                                         r  game_page/collided2_reg/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X41Y32         FDRE (Setup_fdre_C_D)       -0.247    14.758    game_page/collided2_reg
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -15.719    
  -------------------------------------------------------------------
                         slack                                 -0.961    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/bullet1_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.669ns  (logic 5.001ns (46.873%)  route 5.668ns (53.127%))
  Logic Levels:           22  (CARRY4=16 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.554     5.075    game_page/CLK
    SLICE_X44Y20         FDRE                                         r  game_page/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  game_page/cnt_reg[4]/Q
                         net (fo=2, routed)           0.431     5.962    game_page/cnt_reg[4]
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.487 r  game_page/bulletPos_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.487    game_page/bulletPos_reg[31]_i_18_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.601 r  game_page/bulletPos_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.601    game_page/bulletPos_reg[31]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.715 r  game_page/bulletPos_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.715    game_page/bulletPos_reg[31]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  game_page/bulletPos_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.009     6.838    game_page/bulletPos_reg[31]_i_15_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  game_page/bulletPos_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.952    game_page/bulletPos_reg[31]_i_14_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  game_page/bulletPos_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.066    game_page/bulletPos_reg[31]_i_21_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.379 r  game_page/bulletPos_reg[31]_i_17/O[3]
                         net (fo=2, routed)           0.995     8.374    game_page/bulletPos_reg[31]_i_17_n_4
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.306     8.680 r  game_page/bulletPos[0]_i_3/O
                         net (fo=1, routed)           0.666     9.346    game_page/bulletPos[0]_i_3_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.470 r  game_page/bulletPos[0]_i_2/O
                         net (fo=2, routed)           0.665    10.135    game_page/bulletPos[0]_i_2_n_0
    SLICE_X44Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.259 r  game_page/bulletPos[0]_i_1/O
                         net (fo=5, routed)           0.556    10.815    game_page/bulletPos_reg[8]_1[0]
    SLICE_X47Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.395 r  game_page/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.395    game_page/i__carry_i_9_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.509 r  game_page/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    11.509    game_page/i__carry__0_i_9__0_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.731 r  game_page/i__carry__1_i_7__0/O[0]
                         net (fo=1, routed)           0.834    12.565    vga/p_1_out_inferred__2/i__carry__1[0]
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.299    12.864 r  vga/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    12.864    game_page/p_1_out_inferred__2/i__carry__2_1[1]
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.414 r  game_page/p_1_out_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    13.423    game_page/p_1_out_inferred__2/i__carry__1_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.537 r  game_page/p_1_out_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.537    game_page/p_1_out_inferred__2/i__carry__2_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.651 r  game_page/p_1_out_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.651    game_page/p_1_out_inferred__2/i__carry__3_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.765 r  game_page/p_1_out_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.765    game_page/p_1_out_inferred__2/i__carry__4_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.879 r  game_page/p_1_out_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.879    game_page/p_1_out_inferred__2/i__carry__5_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.993 f  game_page/p_1_out_inferred__2/i__carry__6/CO[3]
                         net (fo=1, routed)           0.742    14.735    vga/bullet1_hit_reg_3[0]
    SLICE_X44Y30         LUT4 (Prop_lut4_I1_O)        0.124    14.859 r  vga/collided1_i_3/O
                         net (fo=2, routed)           0.762    15.621    vga/collided1_i_3_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I3_O)        0.124    15.745 r  vga/bullet1_hit_i_1/O
                         net (fo=1, routed)           0.000    15.745    game_page/bullet1_hit_reg_1
    SLICE_X42Y33         FDRE                                         r  game_page/bullet1_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.781    game_page/CLK
    SLICE_X42Y33         FDRE                                         r  game_page/bullet1_hit_reg/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.077    15.083    game_page/bullet1_hit_reg
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -15.745    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.278ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/bullet2_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.288ns  (logic 5.221ns (50.751%)  route 5.067ns (49.249%))
  Logic Levels:           24  (CARRY4=17 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.554     5.075    game_page/CLK
    SLICE_X44Y20         FDRE                                         r  game_page/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  game_page/cnt_reg[4]/Q
                         net (fo=2, routed)           0.431     5.962    game_page/cnt_reg[4]
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.487 r  game_page/bulletPos_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.487    game_page/bulletPos_reg[31]_i_18_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.601 r  game_page/bulletPos_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.601    game_page/bulletPos_reg[31]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.715 r  game_page/bulletPos_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.715    game_page/bulletPos_reg[31]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  game_page/bulletPos_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.009     6.838    game_page/bulletPos_reg[31]_i_15_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  game_page/bulletPos_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.952    game_page/bulletPos_reg[31]_i_14_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  game_page/bulletPos_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.066    game_page/bulletPos_reg[31]_i_21_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  game_page/bulletPos_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.180    game_page/bulletPos_reg[31]_i_17_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.514 f  game_page/bulletPos_reg[0]_i_9/O[1]
                         net (fo=2, routed)           0.733     8.247    game_page/bulletPos_reg[0]_i_9_n_6
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.303     8.550 f  game_page/bulletPos[31]_i_22/O
                         net (fo=1, routed)           0.154     8.704    game_page/bulletPos[31]_i_22_n_0
    SLICE_X45Y26         LUT5 (Prop_lut5_I4_O)        0.124     8.828 f  game_page/bulletPos[31]_i_11/O
                         net (fo=1, routed)           0.717     9.545    game_page/bulletPos[31]_i_11_n_0
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.124     9.669 r  game_page/bulletPos[31]_i_4/O
                         net (fo=166, routed)         0.875    10.545    game_page/cnt_reg[0]_0
    SLICE_X45Y25         LUT4 (Prop_lut4_I0_O)        0.124    10.669 r  game_page/bulletPos2[0]_i_1/O
                         net (fo=5, routed)           0.354    11.023    game_page/bulletPos2_reg[0]_2
    SLICE_X45Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.603 r  game_page/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    11.603    game_page/i__carry_i_5__0_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.937 r  game_page/i__carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.575    12.512    vga/p_1_out_inferred__4/i__carry__1[1]
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.303    12.815 r  vga/i__carry__0_i_2__10/O
                         net (fo=1, routed)           0.000    12.815    game_page/p_1_out_inferred__4/i__carry__1_0[2]
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.195 r  game_page/p_1_out_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.195    game_page/p_1_out_inferred__4/i__carry__0_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.312 r  game_page/p_1_out_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.312    game_page/p_1_out_inferred__4/i__carry__1_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.429 r  game_page/p_1_out_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.429    game_page/p_1_out_inferred__4/i__carry__2_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.546 r  game_page/p_1_out_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.546    game_page/p_1_out_inferred__4/i__carry__3_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.663 r  game_page/p_1_out_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.663    game_page/p_1_out_inferred__4/i__carry__4_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.780 r  game_page/p_1_out_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.780    game_page/p_1_out_inferred__4/i__carry__5_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.897 f  game_page/p_1_out_inferred__4/i__carry__6/CO[3]
                         net (fo=1, routed)           0.628    14.525    vga/bullet2_hit_reg_0[0]
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.124    14.649 r  vga/collided2_i_2/O
                         net (fo=2, routed)           0.590    15.239    vga/collided2_i_2_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I3_O)        0.124    15.363 r  vga/bullet2_hit_i_1/O
                         net (fo=1, routed)           0.000    15.363    game_page/bullet2_hit_reg_0
    SLICE_X42Y33         FDRE                                         r  game_page/bullet2_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.781    game_page/CLK
    SLICE_X42Y33         FDRE                                         r  game_page/bullet2_hit_reg/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.079    15.085    game_page/bullet2_hit_reg
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -15.363    
  -------------------------------------------------------------------
                         slack                                 -0.278    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 player_hp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 3.023ns (32.783%)  route 6.198ns (67.217%))
  Logic Levels:           13  (CARRY4=3 LUT2=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  player_hp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.419     5.491 f  player_hp_reg[2]/Q
                         net (fo=13, routed)          0.920     6.411    controller/counter[31]_i_6_0[2]
    SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.299     6.710 r  controller/counter[31]_i_13/O
                         net (fo=1, routed)           0.303     7.013    controller/counter[31]_i_13_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.137 r  controller/counter[31]_i_6/O
                         net (fo=4, routed)           0.338     7.475    controller/monster_hp_reg[5]
    SLICE_X36Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.599 f  controller/damage_reg_i_4/O
                         net (fo=1, routed)           0.159     7.758    controller/damage_reg_i_4_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.882 f  controller/damage_reg_i_2/O
                         net (fo=1, routed)           0.499     8.381    controller/damage_reg_i_2_n_0
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.505 f  controller/damage_reg_i_1/O
                         net (fo=68, routed)          0.668     9.173    controller/damage_reg_i_1_n_0
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  controller/page_num2_carry_i_1/O
                         net (fo=1, routed)           0.495     9.792    controller/counter[0]
    SLICE_X33Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.372 r  controller/page_num2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.372    controller/page_num2_carry_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  controller/page_num2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.495    controller/page_num2_carry__0_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.808 f  controller/page_num2_carry__1/O[3]
                         net (fo=2, routed)           0.762    11.570    controller/page_num2[12]
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.306    11.876 f  controller/counter[31]_i_14/O
                         net (fo=1, routed)           0.492    12.368    controller/counter[31]_i_14_n_0
    SLICE_X32Y27         LUT5 (Prop_lut5_I4_O)        0.124    12.492 f  controller/counter[31]_i_8/O
                         net (fo=1, routed)           0.280    12.772    controller/counter[31]_i_8_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.896 f  controller/counter[31]_i_4/O
                         net (fo=3, routed)           0.448    13.344    controller/counter[31]_i_4_n_0
    SLICE_X34Y27         LUT5 (Prop_lut5_I3_O)        0.124    13.468 r  controller/counter[31]_i_1/O
                         net (fo=32, routed)          0.826    14.294    controller/counter[31]_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  controller/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.427    14.768    controller/CLK
    SLICE_X34Y24         FDRE                                         r  controller/counter_reg[1]/C
                         clock pessimism              0.188    14.956    
                         clock uncertainty           -0.035    14.921    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    14.397    controller/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -14.294    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 player_hp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 3.023ns (32.783%)  route 6.198ns (67.217%))
  Logic Levels:           13  (CARRY4=3 LUT2=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  player_hp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.419     5.491 f  player_hp_reg[2]/Q
                         net (fo=13, routed)          0.920     6.411    controller/counter[31]_i_6_0[2]
    SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.299     6.710 r  controller/counter[31]_i_13/O
                         net (fo=1, routed)           0.303     7.013    controller/counter[31]_i_13_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.137 r  controller/counter[31]_i_6/O
                         net (fo=4, routed)           0.338     7.475    controller/monster_hp_reg[5]
    SLICE_X36Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.599 f  controller/damage_reg_i_4/O
                         net (fo=1, routed)           0.159     7.758    controller/damage_reg_i_4_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.882 f  controller/damage_reg_i_2/O
                         net (fo=1, routed)           0.499     8.381    controller/damage_reg_i_2_n_0
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.505 f  controller/damage_reg_i_1/O
                         net (fo=68, routed)          0.668     9.173    controller/damage_reg_i_1_n_0
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  controller/page_num2_carry_i_1/O
                         net (fo=1, routed)           0.495     9.792    controller/counter[0]
    SLICE_X33Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.372 r  controller/page_num2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.372    controller/page_num2_carry_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  controller/page_num2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.495    controller/page_num2_carry__0_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.808 f  controller/page_num2_carry__1/O[3]
                         net (fo=2, routed)           0.762    11.570    controller/page_num2[12]
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.306    11.876 f  controller/counter[31]_i_14/O
                         net (fo=1, routed)           0.492    12.368    controller/counter[31]_i_14_n_0
    SLICE_X32Y27         LUT5 (Prop_lut5_I4_O)        0.124    12.492 f  controller/counter[31]_i_8/O
                         net (fo=1, routed)           0.280    12.772    controller/counter[31]_i_8_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.896 f  controller/counter[31]_i_4/O
                         net (fo=3, routed)           0.448    13.344    controller/counter[31]_i_4_n_0
    SLICE_X34Y27         LUT5 (Prop_lut5_I3_O)        0.124    13.468 r  controller/counter[31]_i_1/O
                         net (fo=32, routed)          0.826    14.294    controller/counter[31]_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  controller/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.427    14.768    controller/CLK
    SLICE_X34Y24         FDRE                                         r  controller/counter_reg[2]/C
                         clock pessimism              0.188    14.956    
                         clock uncertainty           -0.035    14.921    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    14.397    controller/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -14.294    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 player_hp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 3.023ns (32.783%)  route 6.198ns (67.217%))
  Logic Levels:           13  (CARRY4=3 LUT2=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  player_hp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.419     5.491 f  player_hp_reg[2]/Q
                         net (fo=13, routed)          0.920     6.411    controller/counter[31]_i_6_0[2]
    SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.299     6.710 r  controller/counter[31]_i_13/O
                         net (fo=1, routed)           0.303     7.013    controller/counter[31]_i_13_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.137 r  controller/counter[31]_i_6/O
                         net (fo=4, routed)           0.338     7.475    controller/monster_hp_reg[5]
    SLICE_X36Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.599 f  controller/damage_reg_i_4/O
                         net (fo=1, routed)           0.159     7.758    controller/damage_reg_i_4_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.882 f  controller/damage_reg_i_2/O
                         net (fo=1, routed)           0.499     8.381    controller/damage_reg_i_2_n_0
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.505 f  controller/damage_reg_i_1/O
                         net (fo=68, routed)          0.668     9.173    controller/damage_reg_i_1_n_0
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  controller/page_num2_carry_i_1/O
                         net (fo=1, routed)           0.495     9.792    controller/counter[0]
    SLICE_X33Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.372 r  controller/page_num2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.372    controller/page_num2_carry_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  controller/page_num2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.495    controller/page_num2_carry__0_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.808 f  controller/page_num2_carry__1/O[3]
                         net (fo=2, routed)           0.762    11.570    controller/page_num2[12]
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.306    11.876 f  controller/counter[31]_i_14/O
                         net (fo=1, routed)           0.492    12.368    controller/counter[31]_i_14_n_0
    SLICE_X32Y27         LUT5 (Prop_lut5_I4_O)        0.124    12.492 f  controller/counter[31]_i_8/O
                         net (fo=1, routed)           0.280    12.772    controller/counter[31]_i_8_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.896 f  controller/counter[31]_i_4/O
                         net (fo=3, routed)           0.448    13.344    controller/counter[31]_i_4_n_0
    SLICE_X34Y27         LUT5 (Prop_lut5_I3_O)        0.124    13.468 r  controller/counter[31]_i_1/O
                         net (fo=32, routed)          0.826    14.294    controller/counter[31]_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  controller/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.427    14.768    controller/CLK
    SLICE_X34Y24         FDRE                                         r  controller/counter_reg[3]/C
                         clock pessimism              0.188    14.956    
                         clock uncertainty           -0.035    14.921    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    14.397    controller/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -14.294    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 player_hp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.212ns  (logic 3.023ns (32.814%)  route 6.189ns (67.185%))
  Logic Levels:           13  (CARRY4=3 LUT2=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  player_hp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.419     5.491 f  player_hp_reg[2]/Q
                         net (fo=13, routed)          0.920     6.411    controller/counter[31]_i_6_0[2]
    SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.299     6.710 r  controller/counter[31]_i_13/O
                         net (fo=1, routed)           0.303     7.013    controller/counter[31]_i_13_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.137 r  controller/counter[31]_i_6/O
                         net (fo=4, routed)           0.338     7.475    controller/monster_hp_reg[5]
    SLICE_X36Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.599 f  controller/damage_reg_i_4/O
                         net (fo=1, routed)           0.159     7.758    controller/damage_reg_i_4_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.882 f  controller/damage_reg_i_2/O
                         net (fo=1, routed)           0.499     8.381    controller/damage_reg_i_2_n_0
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.505 f  controller/damage_reg_i_1/O
                         net (fo=68, routed)          0.668     9.173    controller/damage_reg_i_1_n_0
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  controller/page_num2_carry_i_1/O
                         net (fo=1, routed)           0.495     9.792    controller/counter[0]
    SLICE_X33Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.372 r  controller/page_num2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.372    controller/page_num2_carry_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  controller/page_num2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.495    controller/page_num2_carry__0_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.808 f  controller/page_num2_carry__1/O[3]
                         net (fo=2, routed)           0.762    11.570    controller/page_num2[12]
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.306    11.876 f  controller/counter[31]_i_14/O
                         net (fo=1, routed)           0.492    12.368    controller/counter[31]_i_14_n_0
    SLICE_X32Y27         LUT5 (Prop_lut5_I4_O)        0.124    12.492 f  controller/counter[31]_i_8/O
                         net (fo=1, routed)           0.280    12.772    controller/counter[31]_i_8_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.896 f  controller/counter[31]_i_4/O
                         net (fo=3, routed)           0.448    13.344    controller/counter[31]_i_4_n_0
    SLICE_X34Y27         LUT5 (Prop_lut5_I3_O)        0.124    13.468 r  controller/counter[31]_i_1/O
                         net (fo=32, routed)          0.817    14.285    controller/counter[31]_i_1_n_0
    SLICE_X32Y25         FDRE                                         r  controller/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.428    14.769    controller/CLK
    SLICE_X32Y25         FDRE                                         r  controller/counter_reg[11]/C
                         clock pessimism              0.188    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X32Y25         FDRE (Setup_fdre_C_R)       -0.429    14.493    controller/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 player_hp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.212ns  (logic 3.023ns (32.814%)  route 6.189ns (67.185%))
  Logic Levels:           13  (CARRY4=3 LUT2=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  player_hp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.419     5.491 f  player_hp_reg[2]/Q
                         net (fo=13, routed)          0.920     6.411    controller/counter[31]_i_6_0[2]
    SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.299     6.710 r  controller/counter[31]_i_13/O
                         net (fo=1, routed)           0.303     7.013    controller/counter[31]_i_13_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.137 r  controller/counter[31]_i_6/O
                         net (fo=4, routed)           0.338     7.475    controller/monster_hp_reg[5]
    SLICE_X36Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.599 f  controller/damage_reg_i_4/O
                         net (fo=1, routed)           0.159     7.758    controller/damage_reg_i_4_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.882 f  controller/damage_reg_i_2/O
                         net (fo=1, routed)           0.499     8.381    controller/damage_reg_i_2_n_0
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.505 f  controller/damage_reg_i_1/O
                         net (fo=68, routed)          0.668     9.173    controller/damage_reg_i_1_n_0
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  controller/page_num2_carry_i_1/O
                         net (fo=1, routed)           0.495     9.792    controller/counter[0]
    SLICE_X33Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.372 r  controller/page_num2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.372    controller/page_num2_carry_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  controller/page_num2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.495    controller/page_num2_carry__0_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.808 f  controller/page_num2_carry__1/O[3]
                         net (fo=2, routed)           0.762    11.570    controller/page_num2[12]
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.306    11.876 f  controller/counter[31]_i_14/O
                         net (fo=1, routed)           0.492    12.368    controller/counter[31]_i_14_n_0
    SLICE_X32Y27         LUT5 (Prop_lut5_I4_O)        0.124    12.492 f  controller/counter[31]_i_8/O
                         net (fo=1, routed)           0.280    12.772    controller/counter[31]_i_8_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.896 f  controller/counter[31]_i_4/O
                         net (fo=3, routed)           0.448    13.344    controller/counter[31]_i_4_n_0
    SLICE_X34Y27         LUT5 (Prop_lut5_I3_O)        0.124    13.468 r  controller/counter[31]_i_1/O
                         net (fo=32, routed)          0.817    14.285    controller/counter[31]_i_1_n_0
    SLICE_X32Y25         FDRE                                         r  controller/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.428    14.769    controller/CLK
    SLICE_X32Y25         FDRE                                         r  controller/counter_reg[12]/C
                         clock pessimism              0.188    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X32Y25         FDRE (Setup_fdre_C_R)       -0.429    14.493    controller/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 player_hp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 3.023ns (33.231%)  route 6.074ns (66.769%))
  Logic Levels:           13  (CARRY4=3 LUT2=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  player_hp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.419     5.491 f  player_hp_reg[2]/Q
                         net (fo=13, routed)          0.920     6.411    controller/counter[31]_i_6_0[2]
    SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.299     6.710 r  controller/counter[31]_i_13/O
                         net (fo=1, routed)           0.303     7.013    controller/counter[31]_i_13_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.137 r  controller/counter[31]_i_6/O
                         net (fo=4, routed)           0.338     7.475    controller/monster_hp_reg[5]
    SLICE_X36Y24         LUT2 (Prop_lut2_I1_O)        0.124     7.599 f  controller/damage_reg_i_4/O
                         net (fo=1, routed)           0.159     7.758    controller/damage_reg_i_4_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.882 f  controller/damage_reg_i_2/O
                         net (fo=1, routed)           0.499     8.381    controller/damage_reg_i_2_n_0
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.505 f  controller/damage_reg_i_1/O
                         net (fo=68, routed)          0.668     9.173    controller/damage_reg_i_1_n_0
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  controller/page_num2_carry_i_1/O
                         net (fo=1, routed)           0.495     9.792    controller/counter[0]
    SLICE_X33Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.372 r  controller/page_num2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.372    controller/page_num2_carry_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  controller/page_num2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.495    controller/page_num2_carry__0_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.808 f  controller/page_num2_carry__1/O[3]
                         net (fo=2, routed)           0.762    11.570    controller/page_num2[12]
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.306    11.876 f  controller/counter[31]_i_14/O
                         net (fo=1, routed)           0.492    12.368    controller/counter[31]_i_14_n_0
    SLICE_X32Y27         LUT5 (Prop_lut5_I4_O)        0.124    12.492 f  controller/counter[31]_i_8/O
                         net (fo=1, routed)           0.280    12.772    controller/counter[31]_i_8_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.896 f  controller/counter[31]_i_4/O
                         net (fo=3, routed)           0.448    13.344    controller/counter[31]_i_4_n_0
    SLICE_X34Y27         LUT5 (Prop_lut5_I3_O)        0.124    13.468 r  controller/counter[31]_i_1/O
                         net (fo=32, routed)          0.701    14.169    controller/counter[31]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  controller/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.427    14.768    controller/CLK
    SLICE_X34Y25         FDRE                                         r  controller/counter_reg[0]/C
                         clock pessimism              0.188    14.956    
                         clock uncertainty           -0.035    14.921    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    14.397    controller/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -14.169    
  -------------------------------------------------------------------
                         slack                                  0.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 controller/page_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.189ns (34.853%)  route 0.353ns (65.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.549     1.432    controller/CLK
    SLICE_X35Y24         FDRE                                         r  controller/page_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.573 f  controller/page_num_reg[1]/Q
                         net (fo=38, routed)          0.353     1.926    game_page/pos_x_reg[4]_0[1]
    SLICE_X38Y18         LUT4 (Prop_lut4_I3_O)        0.048     1.974 r  game_page/pos_x[4]_i_1/O
                         net (fo=1, routed)           0.000     1.974    game_page/pos_x[4]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  game_page/pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.823     1.950    game_page/CLK
    SLICE_X38Y18         FDRE                                         r  game_page/pos_x_reg[4]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.131     1.832    game_page/pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 controller/page_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.490%)  route 0.353ns (65.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.549     1.432    controller/CLK
    SLICE_X35Y24         FDRE                                         r  controller/page_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.573 f  controller/page_num_reg[1]/Q
                         net (fo=38, routed)          0.353     1.926    game_page/pos_x_reg[4]_0[1]
    SLICE_X38Y18         LUT4 (Prop_lut4_I3_O)        0.045     1.971 r  game_page/pos_x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.971    game_page/pos_x[1]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  game_page/pos_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.823     1.950    game_page/CLK
    SLICE_X38Y18         FDRE                                         r  game_page/pos_x_reg[1]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.121     1.822    game_page/pos_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 controller/page_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.189ns (34.065%)  route 0.366ns (65.935%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.549     1.432    controller/CLK
    SLICE_X35Y24         FDRE                                         r  controller/page_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.573 f  controller/page_num_reg[0]/Q
                         net (fo=30, routed)          0.366     1.939    game_page/pos_x_reg[4]_0[0]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.048     1.987 r  game_page/pos_y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.987    game_page/pos_y[2]_i_1_n_0
    SLICE_X42Y21         FDSE                                         r  game_page/pos_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.821     1.948    game_page/CLK
    SLICE_X42Y21         FDSE                                         r  game_page/pos_y_reg[2]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X42Y21         FDSE (Hold_fdse_C_D)         0.131     1.830    game_page/pos_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 controller/page_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.706%)  route 0.366ns (66.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.549     1.432    controller/CLK
    SLICE_X35Y24         FDRE                                         r  controller/page_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.573 f  controller/page_num_reg[0]/Q
                         net (fo=30, routed)          0.366     1.939    game_page/pos_x_reg[4]_0[0]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.984 r  game_page/pos_y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.984    game_page/pos_y[0]_i_1_n_0
    SLICE_X42Y21         FDSE                                         r  game_page/pos_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.821     1.948    game_page/CLK
    SLICE_X42Y21         FDSE                                         r  game_page/pos_y_reg[0]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X42Y21         FDSE (Hold_fdse_C_D)         0.121     1.820    game_page/pos_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 controller/page_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.187ns (31.942%)  route 0.398ns (68.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.549     1.432    controller/CLK
    SLICE_X35Y24         FDRE                                         r  controller/page_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  controller/page_num_reg[1]/Q
                         net (fo=38, routed)          0.398     1.972    controller/Q[1]
    SLICE_X42Y21         LUT4 (Prop_lut4_I1_O)        0.046     2.018 r  controller/pos_y[4]_i_1/O
                         net (fo=1, routed)           0.000     2.018    game_page/pos_y_reg[8]_1[0]
    SLICE_X42Y21         FDSE                                         r  game_page/pos_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.821     1.948    game_page/CLK
    SLICE_X42Y21         FDSE                                         r  game_page/pos_y_reg[4]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X42Y21         FDSE (Hold_fdse_C_D)         0.133     1.832    game_page/pos_y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 controller/page_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.187ns (31.939%)  route 0.398ns (68.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.549     1.432    controller/CLK
    SLICE_X35Y24         FDRE                                         r  controller/page_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  controller/page_num_reg[1]/Q
                         net (fo=38, routed)          0.398     1.972    controller/Q[1]
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.046     2.018 r  controller/pos_y[8]_i_2/O
                         net (fo=1, routed)           0.000     2.018    game_page/pos_y_reg[8]_1[1]
    SLICE_X46Y23         FDSE                                         r  game_page/pos_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.819     1.946    game_page/CLK
    SLICE_X46Y23         FDSE                                         r  game_page/pos_y_reg[8]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X46Y23         FDSE (Hold_fdse_C_D)         0.133     1.830    game_page/pos_y_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 controller/page_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.184ns (30.200%)  route 0.425ns (69.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.549     1.432    controller/CLK
    SLICE_X35Y24         FDRE                                         r  controller/page_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  controller/page_num_reg[1]/Q
                         net (fo=38, routed)          0.425     1.998    controller/Q[1]
    SLICE_X38Y18         LUT4 (Prop_lut4_I0_O)        0.043     2.041 r  controller/pos_x[6]_i_2/O
                         net (fo=1, routed)           0.000     2.041    game_page/pos_x_reg[6]_1[1]
    SLICE_X38Y18         FDSE                                         r  game_page/pos_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.823     1.950    game_page/CLK
    SLICE_X38Y18         FDSE                                         r  game_page/pos_x_reg[6]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X38Y18         FDSE (Hold_fdse_C_D)         0.131     1.832    game_page/pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 controller/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/left_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.553     1.436    controller/CLK
    SLICE_X37Y21         FDRE                                         r  controller/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  controller/left_reg/Q
                         net (fo=6, routed)           0.123     1.700    uart/left
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.745 r  uart/left_i_1/O
                         net (fo=1, routed)           0.000     1.745    controller/left_reg_0
    SLICE_X37Y21         FDRE                                         r  controller/left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.820     1.947    controller/CLK
    SLICE_X37Y21         FDRE                                         r  controller/left_reg/C
                         clock pessimism             -0.511     1.436    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.092     1.528    controller/left_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 controller/page_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.428%)  route 0.425ns (69.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.549     1.432    controller/CLK
    SLICE_X35Y24         FDRE                                         r  controller/page_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  controller/page_num_reg[1]/Q
                         net (fo=38, routed)          0.425     1.998    controller/Q[1]
    SLICE_X38Y18         LUT4 (Prop_lut4_I1_O)        0.045     2.043 r  controller/pos_x[2]_i_1/O
                         net (fo=1, routed)           0.000     2.043    game_page/pos_x_reg[6]_1[0]
    SLICE_X38Y18         FDSE                                         r  game_page/pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.823     1.950    game_page/CLK
    SLICE_X38Y18         FDSE                                         r  game_page/pos_x_reg[2]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X38Y18         FDSE (Hold_fdse_C_D)         0.120     1.821    game_page/pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 monster_hp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monster_hp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.380%)  route 0.179ns (48.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.551     1.434    clk_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  monster_hp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  monster_hp_reg[1]/Q
                         net (fo=16, routed)          0.179     1.754    monster_hp_reg__0[1]
    SLICE_X40Y23         LUT5 (Prop_lut5_I3_O)        0.048     1.802 r  monster_hp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.802    monster_hp0[4]
    SLICE_X40Y23         FDRE                                         r  monster_hp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.818     1.945    clk_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  monster_hp_reg[4]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X40Y23         FDRE (Hold_fdre_C_D)         0.107     1.554    monster_hp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y24   controller/change_page_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y25   controller/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y25   controller/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y25   controller/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y25   controller/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y26   controller/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y26   controller/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y27   controller/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y26   controller/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   controller/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   controller/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   controller/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   controller/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   controller/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   controller/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   controller/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   controller/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   controller/page_num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   controller/page_num_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   controller/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   controller/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y28   controller/counter_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   controller/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   game_page/bullet1_hit_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   game_page/bullet2_hit_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y25   game_page/bulletPos2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   game_page/bulletPos2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   game_page/bulletPos2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y27   game_page/bulletPos2_reg[12]/C



