sim_seconds                                  0.602842                       # Number of seconds simulated
sim_ticks                                602842247000                       # Number of ticks simulated
final_tick                               5211459710500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3098513                       # Simulator instruction rate (inst/s)
host_op_rate                                  3278248                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              841914305                       # Simulator tick rate (ticks/s)
host_mem_usage                                2818952                       # Number of bytes of host memory used
host_seconds                                   716.04                       # Real time elapsed on the host
sim_insts                                  2218651757                       # Number of instructions simulated
sim_ops                                    2347348885                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            2                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            2                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            2                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            2                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       322560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data        82944                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       222976                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       232960                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total           886016                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        24320                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       687616                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        687616                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         1260                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data          324                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data          871                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data          910                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total              3461                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         2686                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             2686                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst         4671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data       535065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        10192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data       137588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst         8493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data       369875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst         5945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data       386436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst         6794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst         4247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total             1469731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst         4671                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        10192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst         8493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst         5945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst         6794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst         4247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total          40342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       1140623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            1140623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       1140623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst         4671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data       535065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        10192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data       137588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst         8493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data       369875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst         5945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data       386436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst         6794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst         4247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total            2610355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                      3461                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     2686                       # Number of write requests accepted
system.mem_ctrls05.readBursts                   27688                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  21488                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM               886016                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                687360                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys                886016                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             687616                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs           25                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            3424                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            3408                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            3416                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            3552                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            3472                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            3480                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            3504                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            3432                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0            2688                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1            2688                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2            2624                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3            2696                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4            2680                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5            2689                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6            2712                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7            2703                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                603003385000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5               27688                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              21488                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                  3460                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  3460                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  3460                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                  3460                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                  3460                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                  3460                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                  3460                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                  3460                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  889                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  890                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  890                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  890                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  890                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  890                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  890                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  890                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  891                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  890                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  890                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  890                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  890                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  890                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  894                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  904                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  904                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  904                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  904                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  904                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  904                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  904                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  900                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  890                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples         7107                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   221.383988                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   191.064039                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    74.800949                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          886     12.47%     12.47% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           43      0.61%     13.07% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           25      0.35%     13.42% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           17      0.24%     13.66% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           27      0.38%     14.04% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           44      0.62%     14.66% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          866     12.19%     26.85% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287         5199     73.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total         7107                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          889                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    31.109111                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean    28.851166                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev    12.756840                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-9             8      0.90%      0.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-17          116     13.05%     13.95% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-25          316     35.55%     49.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-33          220     24.75%     74.24% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-41          106     11.92%     86.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-49           58      6.52%     92.69% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-57           38      4.27%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-65           12      1.35%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-73            7      0.79%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-81            4      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::88-89            2      0.22%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::96-97            2      0.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          889                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          889                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.161980                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.140204                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.127400                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            871     97.98%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32             18      2.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          889                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                  783328096                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            1252639696                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                 88601600                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   28291.25                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              45241.25                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                       1.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       1.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                    1.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    1.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.11                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                  24203                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                 17858                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.11                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                 98097183.18                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  85.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 549128710591                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF   52970259600                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT     743282247                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          4464633.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          4567449.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          4600108.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          4586198.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0          3011856.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1          3081216.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               3103248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               3093864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         14333030.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         14696947.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         14752857.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         14608588.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        9435709.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1             9455616                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        9502479.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        9475522.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      11203853132.160002                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      11207198767.680002                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      11207751658.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      11208027392.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      123953176896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      123950242128.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      123949757136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      123949515264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        173600221722.239990                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        173601188589.120026                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        173601413952.959991                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        173601253295.040009                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.858620                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.859054                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.859155                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.859083                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       317696                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data        83456                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       215040                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       240128                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total           873216                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       681728                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        681728                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         1241                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data          326                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data          840                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data          938                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total              3411                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         2663                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             2663                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.dtb.walker         1699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.inst         5945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data       526997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst         9767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data       138438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst         2973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data       356710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.dtb.walker          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst         2548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data       398326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst         2548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst         1699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total             1448498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst         5945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst         9767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst         2973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst         2548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst         2548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst         1699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total          25479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       1130856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            1130856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       1130856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.dtb.walker         1699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst         5945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data       526997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst         9767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data       138438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst         2973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data       356710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.dtb.walker          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst         2548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data       398326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst         2548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst         1699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total            2579355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                      3411                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     2663                       # Number of write requests accepted
system.mem_ctrls14.readBursts                   27288                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  21304                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM               872000                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                  1216                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                681216                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys                873216                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             681728                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                   38                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs           76                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            3416                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            3448                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            3344                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            3393                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            3433                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            3448                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            3368                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            3400                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0            2576                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1            2664                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            2625                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3            2680                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4            2672                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            2688                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6            2688                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            2695                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                602998747000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5               27288                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              21304                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                  3407                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  3405                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  3405                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                  3405                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                  3405                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                  3405                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                  3405                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                  3405                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  874                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  874                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  874                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  874                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  874                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  874                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  874                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  874                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  874                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  874                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  874                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  874                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  874                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  874                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  882                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  910                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  909                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  909                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  909                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  909                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  909                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  909                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  901                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  873                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    6                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    6                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    6                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    6                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    6                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    6                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    6                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    6                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples         6993                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   222.110110                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   192.084614                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    74.262552                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          866     12.38%     12.38% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           26      0.37%     12.76% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           24      0.34%     13.10% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           20      0.29%     13.38% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           29      0.41%     13.80% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           24      0.34%     14.14% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          853     12.20%     26.34% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287         5151     73.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total         6993                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          874                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    31.160183                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean    28.789557                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    13.134321                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-9            11      1.26%      1.26% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-17          110     12.59%     13.84% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-25          318     36.38%     50.23% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-33          212     24.26%     74.49% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-41          103     11.78%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-49           50      5.72%     91.99% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-57           34      3.89%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-65           20      2.29%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-73            7      0.80%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::80-81            7      0.80%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::88-89            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::112-113            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          874                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          874                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.356979                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.307302                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.691777                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              1      0.11%      0.23% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            832     95.19%     95.42% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32             40      4.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          874                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                  768419628                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            1230307128                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                 87200000                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   28198.89                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              45148.89                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                       1.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       1.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                    1.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    1.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.05                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                  23815                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                 17730                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                 99275394.63                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  85.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 549143333249                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF   52970259600                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT     728659589                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          4462819.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          4470076.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          4571078.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          4520275.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               3010632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               3015528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               3083664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               3049392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         14632550.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         14262643.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         14638041.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3             14352000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        9429073.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        9373086.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        9591644.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        9432391.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      11205382446.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      11208039759.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      11207533161.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      11207885777.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      123951835392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      123949504416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      123949948800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      123949639488.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        173600699378.880005                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        173600611974.720001                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        173601312854.400024                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        173600825788.800018                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.858835                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.858795                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.859110                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.858891                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       321536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data        82432                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       207104                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       252416                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total           883200                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        17408                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       686848                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        686848                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         1256                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data          322                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data          809                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data          986                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total              3450                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         2683                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             2683                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.inst         5521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data       533367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        10616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data       136739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst         3822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data       343546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker          849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst         2548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data       418710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst         3822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst         2548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data          849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total             1465060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst         5521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        10616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst         3822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst         2548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst         3822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst         2548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total          28877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       1139349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            1139349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       1139349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst         5521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data       533367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        10616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data       136739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst         3822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data       343546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker          849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst         2548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data       418710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst         3822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst         2548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data          849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total            2604409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                      3450                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     2683                       # Number of write requests accepted
system.mem_ctrls00.readBursts                   27600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  21464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM               882688                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                686848                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys                883200                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             686848                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs           66                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            3480                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            3440                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            3448                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            3384                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            3520                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            3408                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            3472                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            3432                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0            2704                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1            2672                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            2664                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            2640                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            2735                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5            2624                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            2721                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7            2704                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                602977000000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5               27600                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              21464                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                  3448                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  3448                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  3448                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                  3448                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                  3448                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                  3448                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                  3448                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                  3448                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  890                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  890                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  890                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  890                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  890                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  890                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  890                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  890                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  890                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  890                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  890                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  890                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  890                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  890                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  896                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  903                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  903                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  903                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  903                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  903                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  903                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  903                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  897                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  890                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples         7081                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   221.654569                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   191.419183                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    74.628200                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          881     12.44%     12.44% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           38      0.54%     12.98% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           26      0.37%     13.35% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           13      0.18%     13.53% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           28      0.40%     13.92% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           39      0.55%     14.48% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          861     12.16%     26.63% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287         5195     73.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total         7081                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          890                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    30.966292                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean    29.307890                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev    11.024106                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-9             5      0.56%      0.56% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-17           52      5.84%      6.40% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-25          391     43.93%     50.34% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-33          228     25.62%     75.96% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-41          113     12.70%     88.65% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-49           59      6.63%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-57           24      2.70%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-65            8      0.90%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-73            3      0.34%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::80-81            4      0.45%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::88-89            3      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          890                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          890                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.116854                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.101063                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.960319                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            877     98.54%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32             13      1.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          890                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                  811700796                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            1279249596                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                 88268800                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29426.51                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46376.51                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                       1.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       1.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                    1.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    1.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.01                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                  24099                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 17868                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.25                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                 98316810.70                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  85.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 549125495822                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF   52970259600                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT     746497016                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          4682966.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          4627324.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          4688409.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          4813603.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               3159144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               3121608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2          3162816.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               3247272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         15229593.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1             15000960                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         14946547.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3             15467712                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        9784074.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        9671270.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        9701130.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        9910563.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      11207808348.480001                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      11206579939.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      11209278729.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      11210264291.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      123949707408.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      123950784960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      123948417600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      123947553072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        173602317999.360016                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        173601732527.039978                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        173602141697.279999                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        173603202979.200012                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.859561                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.859298                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.859482                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.859957                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       318208                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data        80896                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       221184                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       239616                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total           879104                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        19200                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       683776                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        683776                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         1243                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data          316                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data          864                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data          936                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total              3434                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         2671                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             2671                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst         3822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data       527846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst         9767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data       134191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst         6370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data       366902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst         4247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data       397477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst         5096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst         2548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total             1458265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst         3822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst         9767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst         6370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst         4247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst         5096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst         2548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total          31849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       1134254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            1134254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       1134254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst         3822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data       527846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst         9767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data       134191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst         6370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data       366902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst         4247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data       397477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst         5096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst         2548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total            2592519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                      3434                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     2671                       # Number of write requests accepted
system.mem_ctrls04.readBursts                   27472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  21368                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM               878880                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                683776                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys                879104                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             683776                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs          123                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            3400                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            3384                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            3392                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            3496                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            3448                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            3496                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            3448                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            3401                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0            2704                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1            2696                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2            2600                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3            2648                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4            2671                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5            2656                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6            2705                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            2688                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                602995302000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5               27472                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              21368                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                  3433                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  3432                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  3432                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                  3432                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                  3432                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                  3432                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                  3432                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                  3433                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  883                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  883                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  883                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  883                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  883                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  883                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  883                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  883                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  883                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  883                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  883                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  883                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  883                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  883                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  889                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  902                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  902                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  903                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  903                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  903                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  903                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  903                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  897                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  884                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples         7042                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   221.905141                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   191.703170                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    74.489684                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          878     12.47%     12.47% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           31      0.44%     12.91% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           21      0.30%     13.21% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           16      0.23%     13.43% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           28      0.40%     13.83% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           29      0.41%     14.24% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          860     12.21%     26.46% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287         5179     73.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total         7042                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          883                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    31.104190                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean    29.122619                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev    12.325720                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-11            9      1.02%      1.02% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-19           71      8.04%      9.06% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-27          358     40.54%     49.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-35          224     25.37%     74.97% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-43          125     14.16%     89.13% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-51           48      5.44%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-59           24      2.72%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-67            9      1.02%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::72-75            5      0.57%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::80-83            4      0.45%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::88-91            3      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::96-99            1      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::104-107            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-131            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          883                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          883                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.199320                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.172641                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.247637                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            861     97.51%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32             22      2.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          883                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                  771791462                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            1237323212                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                 87888000                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   28100.91                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              45050.91                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                       1.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       1.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                    1.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    1.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.10                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                  23999                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                 17792                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.26                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                 98770729.24                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  85.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 549126213380                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF   52970259600                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT     745779458                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          4462214.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          4546281.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2               4605552                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          4635187.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               3010224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1          3066936.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               3106920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               3126912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         14285107.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1             14541696                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         14752857.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         14573644.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        9478840.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        9452298.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        9545195.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        9525703.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      11204175323.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      11206778025.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      11208746851.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      11210552228.160002                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      123952894272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      123950611200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      123948884160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      123947300496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        173600252446.080017                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        173600942902.080017                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        173601588000.959991                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        173601660636.480011                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.858634                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.858944                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.859233                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.859266                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       308480                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data        72704                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       217856                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       259840                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total           882432                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        23552                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       684032                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        684032                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         1205                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data          284                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data          851                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         1015                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total              3447                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         2672                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             2672                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst         7219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data       511709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        11041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data       120602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst         5096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data       361381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst         4247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data       431025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst         7219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst         4247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total             1463786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst         7219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        11041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst         5096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst         4247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst         7219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst         4247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total          39068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       1134678                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            1134678                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       1134678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst         7219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data       511709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        11041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data       120602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst         5096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data       361381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst         4247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data       431025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst         7219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst         4247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total            2598464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                      3447                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     2672                       # Number of write requests accepted
system.mem_ctrls03.readBursts                   27576                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  21376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM               882176                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                684032                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys                882432                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             684032                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs          421                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            3496                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            3360                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            3440                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            3520                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            3464                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            3432                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            3448                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            3408                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0            2720                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1            2664                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2            2672                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3            2664                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4            2633                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5            2623                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            2712                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7            2688                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                602980822000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5               27576                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              21376                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                  3445                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  3445                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  3445                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                  3445                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                  3445                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                  3445                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                  3445                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                  3445                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  884                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  884                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  884                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  884                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  884                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  884                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  884                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  884                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  884                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  884                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  884                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  884                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  884                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  884                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  889                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  902                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  902                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  902                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  902                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  902                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  902                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  902                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  897                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  884                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples         7095                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   220.748132                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   190.673931                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    74.864408                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          870     12.26%     12.26% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           44      0.62%     12.88% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           49      0.69%     13.57% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           33      0.47%     14.04% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           49      0.69%     14.73% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           46      0.65%     15.38% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          846     11.92%     27.30% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287         5158     72.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total         7095                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          884                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    31.185520                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean    29.157289                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev    12.162247                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-9             8      0.90%      0.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-17           79      8.94%      9.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-25          361     40.84%     50.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-33          208     23.53%     74.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-41          102     11.54%     85.75% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-49           76      8.60%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-57           23      2.60%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-65           17      1.92%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::72-73            5      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::80-81            2      0.23%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::88-89            2      0.23%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::120-121            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          884                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          884                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    24.180995                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.156717                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.190297                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            864     97.74%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32             20      2.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          884                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                  809494556                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            1276772156                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                 88217600                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29363.56                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46313.56                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                       1.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       1.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                    1.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    1.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.07                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                  24076                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                 17773                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.33                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.14                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                 98542379.80                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 549121265561                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF   52970259600                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT     750727277                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          4477939.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          4604342.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          4637001.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          4597689.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               3020832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               3106104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2          3128136.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3          3101616.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         14557171.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         14677977.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         14913100.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         14445350.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        9475522.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        9512017.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        9489208.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        9515335.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      11203284427.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      11209313257.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      11208694484.160002                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      11209808528.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      123953675760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      123948387312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      123948930096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      123947952864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        173600438116.799988                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        173601547476.479980                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        173601738491.520020                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        173601367848.959991                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.858717                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.859215                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.859301                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.859134                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       308224                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data        82432                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       217088                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       250112                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total           885504                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        24064                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       684288                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        684288                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         1204                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data          322                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data          848                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data          977                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total              3459                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         2673                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             2673                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker         2548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst         8068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data       511285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        13589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data       136739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker          849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst         5096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data       360107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst         5096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data       414888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst         5096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst         2973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data         1699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total             1468882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst         8068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        13589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst         5096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst         5096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst         5096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst         2973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total          39918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       1135103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            1135103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       1135103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker         2548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst         8068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data       511285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        13589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data       136739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker          849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst         5096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data       360107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst         5096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data       414888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst         5096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst         2973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data         1699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total            2603985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                      3459                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     2673                       # Number of write requests accepted
system.mem_ctrls15.readBursts                   27672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  21384                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM               884800                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                   704                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                684032                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys                885504                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             684288                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                   22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs          145                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            3392                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            3464                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            3472                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            3432                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            3472                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            3456                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            3416                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            3546                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0            2616                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1            2656                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2            2641                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3            2680                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4            2664                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            2647                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6            2704                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            2768                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                602976875000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5               27672                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              21384                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                  3457                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  3455                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  3455                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                  3455                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                  3455                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                  3455                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                  3455                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                  3455                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  883                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  883                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  883                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  883                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  883                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  883                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  883                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  883                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  884                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  884                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  884                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  884                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  884                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  884                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  893                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  902                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  901                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  901                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  901                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  902                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  902                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  902                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  893                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  884                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    5                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    5                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    5                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples         7062                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   222.151232                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   191.933079                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    74.385682                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          884     12.52%     12.52% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           26      0.37%     12.89% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           17      0.24%     13.13% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           14      0.20%     13.32% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           19      0.27%     13.59% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           28      0.40%     13.99% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          872     12.35%     26.34% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287         5202     73.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total         7062                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          883                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    31.313703                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev    12.298724                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-1             1      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-9             3      0.34%      0.45% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-17           99     11.21%     11.66% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-25          320     36.24%     47.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-33          228     25.82%     73.73% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-41          117     13.25%     86.98% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-49           62      7.02%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-57           25      2.83%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-65           14      1.59%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::72-73            9      1.02%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::80-81            1      0.11%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::96-97            4      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          883                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          883                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.208381                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.180518                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.274936                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            860     97.40%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32             23      2.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          883                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                  786387476                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            1255054976                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                 88480000                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   28440.78                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              45390.78                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                       1.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       1.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                    1.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    1.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.13                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                  24164                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                 17800                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.24                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                 98332823.71                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  85.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 549120894329                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF   52970259600                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT     751098509                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0               4478544                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          4464633.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          4600713.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          4554748.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               3021240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1          3011856.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2          3103656.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               3072648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         14631052.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         14480793.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         14804774.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         14437862.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        9415802.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        9392993.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2             9621504                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        9425756.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0       11205881712                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      11205424854.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      11208852132.480001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      11210827141.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      123951397440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      123951798192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      123948791808.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      123947059344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        173600772256.320007                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        173600519787.839996                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        173601721053.119995                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        173601323965.440002                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.858867                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.858754                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.859293                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.859115                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       320768                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data        80640                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       217344                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       238592                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data          768                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total           876800                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        18688                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       682496                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        682496                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         1253                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data          315                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data          849                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data          932                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total              3425                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         2666                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             2666                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst         5521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data       532093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        10616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data       133766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst         5521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data       360532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst         2123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data       395778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst         4247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst         2973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total             1454444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst         5521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        10616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst         5521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst         2123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst         4247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst         2973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total          31000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       1132130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            1132130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       1132130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst         5521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data       532093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        10616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data       133766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst         5521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data       360532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst         2123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data       395778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst         4247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst         2973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total            2586574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                      3425                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     2666                       # Number of write requests accepted
system.mem_ctrls06.readBursts                   27400                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  21328                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM               876032                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                   768                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                682496                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys                876800                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             682496                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                   24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs          155                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            3432                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            3416                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            3424                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            3352                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            3496                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            3368                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            3488                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            3400                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0            2687                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1            2688                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2            2632                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3            2640                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4            2680                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5            2608                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            2736                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            2657                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                602984830000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5               27400                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              21328                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                  3421                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  3421                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  3421                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                  3421                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                  3421                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                  3421                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                  3421                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                  3421                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  877                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  877                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  878                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  878                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  878                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  878                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  878                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  878                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  879                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  879                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  879                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  879                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  879                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  879                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  889                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  909                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  909                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  910                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  909                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  909                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  909                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  909                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  899                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  879                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples         7037                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   221.476197                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   191.329659                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    74.641437                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          870     12.36%     12.36% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           40      0.57%     12.93% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           30      0.43%     13.36% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           20      0.28%     13.64% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           37      0.53%     14.17% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           39      0.55%     14.72% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          843     11.98%     26.70% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287         5158     73.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total         7037                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          879                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    31.153584                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    12.821282                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-1             2      0.23%      0.23% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-9            15      1.71%      1.93% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-17           88     10.01%     11.95% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-25          321     36.52%     48.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-33          226     25.71%     74.18% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-41          117     13.31%     87.49% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-49           53      6.03%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-57           27      3.07%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-65           15      1.71%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::72-73            7      0.80%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-81            4      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::88-89            1      0.11%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::96-97            1      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::104-105            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::112-113            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          879                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          879                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.263936                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.223229                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.519339                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              1      0.11%      0.23% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              1      0.11%      0.34% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            845     96.13%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32             31      3.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          879                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                  775215324                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            1239238524                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                 87603200                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   28317.33                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              45267.33                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                       1.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       1.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                    1.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    1.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.03                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                  23928                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 17739                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                 98996031.85                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  85.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 549132988687                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF   52970259600                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT     739004151                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          4506969.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          4462819.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          4588012.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          4633977.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0          3040416.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               3010632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               3095088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3          3126096.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         14637542.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         14270131.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2             14641536                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         14760844.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        9472204.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        9342812.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        9505382.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        9542292.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      11205523897.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      11206222781.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      11207922220.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      11209206225.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      123951711312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      123951098256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      123949607520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      123948481200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        173600838807.359985                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        173600353896.959991                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        173601306224.640015                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        173601697101.119995                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.858897                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.858680                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.859107                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.859282                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       324096                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data        80640                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       202752                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       249600                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total           880384                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        19456                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       682752                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        682752                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         1266                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data          315                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          792                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data          975                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total              3439                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         2667                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             2667                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst         2548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data       537613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker          849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst         8493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data       133766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst         8493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data       336327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst         5096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data       414039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst         4671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst         2973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data         1699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total             1460389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst         2548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst         8493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst         8493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst         5096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst         4671                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst         2973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total          32274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       1132555                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            1132555                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       1132555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst         2548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data       537613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker          849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst         8493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data       133766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst         8493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data       336327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst         5096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data       414039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst         4671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst         2973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data         1699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total            2592944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                      3439                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     2667                       # Number of write requests accepted
system.mem_ctrls09.readBursts                   27512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  21336                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM               880160                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                683008                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys                880384                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             682752                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs      2846977                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            3416                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            3376                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            3400                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            3472                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            3537                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            3376                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            3480                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            3448                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0            2680                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1            2664                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2            2640                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3            2624                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4            2703                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5            2624                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            2744                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7            2665                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                602996977000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5               27512                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              21336                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                  3439                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  3438                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  3438                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                  3438                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                  3438                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                  3438                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                  3438                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                  3438                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  880                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  880                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  880                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  880                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  880                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  880                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  880                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  880                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  879                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  879                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  879                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  879                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  879                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  879                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  887                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  902                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  903                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  903                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  903                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  903                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  903                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  903                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  895                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  880                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    5                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    5                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    5                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    5                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    5                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    5                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    5                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    5                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples         7041                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   222.009374                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   191.980776                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    74.317015                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          869     12.34%     12.34% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           34      0.48%     12.82% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           26      0.37%     13.19% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           14      0.20%     13.39% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           26      0.37%     13.76% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           37      0.53%     14.29% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          854     12.13%     26.42% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287         5181     73.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total         7041                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          880                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    31.273864                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean    29.090374                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    12.857537                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-9             8      0.91%      0.91% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-17           90     10.23%     11.14% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-25          345     39.20%     50.34% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-33          212     24.09%     74.43% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-41          106     12.05%     86.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-49           58      6.59%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::56-57           34      3.86%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-65           11      1.25%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-73            7      0.80%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::80-81            3      0.34%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::88-89            4      0.45%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::104-105            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::120-121            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          880                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          880                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.254545                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.220693                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.404925                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            852     96.82%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32             28      3.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          880                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                  779566670                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            1245776420                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                 88016000                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   28342.73                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              45292.73                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                       1.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       1.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                    1.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    1.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.10                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                  24033                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 17775                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                 98754827.55                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  85.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 549147603866                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF   52970259600                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT     724388972                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          4437417.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          4518460.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          4543257.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3               4578336                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0          2993496.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               3048168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2          3064896.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               3088560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0             14237184                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         14457830.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         14498265.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3             14536704                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        9385943.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        9412485.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        9478840.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        9462666.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0       11203926840                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      11205984202.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      11206916084.160002                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      11208725893.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      123953112240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      123951307536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      123950490096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      123948902544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        173600039585.279999                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        173600675147.519989                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        173600937904.320007                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        173601241168.320007                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.858539                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.858824                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.858942                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.859078                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       328192                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data        83456                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       194304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       256512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total           883968                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        20736                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       687104                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        687104                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         1282                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data          326                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data          759                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         1002                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total              3453                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         2684                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             2684                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst         6370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data       544408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst         8493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data       138438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst         7219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data       322313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst         3822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data       425504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst         4247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst         4247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data          849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total             1466334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst         6370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst         8493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst         7219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst         3822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst         4247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst         4247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total          34397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       1139774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            1139774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       1139774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst         6370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data       544408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst         8493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data       138438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst         7219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data       322313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst         3822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data       425504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst         4247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst         4247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data          849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total            2606108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                      3453                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     2684                       # Number of write requests accepted
system.mem_ctrls02.readBursts                   27624                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  21472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM               883712                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                687360                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys                883968                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             687104                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            3456                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            3344                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            3456                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            3552                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            3456                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            3416                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            3496                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            3440                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0            2783                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1            2632                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2            2632                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3            2689                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4            2680                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5            2632                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            2736                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7            2696                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                602842438000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5               27624                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              21472                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                  3452                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  3452                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  3452                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                  3452                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                  3452                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                  3452                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                  3452                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                  3452                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  882                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  882                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  882                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  882                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  884                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  884                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  884                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  884                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  885                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  885                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  885                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  885                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  885                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  885                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  899                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  914                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  914                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  914                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  914                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  914                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  912                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  912                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  898                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  883                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples         7079                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   221.934171                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   191.911173                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    74.330434                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          874     12.35%     12.35% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           32      0.45%     12.80% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           30      0.42%     13.22% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           12      0.17%     13.39% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           33      0.47%     13.86% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           33      0.47%     14.32% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          863     12.19%     26.52% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287         5202     73.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total         7079                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          885                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    31.213559                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean    29.157050                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev    12.384335                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-9             7      0.79%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-17           89     10.06%     10.85% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-25          336     37.97%     48.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-33          224     25.31%     74.12% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-41          121     13.67%     87.80% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-49           58      6.55%     94.35% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-57           23      2.60%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-65           10      1.13%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-73           11      1.24%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::80-81            1      0.11%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::88-89            2      0.23%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::104-105            3      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          885                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          885                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    24.271186                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    24.229859                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.533530                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::20              2      0.23%      0.34% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            850     96.05%     96.38% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32             32      3.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          885                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                  815590228                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            1283681428                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                 88371200                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29533.25                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46483.25                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                       1.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       1.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                    1.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    1.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.96                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                  24132                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                 17885                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                 98230803.00                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  85.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 549136565096                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF   52970259600                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT     735793703                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          4480963.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          4641235.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          4636396.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          4644259.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               3022872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               3130992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               3127728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               3133032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         14542195.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         15144230.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         14824742.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         14829734.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        9475522.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        9525703.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        9561784.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        9641410.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      11202712657.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      11207093158.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      11207744818.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      11208265369.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      123954177312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      123950334768.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      123949763136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      123949306512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        173600357987.519989                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        173601816552                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        173601605070.720001                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        173601766782.720001                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.858682                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.859336                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.859241                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.859313                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       317952                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data        84480                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       219136                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       240640                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total           883200                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       688128                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        688128                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         1242                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data          330                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data          856                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data          940                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total              3450                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         2688                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             2688                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker         1699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst         5096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data       527422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        11041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data       140136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker          849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst         5096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data       363505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data       399176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst         4247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data          849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst         3397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         1699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total             1465060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst         5096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        11041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst         5096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst          425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst         4247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst         3397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total          29301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       1141473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            1141473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       1141473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker         1699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst         5096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data       527422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        11041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data       140136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker          849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst         5096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data       363505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data       399176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst         4247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data          849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst         3397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         1699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total            2606533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                      3450                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     2688                       # Number of write requests accepted
system.mem_ctrls13.readBursts                   27600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  21504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM               882432                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                   768                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                688128                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys                883200                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             688128                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                   24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs          120                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            3400                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            3480                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            3440                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            3408                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            3480                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            3440                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            3416                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            3512                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0            2624                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1            2680                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2            2640                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            2672                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4            2695                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            2720                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6            2712                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            2761                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                602987168000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5               27600                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              21504                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                  3446                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  3446                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  3446                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                  3446                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                  3446                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                  3446                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                  3446                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                  3446                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  886                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  886                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  886                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  886                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  886                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  886                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  886                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  886                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  887                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  887                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  887                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  887                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  887                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  887                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  896                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  913                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  913                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  913                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  913                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  913                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  913                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  913                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  904                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  887                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples         7077                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   221.924544                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   191.884189                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    74.354303                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          874     12.35%     12.35% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           34      0.48%     12.83% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           25      0.35%     13.18% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           20      0.28%     13.47% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           27      0.38%     13.85% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           31      0.44%     14.29% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          866     12.24%     26.52% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287         5200     73.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total         7077                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          887                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    31.071026                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean    29.106934                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev    11.926152                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-9             5      0.56%      0.56% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-17           91     10.26%     10.82% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-25          339     38.22%     49.04% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-33          231     26.04%     75.08% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-41          116     13.08%     88.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-49           47      5.30%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-57           31      3.49%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-65           12      1.35%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-73           10      1.13%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::80-81            4      0.45%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::96-97            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          887                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          887                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.243517                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.207875                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.426689                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            858     96.73%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32             28      3.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          887                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                  789230788                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            1256643988                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                 88243200                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   28620.21                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              45570.21                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                       1.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       1.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                    1.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    1.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    30.93                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                  24096                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 17907                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                 98238378.62                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  85.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 549132869042                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF   52970259600                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT     739123796                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          4494873.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          4523299.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          4577126.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          4607366.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0          3032256.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               3051432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               3087744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               3108144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         14605593.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1             14534208                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         14657011.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         14625062.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0             9455616                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        9412485.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        9588326.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        9625236.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      11206247351.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      11207797568.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      11207986297.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      11208354672.960001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      123951076704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      123949716864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      123949551312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      123949228176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        173600858858.880005                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        173600982321.600006                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        173601394282.559998                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        173601495122.880005                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.858906                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.858962                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.859146                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.859192                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       322304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data        80896                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       201984                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       252160                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total           880128                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        19968                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       683008                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        683008                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         1259                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data          316                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data          789                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data          985                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total              3438                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         2668                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             2668                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst         6370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data       534641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        10192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data       134191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker          849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst         5945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data       335053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         1699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst         3822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data       418285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst         3397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst         3397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total             1459964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst         6370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        10192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst         5945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst         3822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst         3397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst         3397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total          33123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       1132980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            1132980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       1132980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst         6370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data       534641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        10192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data       134191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker          849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst         5945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data       335053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         1699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst         3822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data       418285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst         3397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst         3397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total            2592944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                      3438                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     2668                       # Number of write requests accepted
system.mem_ctrls08.readBursts                   27504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  21344                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM               880128                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                683264                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys                880128                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             683008                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs       525198                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            3416                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            3368                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            3464                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            3496                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            3512                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            3464                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            3384                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            3400                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0            2648                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1            2657                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2            2648                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3            2672                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4            2719                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5            2632                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            2696                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7            2680                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                602978325000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5               27504                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              21344                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                  3438                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  3438                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  3438                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                  3438                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                  3438                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                  3438                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                  3438                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                  3438                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  876                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  876                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  876                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  876                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  876                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  876                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  876                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  876                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  877                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  877                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  877                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  877                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  877                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  877                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  889                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  910                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  911                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  911                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  911                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  911                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  911                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  911                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  899                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  878                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples         7052                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   221.690301                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   191.556332                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    74.518196                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          874     12.39%     12.39% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           35      0.50%     12.89% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           30      0.43%     13.32% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           13      0.18%     13.50% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           30      0.43%     13.93% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           44      0.62%     14.55% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          853     12.10%     26.64% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287         5173     73.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total         7052                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          877                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    31.361460                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    12.464123                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-1             1      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-9             8      0.91%      1.03% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-17           89     10.15%     11.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-25          322     36.72%     47.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-33          222     25.31%     73.20% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-41          119     13.57%     86.77% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-49           65      7.41%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-57           25      2.85%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-65           12      1.37%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::72-73            7      0.80%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-81            4      0.46%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::88-89            1      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::104-105            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::120-121            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          877                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          877                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.346636                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    24.301035                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.629712                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            839     95.67%     95.67% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32             38      4.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          877                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                  784539440                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            1250732240                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                 88012800                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   28524.56                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              45474.56                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                       1.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       1.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                    1.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    1.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.98                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                  24040                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                 17763                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                 98751772.85                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  85.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 549130083717                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF   52970259600                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT     741916882                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0               4460400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          4574707.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          4555958.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          4575916.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               3009000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               3086112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               3073464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               3086928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         14417395.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         14813260.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         14597606.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         14441356.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        9415802.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        9435709.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        9489208.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        9508700.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      11204254831.680002                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      11207092063.680002                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2       11206656000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      11208914020.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      123952825008.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      123950336208.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      123950718720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      123948738000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        173600328902.400024                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        173601284525.760010                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        173601037421.760010                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        173601211387.200012                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.858668                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.859097                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.858986                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.859064                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       322304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data        84992                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       202496                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       248576                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total           875776                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       680192                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        680192                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         1259                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data          332                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          791                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data          971                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total              3421                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         2657                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             2657                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst         1699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data       534641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        11890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data       140985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker          849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.itb.walker          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst         4247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data       335902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker         1699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst         2548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data       412340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst         2548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total             1452745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst         1699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        11890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst         4247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst         2548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst         2548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst         1274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total          24205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       1128308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            1128308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       1128308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst         1699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data       534641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        11890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data       140985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker          849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.itb.walker          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst         4247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data       335902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker         1699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst         2548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data       412340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst         2548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total            2581053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                      3421                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     2657                       # Number of write requests accepted
system.mem_ctrls10.readBursts                   27368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  21256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM               875296                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                679680                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys                875776                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             680192                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs          144                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            3448                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            3408                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            3352                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            3417                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            3448                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            3344                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            3392                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            3544                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0            2664                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1            2648                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2            2640                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3            2592                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4            2672                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5            2624                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6            2688                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            2712                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                602975068000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5               27368                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              21256                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                  3418                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  3417                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  3417                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                  3417                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                  3417                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                  3417                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                  3417                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                  3417                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  876                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  876                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  878                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  878                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  878                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  878                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  878                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  878                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  878                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  878                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  878                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  878                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  878                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  878                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  885                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  902                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  901                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  901                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  899                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  899                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  899                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  899                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  892                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  875                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples         7001                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   222.107699                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   192.002316                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    74.319483                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          870     12.43%     12.43% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           29      0.41%     12.84% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           20      0.29%     13.13% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           16      0.23%     13.36% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           21      0.30%     13.66% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           34      0.49%     14.14% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          856     12.23%     26.37% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287         5155     73.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total         7001                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          877                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    31.171038                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean    29.077024                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev    12.633504                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-9             7      0.80%      0.80% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-17           85      9.69%     10.49% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-25          348     39.68%     50.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-33          220     25.09%     75.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-41          111     12.66%     87.91% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-49           45      5.13%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-57           30      3.42%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-65           18      2.05%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::72-73            6      0.68%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::80-81            1      0.11%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::88-89            2      0.23%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::96-97            2      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::104-105            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::112-113            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          877                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          877                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.218928                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.184891                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.393873                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              2      0.23%      0.23% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              2      0.23%      0.46% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            847     96.58%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32             26      2.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          877                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                  787941623                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            1251574973                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                 87529600                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   28806.41                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              45756.41                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                       1.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       1.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                    1.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    1.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.15                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                  23908                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 17684                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.20                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                 99206164.53                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  85.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 549129665949                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF   52970259600                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT     742326889                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0               4463424                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          4454956.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          4467657.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          4629139.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               3011040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               3005328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2          3013896.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               3122832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         14492774.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         14258150.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         14281612.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         14580633.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        9409167.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        9332858.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        9452298.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        9582105.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      11204370455.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      11204935329.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      11206666177.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      11209118071.680002                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      123952723104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      123952227600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      123950709312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      123948558528.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        173600416429.440002                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        173600160688.320007                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        173600537419.200012                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        173601537774.720032                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.858708                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.858593                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.858762                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.859211                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       321280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data        84736                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       223232                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       234240                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total           885248                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       686080                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        686080                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         1255                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data          331                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          872                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data          915                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total              3458                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks         2680                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             2680                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst         5096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data       532942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst         8918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data       140561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         2548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst         4247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data       370299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst         2548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data       388559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst         3397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data         1699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst         5096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data          849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total             1468457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst         5096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst         8918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst         4247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst         2548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst         3397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst         5096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total          29301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       1138076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            1138076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       1138076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst         5096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data       532942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst         8918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data       140561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         2548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst         4247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data       370299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst         2548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data       388559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst         3397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data         1699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst         5096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data          849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total            2606533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                      3458                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                     2680                       # Number of write requests accepted
system.mem_ctrls12.readBursts                   27664                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                  21440                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM               884256                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                   992                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                686080                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys                885248                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             686080                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                   31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs          249                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            3408                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            3488                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            3424                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            3488                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            3424                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            3401                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            3408                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            3592                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0            2656                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1            2680                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2            2608                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3            2672                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4            2647                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5            2689                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6            2672                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            2816                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                602838680000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5               27664                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5              21440                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                  3453                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  3453                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  3453                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                  3453                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                  3453                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                  3453                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                  3453                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                  3453                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  881                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  881                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  881                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  881                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  881                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  881                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  881                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  882                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  882                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  882                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  882                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  883                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  883                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  883                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  898                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  913                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  913                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  913                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  913                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  912                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  912                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  912                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  897                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  881                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples         7061                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   222.395695                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   192.388930                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    74.138835                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          875     12.39%     12.39% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           24      0.34%     12.73% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           21      0.30%     13.03% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           17      0.24%     13.27% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           20      0.28%     13.55% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           27      0.38%     13.94% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          859     12.17%     26.10% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287         5218     73.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total         7061                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          882                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    31.320862                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean    29.288196                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev    12.565298                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-9             2      0.23%      0.23% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-17           88      9.98%     10.20% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-25          354     40.14%     50.34% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-33          211     23.92%     74.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-41          118     13.38%     87.64% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-49           48      5.44%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-57           33      3.74%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-65           13      1.47%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::72-73            5      0.57%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::80-81            4      0.45%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::88-89            2      0.23%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::96-97            3      0.34%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::104-105            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          882                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          882                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.308390                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.267588                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.541745                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            846     95.92%     96.03% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::25              1      0.11%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32             34      3.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          882                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                  788256806                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            1256636156                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                 88425600                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   28525.92                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              45475.92                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                       1.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       1.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                    1.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    1.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.21                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                  24151                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                 17861                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                 98214187.03                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  85.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 549123844459                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF   52970259600                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT     747665780                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0               4490640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          4528137.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          4536604.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          4645468.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               3029400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1          3054696.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               3060408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               3133848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         14578137.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1             14609088                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         14557171.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         14857689.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        9475522.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        9362718.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        9572152.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        9651363.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0       11205746280                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      11208461158.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      11206557066.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      11209699143.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      123951516240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      123949134768.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      123950805024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      123948048816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        173600782684.799988                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        173601097031.040009                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        173601034891.200012                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        173601982794.239990                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.858872                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.859013                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.858985                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.859410                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       307456                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data        83968                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       221696                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       244992                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data          768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total           876032                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        16384                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       680704                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        680704                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         1201                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data          328                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          866                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data          957                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total              3422                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         2659                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             2659                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst         3822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data       510011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst         9767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data       139287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst         4671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data       367751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst         2973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data       406395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst         3397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst         2548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total             1453170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst         3822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst         9767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst         4671                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst         2973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst         3397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst         2548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total          27178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       1129158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            1129158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       1129158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst         3822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data       510011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst         9767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data       139287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst         4671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data       367751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst         2973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data       406395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst         3397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst         2548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total            2582327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                      3422                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     2659                       # Number of write requests accepted
system.mem_ctrls07.readBursts                   27376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  21272                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM               875520                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                680704                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys                876032                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             680704                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs          102                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            3512                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            3392                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            3440                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            3344                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            3440                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            3368                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            3448                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            3416                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0            2688                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1            2632                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2            2648                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3            2632                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4            2696                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5            2608                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            2720                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            2648                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                602979026000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5               27376                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              21272                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                  3418                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  3418                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  3418                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                  3418                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                  3418                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                  3418                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                  3418                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                  3418                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  879                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  879                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  879                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  879                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  879                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  879                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  879                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  879                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  879                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  879                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  879                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  879                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  879                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  879                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  886                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  900                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  900                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  900                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  900                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  900                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  900                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  900                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  893                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  879                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples         7016                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   221.810718                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   191.814361                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    74.381066                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          861     12.27%     12.27% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           43      0.61%     12.88% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           26      0.37%     13.26% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           15      0.21%     13.47% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           29      0.41%     13.88% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           44      0.63%     14.51% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          846     12.06%     26.57% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287         5152     73.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total         7016                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          879                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    31.098976                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev    13.037461                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-1             3      0.34%      0.34% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-9            10      1.14%      1.48% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-17           92     10.47%     11.95% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-25          329     37.43%     49.37% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-33          234     26.62%     76.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-41           97     11.04%     87.03% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-49           49      5.57%     92.61% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-57           35      3.98%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-65           13      1.48%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-73           11      1.25%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::80-81            2      0.23%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::96-97            1      0.11%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::104-105            1      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::112-113            2      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          879                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          879                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.200228                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.173429                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.250403                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            857     97.50%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32             22      2.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          879                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                  778396520                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            1242148520                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                 87552000                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   28450.17                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              45400.17                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                       1.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       1.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                    1.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    1.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.16                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                  23904                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 17712                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.26                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                 99157873.05                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  85.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 549135567714                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF   52970259600                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT     736425124                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          4562006.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          4549305.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2               4526928                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          4615228.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               3077544                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1          3068976.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               3053880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               3113448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         14914099.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         14593113.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         14429875.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         14704435.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        9548513.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        9415802.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        9488793.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        9575470.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      11205459601.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      11207616007.680002                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      11205900699.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      11208311717.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      123951767712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      123949876128.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      123951380784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      123949265856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        173601275941.440002                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        173601065798.400024                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        173600727425.279999                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        173601532620.479980                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.859093                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.858999                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.858847                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.859208                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       317696                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data        82432                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       204800                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       254208                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total           876288                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        17152                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       679936                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        679936                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         1241                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data          322                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data          800                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data          993                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total              3423                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         2656                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             2656                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst         5096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data       526997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst         7219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data       136739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst         3822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data       339724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst         3822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data       421682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst         4247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst         4247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total             1453594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst         5096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst         7219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst         3822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst         3822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst         4247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst         4247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total          28452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       1127884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            1127884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       1127884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst         5096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data       526997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst         7219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data       136739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst         3822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data       339724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst         3822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data       421682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst         4247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst         4247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total            2581478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                      3423                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     2656                       # Number of write requests accepted
system.mem_ctrls01.readBursts                   27384                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  21248                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM               876032                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                680192                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys                876288                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             679936                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs          103                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            3376                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            3376                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            3432                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            3440                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            3504                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            3384                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            3432                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            3432                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0            2649                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1            2640                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2            2632                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3            2648                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4            2696                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5            2624                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6            2687                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7            2680                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                602842320000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5               27384                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              21248                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                  3421                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  3421                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  3421                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                  3421                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                  3421                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                  3421                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                  3421                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                  3421                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  878                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  878                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  878                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  878                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  878                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  878                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  878                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  878                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  879                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  879                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  879                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  879                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  879                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  879                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  887                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  896                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  896                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  896                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  896                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  896                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  896                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  896                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  888                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  879                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples         7013                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   221.905604                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   191.880953                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    74.355544                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          864     12.32%     12.32% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           38      0.54%     12.86% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           24      0.34%     13.20% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           16      0.23%     13.43% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           30      0.43%     13.86% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           34      0.48%     14.34% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          854     12.18%     26.52% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287         5153     73.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total         7013                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          879                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    31.144482                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev    12.800762                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-1             1      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-9             7      0.80%      0.91% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-17           88     10.01%     10.92% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-25          353     40.16%     51.08% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-33          208     23.66%     74.74% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-41          116     13.20%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-49           43      4.89%     92.83% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-57           26      2.96%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-65           21      2.39%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-73            8      0.91%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::80-81            6      0.68%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::112-113            2      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          879                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          879                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.182025                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.157611                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.193603                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            859     97.72%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32             20      2.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          879                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                  791196668                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            1255219868                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                 87603200                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   28901.11                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              45851.11                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                       1.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       1.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                    1.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    1.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    30.92                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                  23914                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                 17705                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.35                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.33                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                 99168007.90                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  85.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 549136821875                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF   52970259600                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT     735246463                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          4513017.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          4551724.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          4575916.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          4692038.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0          3044496.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               3070608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               3086928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               3165264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         14585126.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         14785305.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         14742873.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         14953036.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        9442759.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        9482158.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        9545195.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        9674588.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      11205843024.960001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      11205325483.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      11206781089.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      11210252800.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      123951431376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      123951885360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      123950608512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      123947563152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        173600806265.279999                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        173601047104.320007                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        173601286980.479980                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        173602247344.320007                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.858883                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.858991                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.859098                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.859529                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       307712                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data        73216                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       220672                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       256256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total           880896                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        19968                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       679168                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        679168                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         1202                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data          286                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data          862                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         1001                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total              3441                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         2653                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             2653                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst         2548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data       510435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        12740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data       121451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker         1699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst         5521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data       366053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker          849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst         4247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data       425080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst         5521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data          849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst         2548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total             1461238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst         2548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        12740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst         5521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst         4247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst         5521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst         2548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total          33123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       1126610                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            1126610                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       1126610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst         2548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data       510435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        12740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data       121451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker         1699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst         5521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data       366053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker          849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst         4247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data       425080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst         5521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data          849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst         2548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total            2587848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                      3441                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     2653                       # Number of write requests accepted
system.mem_ctrls11.readBursts                   27528                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  21224                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM               880416                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                679424                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys                880896                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             679168                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs           74                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            3424                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            3496                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            3400                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            3472                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            3441                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            3320                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            3432                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            3528                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            2648                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1            2656                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2            2609                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3            2623                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4            2656                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5            2600                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6            2712                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            2728                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                602842424000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5               27528                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              21224                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                  3440                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  3439                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  3439                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  3439                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                  3439                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                  3439                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                  3439                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                  3439                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  877                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  877                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  877                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  877                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  877                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  877                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  877                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  878                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  877                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  877                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  877                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  877                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  877                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  877                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  883                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  892                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  893                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  893                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  893                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  893                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  893                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  893                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  887                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  877                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    6                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    6                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    6                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    6                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    6                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    6                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    6                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    6                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples         7009                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   222.548152                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   192.702272                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    73.945874                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          862     12.30%     12.30% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           24      0.34%     12.64% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           20      0.29%     12.93% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           21      0.30%     13.23% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           21      0.30%     13.53% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           26      0.37%     13.90% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          850     12.13%     26.02% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287         5185     73.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total         7009                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          878                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    31.335991                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean    29.163180                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev    12.889756                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-9             9      1.03%      1.03% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-17           78      8.88%      9.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-25          364     41.46%     51.37% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-33          198     22.55%     73.92% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-41          109     12.41%     86.33% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-49           64      7.29%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::56-57           25      2.85%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-65           16      1.82%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-73            5      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-81            4      0.46%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::88-89            2      0.23%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::96-97            3      0.34%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::120-121            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          878                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          878                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.182232                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.155048                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.247503                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::17              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              1      0.11%      0.23% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            855     97.38%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32             21      2.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          878                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                  783517422                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            1249862772                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                 88041600                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   28478.08                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              45428.08                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                       1.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       1.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                    1.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    1.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.05                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                  24055                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                 17681                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                 98923929.11                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  85.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 549138391781                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF   52970259600                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT     733772619                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0               4517856                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          4507574.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          4459190.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          4639420.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               3047760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               3040824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               3008184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               3129768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         14900620.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         14578137.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2             14289600                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         14682470.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        9432391.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        9412899.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        9389260.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        9611550.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      38411946464.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      11204892757.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      11206865905.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      11206786178.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      11209557418.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      123952268064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      123950537232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      123950607168.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      123948176256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        173601005914.559998                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        173600889038.399994                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        173600486046.720032                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        173601743349.119995                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.858970                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.858918                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.858737                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.859301                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               39881                       # Transaction distribution
system.membus.trans_dist::ReadResp              39880                       # Transaction distribution
system.membus.trans_dist::WriteReq                246                       # Transaction distribution
system.membus.trans_dist::WriteResp               246                       # Transaction distribution
system.membus.trans_dist::Writeback             42726                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          3948489                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         776812                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         3373983                       # Transaction distribution
system.membus.trans_dist::ReadExReq            810472                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15660                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         1506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      9046889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9048395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9048395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         3012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     25026049                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25029061                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25029061                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq     19940500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp    650146000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       246000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp       123000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    704979000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq   1975225986                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq    388406000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp   1686991500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq    405680109                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    258390000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          105                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp           60                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq            4                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback         1368                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq          101                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq           45                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         3669                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq            7                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp            5                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       374000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp       436998                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        10000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback      5715398                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq       662500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       237500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     22254500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        22500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp        50500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          1630                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         3735                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             7011898                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           22751998                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                          2146130                       # Total snoops (count)
system.membus.snoop_fanout::samples           5617872                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 5617872    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5617872                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              499000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 753                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy          2419488000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer5.succeeded             3471743                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         2595650500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.succeeded            3429769                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              39372                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             39372                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            42726                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq         3045478                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq        328505                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp        3373983                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq            15660                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp           15660                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         2354                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         2466                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         2339                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         2726                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         2320                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         2356                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         2360                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         2535                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port       266018                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port      1425170                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port         2497                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         2368                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         2585                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         2490                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         2378                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         2431                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total      1725394                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         2504                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         2299                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         2406                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         2575                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         2552                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         2467                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         2532                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         2412                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port       265439                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port      1424910                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port         2550                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         2478                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         2512                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         2527                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         2431                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         2481                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total      1725076                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         2403                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         2506                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         2426                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         2482                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         2502                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         2341                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         2532                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         2414                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port       264766                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port      1426105                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port         2311                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         2456                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         2481                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         2472                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         2435                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         2471                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total      1725103                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         2454                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         2437                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         2429                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         2625                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         2411                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         2494                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         2402                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         2346                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port       263717                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port      1427314                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port         2429                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         2381                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         2516                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         2339                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         2393                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         2498                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total      1725185                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               6900758                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port       380672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port       396544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port       382208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port       400128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port       372224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port       386048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port       369152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port       404736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port       390144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port       390656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port       381696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port       398592                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port       390912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port       382976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port       392960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      6212865                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port       406016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port       371200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port       395520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port       394752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port       398848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port       400896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port       399616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port       390400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port       400896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port       387584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port       402688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port       400128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port       390144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port       406016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port       387840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port       390912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      6323456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port       391168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port       396288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port       392704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port       382464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port       401408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port       384000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port       406784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port       382976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port       387584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port       398848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port       375296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port       391424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port       391680                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port       398080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port       395264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port       389376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      6265344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port       392192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port       392192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port       400640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port       389120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port       390400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port       402688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port       383744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port       378624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port       384512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port       386048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port       384768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port       386816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port       390912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port       376320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port       388864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port       396544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      6224384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               25026049                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     55119600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp    388022711                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    401621200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq   4263668000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq    459906600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp   4720204617                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     21922800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp    154790701                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            8                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq         1200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         3200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq         2200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq         1400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq         1200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                           18                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           0                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime               9200                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime                 0                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           30142600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded               6199                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           29902800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded               6182                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           30070800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded               6142                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           30531600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded               6540                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           30087200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded               6228                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           30128800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded               6172                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           30071600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded               6246                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           29927400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded               6183                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy          765169600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded             531304                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy         4015649000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.7                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded            2853083                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          29966400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded              6222                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          29859200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded              6168                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          30381400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded              6387                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          30264800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded              6258                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          29913600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              6150                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          30171400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              6277                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy        1316321734                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            857458                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy        1316859137                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            857141                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy        1315183743                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            857167                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy        1314654915                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            857250                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        39373                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        39372                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        42726                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq      3045478                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq       328505                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp      3373983                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq        15660                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp        15660                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave      1725394                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave      1725076                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave      1725103                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave      1725186                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      6900759                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      6212865                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      6323456                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      6265344                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      6224384                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     25026049                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     31498400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp    157488000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    170904000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq   2436382400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq    262804000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp   2699186400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq     12528000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp     62640000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp           38                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         1341                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp            3                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp        70600                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp       620700                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp         6400                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  1382                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime       697700                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    727875300                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       867936                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    728892000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       867935                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    728809600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       867936                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    728540800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       867936                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   2919315200                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.5                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded      3429016                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq           14756259                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          13982551                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate       773707                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               246                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              246                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           131033                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         3962293                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        776846                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        4739139                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        64869                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        64869                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1734818                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1734818                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       437037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      6505383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        10448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        59352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5333759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side         3829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       440208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      6326870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        12569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       378686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      6159185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        13531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side          330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              25682821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     55940608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     34387708                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        18688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      7597056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      3895784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side           40                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side         7240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     56346624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     18421472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side           76                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        22940                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     48471808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     25744360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side           76                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        24272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side        93696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side        37644                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        61696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        31757                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           20                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              251104077                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   7539170471                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  26938774285                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       246000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp       126492                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   4258648700                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq   2072697522                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq    388430478                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp   1693924471                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq     32434500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq    868197408                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    690766475                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq      1667768                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         5426                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           32                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          586                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq        30067                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq         4881                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp            5                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            1                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         2583                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          143                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   1196161762                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     82470901                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq       865999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     15345984                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq    437875718                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     37382000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp        75500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq      9632000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     51118488                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      2373998                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                      1708823                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        5574                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         1748381951                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          84920399                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                        17038873                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         21425610                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              21425610    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21425610                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15161192579                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded           21426364                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy        7101910813                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded            218518                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy      126383766211                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            21.0                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded           5318586                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy           5783981                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded              5776                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         964548805                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded             29676                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy      151853354209                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            25.2                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded           5074424                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.occupancy             10000                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.succeeded                10                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy           2022990                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded              2019                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy       7153458318                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded           220104                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy     117265929743                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           19.5                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded          5102161                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.occupancy            19000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.succeeded               19                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy          6845966                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded             6834                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy       6153736796                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded           189343                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy     125906627457                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           20.9                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded          5119421                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.occupancy            19000                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.succeeded               19                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy          7467987                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded             7463                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy           130000                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded                4                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         11896495                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded              366                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy          4950000                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded              170                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy           130500                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded                5                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy          7833498                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              241                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          4436000                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              166                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             5000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                5                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples        60283                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0        60283    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total        60283                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples        60283                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0        60283    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total        60283                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples        60283                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0        60283    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total        60283                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples        60283                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0        60283    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total        60283                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples        60283                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0            60283    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total        60283                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples        60283                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0           60283    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total        60283                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                     55186                       # number of replacements
system.l2.tags.tagsinuse                  8021.282129                       # Cycle average of tags in use
system.l2.tags.total_refs                      107332                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     55186                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.944914                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4558.995826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     5.389809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    59.925105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1518.372114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.104203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst   102.497679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   470.478930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     3.087130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.itb.walker     0.000093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    30.070375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   433.942104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     3.552766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    22.773141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   588.226560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    23.094415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data     2.048066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     7.177866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst   140.064314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    50.481633                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.556518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.007315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.185348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.012512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.057432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.003671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.052971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.002780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.071805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.002819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.017098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.006162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979160                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8061                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6446                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002686                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984009                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  35184989                       # Number of tag accesses
system.l2.tags.data_accesses                 35184989                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker         4647                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst       218300                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        45092                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker         1805                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.itb.walker           10                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst        29251                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data         5243                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker         5713                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.itb.walker           18                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst       219842                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        39163                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker         6048                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.itb.walker           19                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst       189145                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        42297                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst          200                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data           72                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            4                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          121                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           42                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  807034                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           131033                       # number of Writeback hits
system.l2.Writeback_hits::total                131033                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data         3313                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data         1255                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data         5474                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data         4193                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                14236                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 34                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data         1603                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          364                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data         1096                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data         2084                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data            7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5162                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker         4647                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst        218300                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         46695                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker         1805                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.itb.walker           10                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst         29251                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data          5607                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker         5713                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.itb.walker           18                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst        219842                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         40259                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker         6048                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.itb.walker           19                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst        189145                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         44381                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst           200                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data            80                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            4                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           121                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data            49                       # number of demand (read+write) hits
system.l2.demand_hits::total                   812196                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker         4647                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst       218300                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        46695                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker         1805                       # number of overall hits
system.l2.overall_hits::system.cpu1.itb.walker           10                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst        29251                       # number of overall hits
system.l2.overall_hits::system.cpu1.data         5607                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker         5713                       # number of overall hits
system.l2.overall_hits::system.cpu2.itb.walker           18                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst       219842                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        40259                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker         6048                       # number of overall hits
system.l2.overall_hits::system.cpu3.itb.walker           19                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst       189145                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        44381                       # number of overall hits
system.l2.overall_hits::system.cpu4.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst          200                       # number of overall hits
system.l2.overall_hits::system.cpu5.data           80                       # number of overall hits
system.l2.overall_hits::system.cpu6.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            4                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          121                       # number of overall hits
system.l2.overall_hits::system.cpu7.data           49                       # number of overall hits
system.l2.overall_hits::total                  812196                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           25                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          219                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        15168                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          425                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data         4119                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           22                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          262                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        10755                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           20                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          198                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data         8053                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          166                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data           16                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          120                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           20                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 39595                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data       921864                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data       231883                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data      1029757                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data       861528                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            3045046                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data       127092                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data        10791                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data       117331                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data        73287                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           328505                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data         4814                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data         1004                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data         2644                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data         7620                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16092                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           25                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          219                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        19982                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          425                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data         5123                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           22                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          262                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        13399                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           20                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          198                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        15673                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          166                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data           20                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          120                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           26                       # number of demand (read+write) misses
system.l2.demand_misses::total                  55687                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           25                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          219                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        19982                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker            5                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          425                       # number of overall misses
system.l2.overall_misses::system.cpu1.data         5123                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           22                       # number of overall misses
system.l2.overall_misses::system.cpu2.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          262                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        13399                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           20                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          198                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        15673                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          166                       # number of overall misses
system.l2.overall_misses::system.cpu5.data           20                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          120                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           26                       # number of overall misses
system.l2.overall_misses::total                 55687                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      3331000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     27292000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   1976618942                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker       630000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     54372000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data    532373498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      2768000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.itb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     32901000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   1392881480                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      2624500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     24982500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   1040930995                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     21530500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data      2139500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     15552500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      2625000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5133801415                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      5808000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data       717500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      1645000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      9133500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data       261500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       131500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     17697000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       848500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data       261000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       524000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      4689999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       195500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data        72500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      6591499                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data    605879000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data    126754000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data    331457000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data    952678500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data       496500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       747500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2018012500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      3331000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     27292000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   2582497942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker       630000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     54372000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data    659127498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      2768000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.itb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     32901000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   1724338480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      2624500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     24982500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   1993609495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     21530500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data      2636000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     15552500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      3372500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7151813915                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      3331000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     27292000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   2582497942                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker       630000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     54372000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data    659127498                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      2768000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.itb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     32901000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   1724338480                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      2624500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     24982500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   1993609495                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     21530500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data      2636000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     15552500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      3372500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7151813915                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker         4672                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst       218519                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        60260                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker         1810                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.itb.walker           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst        29676                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data         9362                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker         5735                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.itb.walker           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst       220104                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        49918                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker         6068                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.itb.walker           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst       189343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data        50350                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst          366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data           88                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          241                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data           62                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              846629                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       131033                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            131033                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data       925177                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data       233138                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data      1035231                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data       865721                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          3059282                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data       127105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data        10796                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data       117338                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data        73296                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         328539                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data         6417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data         1368                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data         3740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data         9704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21254                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker         4672                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst       218519                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        66677                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker         1810                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.itb.walker           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst        29676                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        10730                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker         5735                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.itb.walker           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst       220104                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        53658                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker         6068                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.itb.walker           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst       189343                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        60054                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst          366                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data          100                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          241                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data           75                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               867883                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker         4672                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst       218519                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        66677                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker         1810                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.itb.walker           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst        29676                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        10730                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker         5735                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.itb.walker           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst       220104                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        53658                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker         6068                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.itb.walker           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst       189343                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        60054                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst          366                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data          100                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          241                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data           75                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              867883                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.005351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.001002                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.251709                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.002762                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.014321                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.439970                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.003836                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.itb.walker     0.052632                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.001190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.215453                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.003296                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.001046                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.159940                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.453552                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.181818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.200000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.497925                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.322581                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.046768                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.996419                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.994617                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.994712                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.995157                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.995347                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.999898                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.999537                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.999940                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.999877                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999897                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.750195                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.733918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.706952                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.785243                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.333333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.461538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.757128                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.005351                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.001002                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.299684                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.002762                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.014321                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.477446                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.003836                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.itb.walker     0.052632                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.001190                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.249711                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.003296                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.001046                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.260982                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.453552                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.497925                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.346667                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064164                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.005351                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.001002                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.299684                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.002762                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.014321                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.477446                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.003836                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.itb.walker     0.052632                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.001190                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.249711                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.003296                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.001046                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.260982                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.453552                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.497925                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.346667                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064164                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker       133240                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 124621.004566                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 130315.067379                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker       126000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 127934.117647                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 129248.239378                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 125818.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.itb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 125576.335878                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 129510.132961                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker       131225                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 126174.242424                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 129260.026698                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 129701.807229                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 133718.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 129604.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data       131250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 129657.820811                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data     6.300279                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data     3.094233                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data     1.597464                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data    10.601513                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data 37357.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data 18785.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     5.811735                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data     6.676266                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data    24.186822                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data     4.465998                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data    63.994965                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data 65166.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data        72500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total    20.065141                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 125857.706689                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 126249.003984                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 125361.951589                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 125023.425197                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data       124125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 124583.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125404.704201                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker       133240                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 124621.004566                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 129241.214193                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker       126000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 127934.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 128660.452469                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 125818.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.itb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 125576.335878                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 128691.579969                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker       131225                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 126174.242424                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 127200.248517                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 129701.807229                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data       131800                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 129604.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 129711.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128428.787958                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker       133240                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 124621.004566                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 129241.214193                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker       126000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 127934.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 128660.452469                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 125818.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.itb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 125576.335878                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 128691.579969                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker       131225                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 126174.242424                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 127200.248517                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 129701.807229                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data       131800                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 129604.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 129711.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128428.787958                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                42726                       # number of writebacks
system.l2.writebacks::total                     42726                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.inst           31                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst           38                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst           58                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst           66                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                222                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst           31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst           38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst           58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst           66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 222                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst           31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst           38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst           58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst           66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                222                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          188                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        15167                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          387                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data         4114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           22                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          204                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        10746                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          132                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data         8039                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          166                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            39373                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data       921864                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data       231883                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data      1029757                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data       861528                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       3045046                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data       127092                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data        10791                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data       117331                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data        73287                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       328505                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data         4814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data         1004                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data         2644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data         7620                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16092                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        19981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data         5118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        13390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        15659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             55465                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        19981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data         5118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        13390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        15659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            55465                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      3056000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     22449000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   1809661442                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker       575000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     46119500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data    486570998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      2526000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.itb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     24358500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   1273739480                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      2404500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     15549500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data    950724495                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     19704500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data      1963500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     14232500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      2405000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4676265915                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data  50206250387                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data  12612678022                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data  56049316519                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data  46884264110                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data       380500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       396000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 165753285538                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data   6872083999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data    584746499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data   6348022496                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data   3974435984                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data       162500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data        61500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  17779512978                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data    552925000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data    115710000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data    302373000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data    868858500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data       452500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       681500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1841000500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      3056000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     22449000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   2362586442                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker       575000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     46119500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data    602280998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      2526000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.itb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     24358500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   1576112480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      2404500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     15549500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   1819582995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     19704500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data      2416000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     14232500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      3086500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6517266415                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      3056000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     22449000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   2362586442                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker       575000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     46119500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data    602280998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      2526000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.itb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     24358500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   1576112480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      2404500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     15549500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   1819582995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     19704500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data      2416000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     14232500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      3086500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6517266415                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data      2609000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data      2480000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data      2487000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data      2521500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data        40000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data        40000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     10177500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data      1220000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data      1240000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1200000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1210000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data        20000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        54500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      4944500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      3829000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      3720000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      3687000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      3731500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data        60000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data        94500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     15122000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.005351                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000860                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.251693                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.002762                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.013041                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.439436                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.003836                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.itb.walker     0.052632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000927                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.215273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.003296                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.159662                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.453552                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.181818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.200000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.497925                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.322581                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.046506                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.996419                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.994617                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.994712                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.995157                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.995347                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.999898                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.999537                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.999940                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.999877                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999897                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.750195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.733918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.706952                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.785243                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.461538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.757128                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.005351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.000860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.299669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.002762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.013041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.476980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.003836                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.itb.walker     0.052632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.000927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.249543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.003296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.000697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.260749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.453552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.200000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.200000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.497925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.346667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063908                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.005351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.000860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.299669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.002762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.013041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.476980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.003836                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.itb.walker     0.052632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.000927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.249543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.003296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.000697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.260749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.453552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.200000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.200000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.497925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.346667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.063908                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker       122240                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 119409.574468                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 119315.714512                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker       115000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 119171.834625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 118271.997569                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 114818.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.itb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 119404.411765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 118531.498232                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker       120225                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 117799.242424                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 118264.024754                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 118701.807229                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 122718.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 118604.166667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data       120250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118768.341630                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54461.667217                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54392.422135                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54429.653325                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54419.895941                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54357.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 56571.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54433.754215                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54071.727560                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54188.351311                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54103.540377                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54231.118534                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        61500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54122.503396                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 114857.706689                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 115249.003984                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 114361.951589                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 114023.425197                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data       113125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 113583.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114404.704201                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker       122240                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 119409.574468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 118241.651669                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker       115000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 119171.834625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 117678.975772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 114818.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.itb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 119404.411765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 117708.176251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker       120225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 117799.242424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 116200.459480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 118701.807229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data       120800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 118604.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 118711.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117502.324259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker       122240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 119409.574468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 118241.651669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker       115000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 119171.834625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 117678.975772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 114818.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.itb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 119404.411765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 117708.176251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker       120225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 117799.242424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 116200.459480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 118701.807229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data       120800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 118604.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 118711.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 117502.324259                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       1630                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        13792                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        13792    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         13792                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples        10478                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean    255.975663                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   255.864555                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev     2.491156                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271        10477     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total        10478                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples         60283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     5846344.740640                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    17814373.729778                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-3.35544e+07        58904     97.71%     97.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-6.71089e+07          594      0.99%     98.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.00663e+08          207      0.34%     99.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+08-1.34218e+08          378      0.63%     99.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-1.67772e+08           68      0.11%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+08-2.01327e+08           51      0.08%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.34881e+08           69      0.11%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.34881e+08-2.68435e+08            4      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.0199e+08-3.35544e+08            3      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total           60283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        5856842.345689      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   3530752                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples        60283                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    4441557.321301                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   15600484.409415                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07        59411     98.55%     98.55% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          394      0.65%     99.21% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08          144      0.24%     99.45% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08          176      0.29%     99.74% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08           56      0.09%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08           22      0.04%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           67      0.11%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total          60283                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       4449112.538724      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                2682113                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           13792                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       99229.379350                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98122.074854                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      18218.191653                       # Read request-response latency
system.Lmon0.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-49151            4      0.03%      0.03% # Read request-response latency
system.Lmon0.readLatencyHist::49152-65535            0      0.00%      0.03% # Read request-response latency
system.Lmon0.readLatencyHist::65536-81919            3      0.02%      0.05% # Read request-response latency
system.Lmon0.readLatencyHist::81920-98303        12616     91.47%     91.52% # Read request-response latency
system.Lmon0.readLatencyHist::98304-114687          217      1.57%     93.10% # Read request-response latency
system.Lmon0.readLatencyHist::114688-131071          216      1.57%     94.66% # Read request-response latency
system.Lmon0.readLatencyHist::131072-147455          199      1.44%     96.11% # Read request-response latency
system.Lmon0.readLatencyHist::147456-163839          209      1.52%     97.62% # Read request-response latency
system.Lmon0.readLatencyHist::163840-180223          205      1.49%     99.11% # Read request-response latency
system.Lmon0.readLatencyHist::180224-196607            0      0.00%     99.11% # Read request-response latency
system.Lmon0.readLatencyHist::196608-212991            0      0.00%     99.11% # Read request-response latency
system.Lmon0.readLatencyHist::212992-229375          123      0.89%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::229376-245759            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             13792                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               13792                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           43719621.084687                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          51064207.650275                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             13792    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value            130000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         543415000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 13792                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples             10478                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         57534096.583317                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        69357784.762441                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows           10478    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          130000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       714845000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total               10478                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 24270                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             24838989.039967                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            27549994.202092                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               24269    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               87000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value           314521000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   24270                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples        60283                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.002571                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.050642                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0            60128     99.74%     99.74% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              155      0.26%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total        60283                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples        60283                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0           60283    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total        60283                       # Outstanding write transactions
system.Lmon0.readTransHist::samples             60283                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             0.228373                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            0.695826                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                 58908     97.72%     97.72% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                   798      1.32%     99.04% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                   376      0.62%     99.67% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                   120      0.20%     99.87% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                    69      0.11%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                   5      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                   3      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total               60283                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples            60283                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.173498                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.609394                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0-1                59411     98.55%     98.55% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2-3                  538      0.89%     99.45% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4-5                  176      0.29%     99.74% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6-7                   78      0.13%     99.87% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8-9                   67      0.11%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10-11                  4      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12-13                  1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14-15                  3      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16-17                  1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18-19                  2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::20-21                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::22-23                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::24-25                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total              60283                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        13906                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        13906    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         13906                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples        10795                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271        10795    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total        10795                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples         60283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     5895181.062654                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    18448229.772730                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-3.35544e+07        58912     97.73%     97.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-6.71089e+07          589      0.98%     98.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.00663e+08          195      0.32%     99.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.34218e+08          385      0.64%     99.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.67772e+08           71      0.12%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+08-2.01327e+08           33      0.05%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.34881e+08           74      0.12%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.34881e+08-2.68435e+08            6      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.0199e+08            5      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.0199e+08-3.35544e+08            5      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-3.69099e+08            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.03316e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.70425e+08-6.0398e+08            3      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total           60283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        5905253.020530      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   3559936                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples        60283                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    4575751.040924                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   15231906.674394                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07        59342     98.44%     98.44% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          475      0.79%     99.23% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08          125      0.21%     99.43% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08          177      0.29%     99.73% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08           59      0.10%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08           36      0.06%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           61      0.10%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            4      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total          60283                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       4584151.183419      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                2763520                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           13906                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       99279.231986                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98155.174419                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      18280.932119                       # Read request-response latency
system.Lmon1.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-49151            7      0.05%      0.05% # Read request-response latency
system.Lmon1.readLatencyHist::49152-65535            0      0.00%      0.05% # Read request-response latency
system.Lmon1.readLatencyHist::65536-81919            0      0.00%      0.05% # Read request-response latency
system.Lmon1.readLatencyHist::81920-98303        12728     91.53%     91.58% # Read request-response latency
system.Lmon1.readLatencyHist::98304-114687          188      1.35%     92.93% # Read request-response latency
system.Lmon1.readLatencyHist::114688-131071          214      1.54%     94.47% # Read request-response latency
system.Lmon1.readLatencyHist::131072-147455          217      1.56%     96.03% # Read request-response latency
system.Lmon1.readLatencyHist::147456-163839          205      1.47%     97.50% # Read request-response latency
system.Lmon1.readLatencyHist::163840-180223          225      1.62%     99.12% # Read request-response latency
system.Lmon1.readLatencyHist::180224-196607            3      0.02%     99.14% # Read request-response latency
system.Lmon1.readLatencyHist::196608-212991            0      0.00%     99.14% # Read request-response latency
system.Lmon1.readLatencyHist::212992-229375          119      0.86%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::229376-245759            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             13906                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon1.ittReadRead::samples               13906                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           43351245.793183                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          51081849.293570                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             13906    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value            134000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         458983000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 13906                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples             10795                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         55844515.423807                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        66817060.583289                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows           10795    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          130000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       777386000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total               10795                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 24701                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             24405572.648881                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            26885581.776255                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 2      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               24697     99.98%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               49000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value           262652000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   24701                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples        60283                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.002389                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.048817                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0            60139     99.76%     99.76% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              144      0.24%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total        60283                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples        60283                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0           60283    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total        60283                       # Outstanding write transactions
system.Lmon1.readTransHist::samples             60283                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             0.230297                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            0.721376                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                 58907     97.72%     97.72% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                   788      1.31%     99.02% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                   384      0.64%     99.66% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                   107      0.18%     99.84% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                    73      0.12%     99.96% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                  11      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                   4      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                   3      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total               60283                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples            60283                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.178740                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.594996                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                  51874     86.05%     86.05% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   7468     12.39%     98.44% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    475      0.79%     99.23% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                    125      0.21%     99.43% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                    108      0.18%     99.61% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     69      0.11%     99.73% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     59      0.10%     99.83% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     36      0.06%     99.89% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                     55      0.09%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      6      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total              60283                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        13705                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        13705    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         13705                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples        10769                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271        10769    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total        10769                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples         60283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     5809823.665047                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    17981160.004278                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-3.35544e+07        58887     97.68%     97.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-6.71089e+07          633      1.05%     98.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.00663e+08          190      0.32%     99.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+08-1.34218e+08          359      0.60%     99.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-1.67772e+08           84      0.14%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+08-2.01327e+08           50      0.08%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.34881e+08           68      0.11%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.34881e+08-2.68435e+08            3      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.0199e+08-3.35544e+08            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-3.69099e+08            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.36208e+08            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.03316e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.37534e+08-6.71089e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total           60283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        5819897.356995      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   3508480                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples        60283                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    4564709.785512                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   15541828.328183                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07        59368     98.48%     98.48% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          428      0.71%     99.19% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08          151      0.25%     99.44% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08          181      0.30%     99.74% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08           44      0.07%     99.82% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           34      0.06%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           63      0.10%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            5      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            3      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total          60283                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       4573110.152315      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                2756864                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           13705                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       99284.290405                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98160.956230                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      18363.271954                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151            4      0.03%      0.03% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%      0.03% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919            1      0.01%      0.04% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303        12528     91.41%     91.45% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687          219      1.60%     93.05% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071          214      1.56%     94.61% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455          200      1.46%     96.07% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839          195      1.42%     97.49% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223          219      1.60%     99.09% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607            2      0.01%     99.10% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991            0      0.00%     99.10% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375          122      0.89%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            1      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             13705                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               13705                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           43997194.965341                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          52045934.317891                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             13705    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value            108000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         500662000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 13705                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples             10769                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         55979424.644814                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        69004668.506045                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows           10769    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          128000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       694723000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total               10769                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 24474                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             24631953.256517                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            27560034.939683                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               24474    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value              101000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value           270817000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   24474                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples        60283                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.002090                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.045671                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0            60157     99.79%     99.79% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              126      0.21%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total        60283                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples        60283                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0           60283    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total        60283                       # Outstanding write transactions
system.Lmon2.readTransHist::samples             60283                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             0.226963                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            0.702868                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                 58888     97.69%     97.69% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                   822      1.36%     99.05% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                   359      0.60%     99.65% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                   132      0.22%     99.86% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                    71      0.12%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total               60283                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples            60283                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.178309                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.607103                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                  51929     86.14%     86.14% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   7439     12.34%     98.48% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    428      0.71%     99.19% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                    151      0.25%     99.44% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                    108      0.18%     99.62% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     73      0.12%     99.74% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     44      0.07%     99.82% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     34      0.06%     99.87% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                     48      0.08%     99.95% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                     15      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     5      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total              60283                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        13630                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        13630    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         13630                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples        10685                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271        10685    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total        10685                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples         60283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     5778398.553489                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    18029915.233107                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-3.35544e+07        58914     97.73%     97.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-6.71089e+07          598      0.99%     98.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.00663e+08          197      0.33%     99.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+08-1.34218e+08          366      0.61%     99.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-1.67772e+08           80      0.13%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+08-2.01327e+08           39      0.06%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.34881e+08           69      0.11%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.34881e+08-2.68435e+08            5      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.0199e+08            8      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-3.69099e+08            3      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.70425e+08-6.0398e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total           60283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        5787623.573767      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   3489024                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples        60283                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    4527764.046249                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   15363799.278792                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07        59333     98.42%     98.42% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          470      0.78%     99.20% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08          146      0.24%     99.45% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08          168      0.28%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           61      0.10%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           39      0.06%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           56      0.09%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total          60283                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       4537439.128748      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                2735360                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           13629                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       99323.303250                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98170.224169                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      18593.898417                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151            7      0.05%      0.05% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            0      0.00%      0.05% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919            3      0.02%      0.07% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303        12469     91.49%     91.56% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687          199      1.46%     93.02% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071          195      1.43%     94.45% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455          206      1.51%     95.96% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839          211      1.55%     97.51% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223          211      1.55%     99.06% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607            0      0.00%     99.06% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991            1      0.01%     99.07% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375          125      0.92%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759            1      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            1      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             13629                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               13630                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           44229081.144534                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          52371612.087306                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             13630    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value            130000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         600240000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 13630                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples             10685                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         56432217.407581                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        68141770.551732                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows           10685    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          151000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       830382000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total               10685                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 24315                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             24793023.894715                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            27547247.626769                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               24314    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               90000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           405178000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   24315                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples        60283                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.002322                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.048135                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0            60143     99.77%     99.77% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              140      0.23%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total        60283                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples        60283                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0           60283    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total        60283                       # Outstanding write transactions
system.Lmon3.readTransHist::samples             60283                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             0.225719                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            0.704034                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                 58917     97.73%     97.73% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                   792      1.31%     99.05% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                   366      0.61%     99.65% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                   121      0.20%     99.86% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                    67      0.11%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                  11      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                   3      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total               60283                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples            60283                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.176866                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.600148                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                  52024     86.30%     86.30% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   7309     12.12%     98.42% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    470      0.78%     99.20% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                    146      0.24%     99.45% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     96      0.16%     99.61% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     72      0.12%     99.72% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     61      0.10%     99.83% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                     39      0.06%     99.89% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                     49      0.08%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      7      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total              60283                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       849845                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       849845    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         849845                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        42727                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.994032                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.966778                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      1.233642                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        42726    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         42727                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples          60283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      23329748.021830                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     56055021.794186                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.34218e+08        59130     98.09%     98.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-2.68435e+08          232      0.38%     98.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-4.02653e+08          273      0.45%     98.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-5.36871e+08          607      1.01%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-6.71089e+08           10      0.02%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+08-8.05306e+08            9      0.01%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-9.39524e+08            6      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.39524e+08-1.07374e+09            4      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.20796e+09            4      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.20796e+09-1.34218e+09            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.4764e+09            3      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.74483e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.01327e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.2817e+09-2.41592e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total            60283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         23369616.296981      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   14088192                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples         60283                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     18109782.193985                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    44927188.147641                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08        59403     98.54%     98.54% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          342      0.57%     99.11% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08          330      0.55%     99.65% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08          181      0.30%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08           10      0.02%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08            3      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            3      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            3      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total           60283                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        18143813.003205      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                10937857                       # Number of bytes written
system.Hmon.readLatencyHist::samples            55032                       # Read request-response latency
system.Hmon.readLatencyHist::mean        107992.004652                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       106924.921361                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       18418.860933                       # Read request-response latency
system.Hmon.readLatencyHist::0-16383                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-49151           22      0.04%      0.04% # Read request-response latency
system.Hmon.readLatencyHist::49152-65535            0      0.00%      0.04% # Read request-response latency
system.Hmon.readLatencyHist::65536-81919            7      0.01%      0.05% # Read request-response latency
system.Hmon.readLatencyHist::81920-98303            1      0.00%      0.05% # Read request-response latency
system.Hmon.readLatencyHist::98304-114687        50710     92.15%     92.20% # Read request-response latency
system.Hmon.readLatencyHist::114688-131071          830      1.51%     93.71% # Read request-response latency
system.Hmon.readLatencyHist::131072-147455          830      1.51%     95.22% # Read request-response latency
system.Hmon.readLatencyHist::147456-163839          858      1.56%     96.78% # Read request-response latency
system.Hmon.readLatencyHist::163840-180223          804      1.46%     98.24% # Read request-response latency
system.Hmon.readLatencyHist::180224-196607          474      0.86%     99.10% # Read request-response latency
system.Hmon.readLatencyHist::196608-212991            3      0.01%     99.10% # Read request-response latency
system.Hmon.readLatencyHist::212992-229375            2      0.00%     99.11% # Read request-response latency
system.Hmon.readLatencyHist::229376-245759          488      0.89%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::245760-262143            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::278528-294911            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::311296-327679            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              55032                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               849845                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            709355.677800                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           674303.739738                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                    45      0.01%      0.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000                23      0.00%      0.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             2134      0.25%      0.26% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000               14      0.00%      0.26% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000               24      0.00%      0.26% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             2132      0.25%      0.51% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000              491      0.06%      0.57% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000            48092      5.66%      6.23% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000               15      0.00%      6.23% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000               15      0.00%      6.23% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000               14      0.00%      6.24% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000               21      0.00%      6.24% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000               16      0.00%      6.24% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000               15      0.00%      6.24% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000               14      0.00%      6.24% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000               20      0.00%      6.25% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000               22      0.00%      6.25% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000               18      0.00%      6.25% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000              564      0.07%      6.32% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000              58      0.01%      6.32% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             796098     93.68%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           15702000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 849845                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              42727                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          14109163.924451                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         15357118.192420                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000           1272      2.98%      2.98% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             11      0.03%      3.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             14      0.03%      3.04% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             18      0.04%      3.08% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000              7      0.02%      3.09% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             16      0.04%      3.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             13      0.03%      3.16% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000              7      0.02%      3.18% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             14      0.03%      3.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              8      0.02%      3.23% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             13      0.03%      3.26% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              5      0.01%      3.27% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             19      0.04%      3.32% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000              8      0.02%      3.34% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000              8      0.02%      3.35% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000              4      0.01%      3.36% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            12      0.03%      3.39% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            41278     96.61%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        164957000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                42727                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 892572                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              675399.012068                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             666631.718354                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                      59      0.01%      0.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                  37      0.00%      0.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               2146      0.24%      0.25% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               1407      0.16%      0.41% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000                508      0.06%      0.47% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               2413      0.27%      0.74% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000                547      0.06%      0.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000              54759      6.13%      6.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                 66      0.01%      6.94% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                163      0.02%      6.96% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                116      0.01%      6.97% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000                104      0.01%      6.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                111      0.01%      7.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                108      0.01%      7.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000                 59      0.01%      7.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                358      0.04%      7.05% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                556      0.06%      7.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                464      0.05%      7.17% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                653      0.07%      7.24% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000             13012      1.46%      8.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               814926     91.30%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             12222000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   892572                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples        60283                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.010086                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.100252                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0             59677     98.99%     98.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               604      1.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                 2      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total         60283                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples        60283                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0            60283    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total        60283                       # Outstanding write transactions
system.Hmon.readTransHist::samples              60283                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             14.095997                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             2.840669                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                    451      0.75%      0.75% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                 40001     66.36%     67.10% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                19769     32.79%     99.90% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                   35      0.06%     99.96% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                    9      0.01%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                    7      0.01%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                    6      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                    3      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                    0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                    0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                    1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                60283                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples             60283                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.707413                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            1.754968                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                 59178     98.17%     98.17% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   369      0.61%     98.78% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                  264      0.44%     99.22% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                 264      0.44%     99.65% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                 174      0.29%     99.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  11      0.02%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                   7      0.01%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   2      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   3      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   1      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   3      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total               60283                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    68480461                       # DTB read hits
system.cpu0.dtb.read_misses                      1725                       # DTB read misses
system.cpu0.dtb.write_hits                   15619239                       # DTB write hits
system.cpu0.dtb.write_misses                     1301                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                 66                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      10                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                68482186                       # DTB read accesses
system.cpu0.dtb.write_accesses               15620540                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         84099700                       # DTB hits
system.cpu0.dtb.misses                           3026                       # DTB misses
system.cpu0.dtb.accesses                     84102726                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   273994032                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                 66                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               273994032                       # ITB inst accesses
system.cpu0.itb.hits                        273994032                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                    273994032                       # DTB accesses
system.cpu0.numCycles                      1205684451                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  264614510                       # Number of instructions committed
system.cpu0.committedOps                    273679035                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            215483949                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                    2308770                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     39422824                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   215483949                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads          298269708                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         142980542                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          1026909175                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          172849282                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     84823506                       # number of memory refs
system.cpu0.num_load_insts                   68573433                       # Number of load instructions
system.cpu0.num_store_insts                  16250073                       # Number of store instructions
system.cpu0.num_idle_cycles               4888.021826                       # Number of idle cycles
system.cpu0.num_busy_cycles              1205679562.978174                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999996                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000004                       # Percentage of idle cycles
system.cpu0.Branches                         50861287                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                189581728     69.09%     69.09% # Class of executed instruction
system.cpu0.op_class::IntMult                    1570      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 6      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.09% # Class of executed instruction
system.cpu0.op_class::MemRead                68573433     24.99%     94.08% # Class of executed instruction
system.cpu0.op_class::MemWrite               16250073      5.92%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 274406810                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements           218518                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          268463230                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           218518                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1228.563459                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        548206582                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       548206582                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst    273775513                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      273775513                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst    273775513                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       273775513                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst    273775513                       # number of overall hits
system.cpu0.icache.overall_hits::total      273775513                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst       218519                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       218519                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst       218519                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        218519                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst       218519                       # number of overall misses
system.cpu0.icache.overall_misses::total       218519                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst   2912024313                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2912024313                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst   2912024313                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2912024313                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst   2912024313                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2912024313                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst    273994032                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    273994032                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst    273994032                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    273994032                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst    273994032                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    273994032                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000798                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000798                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000798                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000798                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000798                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000798                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 13326.183595                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13326.183595                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 13326.183595                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13326.183595                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 13326.183595                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13326.183595                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst       218519                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       218519                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst       218519                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       218519                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst       218519                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       218519                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst   2474836687                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2474836687                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst   2474836687                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2474836687                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst   2474836687                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2474836687                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000798                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000798                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000798                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000798                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000798                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000798                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 11325.498867                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11325.498867                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 11325.498867                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 11325.498867                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 11325.498867                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 11325.498867                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry              1548                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements            77569                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          209.844009                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           34113659                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            77569                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           439.784695                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   209.844009                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.819703                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.819703                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          234                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        171978842                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       171978842                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     64324693                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       64324693                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data     13049180                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13049180                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data         3331                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         3331                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data       871324                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       871324                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data       496477                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       496477                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     77373873                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        77373873                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     77377204                       # number of overall hits
system.cpu0.dcache.overall_hits::total       77377204                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data      3124496                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3124496                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data      1760466                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1760466                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          483                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          483                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data       156004                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       156004                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data       281194                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       281194                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data      4884962                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4884962                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data      4885445                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4885445                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data 129578915492                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 129578915492                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data  70673039112                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  70673039112                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data   1304436361                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1304436361                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data   9380526743                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   9380526743                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data     97358000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total     97358000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data 200251954604                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 200251954604                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data 200251954604                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 200251954604                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     67449189                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     67449189                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data     14809646                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14809646                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data         3814                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         3814                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data      1027328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1027328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data       777671                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       777671                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     82258835                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     82258835                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     82262649                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     82262649                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.046324                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.046324                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.118873                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.118873                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.126639                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.126639                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.151854                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.151854                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.361585                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.361585                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.059385                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059385                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.059388                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059388                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 41471.941552                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41471.941552                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 40144.506689                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40144.506689                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data  8361.557146                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8361.557146                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 33359.626247                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 33359.626247                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 40993.554219                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40993.554219                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 40989.501387                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40989.501387                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        67647                       # number of writebacks
system.cpu0.dcache.writebacks::total            67647                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          474                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          474                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data      3124496                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3124496                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data      1760466                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1760466                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          483                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          483                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data       155530                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total       155530                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data       277420                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       277420                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data      4884962                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4884962                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data      4885445                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4885445                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data 121963912488                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 121963912488                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data  67058592886                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  67058592886                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      6567002                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      6567002                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data    984893637                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    984893637                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data   8845372257                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   8845372257                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data     77416000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total     77416000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data 189022505374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 189022505374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data 189029072376                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 189029072376                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      4477002                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      4477002                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      2092005                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      2092005                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      6569007                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      6569007                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.046324                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.046324                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.118873                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.118873                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.126639                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.126639                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.151393                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.151393                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.356732                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.356732                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.059385                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059385                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.059388                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059388                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 39034.747520                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39034.747520                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 38091.387670                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38091.387670                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 13596.277433                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 13596.277433                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  6332.499434                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6332.499434                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 31884.407242                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 31884.407242                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 38694.774980                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38694.774980                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 38692.293614                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38692.293614                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry            557296                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    71916745                       # DTB read hits
system.cpu1.dtb.read_misses                       601                       # DTB read misses
system.cpu1.dtb.write_hits                    4537810                       # DTB write hits
system.cpu1.dtb.write_misses                      448                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                 66                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                71917346                       # DTB read accesses
system.cpu1.dtb.write_accesses                4538258                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         76454555                       # DTB hits
system.cpu1.dtb.misses                           1049                       # DTB misses
system.cpu1.dtb.accesses                     76455604                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   286366993                       # ITB inst hits
system.cpu1.itb.inst_misses                         5                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                 66                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               286366998                       # ITB inst accesses
system.cpu1.itb.hits                        286366993                       # DTB hits
system.cpu1.itb.misses                              5                       # DTB misses
system.cpu1.itb.accesses                    286366998                       # DTB accesses
system.cpu1.numCycles                      1205682720                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  284085355                       # Number of instructions committed
system.cpu1.committedOps                    285917119                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            217135759                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                     630931                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     45682641                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   217135759                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads          267495500                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         144737629                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads          1073724336                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          196939084                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     76524679                       # number of memory refs
system.cpu1.num_load_insts                   71919094                       # Number of load instructions
system.cpu1.num_store_insts                   4605585                       # Number of store instructions
system.cpu1.num_idle_cycles              10508.002539                       # Number of idle cycles
system.cpu1.num_busy_cycles              1205672211.997461                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999991                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000009                       # Percentage of idle cycles
system.cpu1.Branches                         57671262                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                209462412     73.24%     73.24% # Class of executed instruction
system.cpu1.op_class::IntMult                    1581      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                22      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.24% # Class of executed instruction
system.cpu1.op_class::MemRead                71919094     25.15%     98.39% # Class of executed instruction
system.cpu1.op_class::MemWrite                4605585      1.61%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 285988695                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      13                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            29676                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          281320609                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            29676                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          9479.734769                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        572763662                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       572763662                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst    286337317                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      286337317                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst    286337317                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       286337317                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst    286337317                       # number of overall hits
system.cpu1.icache.overall_hits::total      286337317                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst        29676                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        29676                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst        29676                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         29676                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst        29676                       # number of overall misses
system.cpu1.icache.overall_misses::total        29676                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    461656305                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    461656305                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    461656305                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    461656305                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    461656305                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    461656305                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst    286366993                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    286366993                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst    286366993                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    286366993                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst    286366993                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    286366993                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000104                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000104                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000104                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000104                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000104                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000104                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 15556.554286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15556.554286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 15556.554286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15556.554286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 15556.554286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15556.554286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst        29676                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        29676                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst        29676                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        29676                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst        29676                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        29676                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    402146695                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    402146695                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    402146695                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    402146695                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    402146695                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    402146695                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 13551.243261                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13551.243261                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 13551.243261                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13551.243261                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 13551.243261                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13551.243261                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              1152                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements             9974                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          235.989162                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           92710100                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             9974                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          9295.177461                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   235.989162                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.921833                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.921833                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        157424819                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       157424819                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     67285405                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       67285405                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      3830953                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3830953                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          860                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          860                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data       150898                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       150898                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data        52405                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        52405                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     71116358                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        71116358                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     71117218                       # number of overall hits
system.cpu1.dcache.overall_hits::total       71117218                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data      4256066                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4256066                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data       557007                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       557007                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          220                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          220                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data       223172                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       223172                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data        39609                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        39609                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data      4813073                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4813073                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data      4813293                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4813293                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data 188785779238                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 188785779238                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data  18992337947                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  18992337947                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data   2692402811                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   2692402811                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    939253725                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    939253725                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data     77621500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     77621500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data 207778117185                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 207778117185                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data 207778117185                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 207778117185                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     71541471                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     71541471                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      4387960                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4387960                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data         1080                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         1080                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data       374070                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       374070                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        92014                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        92014                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     75929431                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     75929431                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     75930511                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     75930511                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.059491                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.059491                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.126940                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.126940                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.203704                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.203704                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.596605                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.596605                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.430467                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.430467                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.063389                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.063389                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.063391                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.063391                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 44356.873046                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44356.873046                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 34097.126153                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34097.126153                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 12064.250045                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12064.250045                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 23713.139059                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 23713.139059                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 43169.533723                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43169.533723                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 43167.560584                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43167.560584                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4485                       # number of writebacks
system.cpu1.dcache.writebacks::total             4485                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          201                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          201                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data      4256066                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      4256066                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data       557007                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       557007                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          220                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          220                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data       222971                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       222971                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data        37974                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        37974                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data      4813073                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4813073                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data      4813293                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      4813293                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data 178108471752                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 178108471752                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data  17839484053                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  17839484053                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      5069505                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      5069505                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data   2239656184                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2239656184                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    880011275                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    880011275                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data     60641500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     60641500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data 195947955805                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 195947955805                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data 195953025310                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 195953025310                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      4716513                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      4716513                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      2482003                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      2482003                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      7198516                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      7198516                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.059491                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.059491                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.126940                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.126940                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.203704                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.203704                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.596068                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.596068                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.412698                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.412698                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.063389                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063389                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.063391                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063391                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 41848.146094                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41848.146094                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 32027.396519                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32027.396519                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 23043.204545                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 23043.204545                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 10044.607523                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10044.607523                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 23174.047375                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 23174.047375                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 40711.611024                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40711.611024                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 40710.803458                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40710.803458                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry            522135                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    68464262                       # DTB read hits
system.cpu2.dtb.read_misses                      2359                       # DTB read misses
system.cpu2.dtb.write_hits                   16007893                       # DTB write hits
system.cpu2.dtb.write_misses                     1235                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                 66                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                68466621                       # DTB read accesses
system.cpu2.dtb.write_accesses               16009128                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         84472155                       # DTB hits
system.cpu2.dtb.misses                           3594                       # DTB misses
system.cpu2.dtb.accesses                     84475749                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   271330276                       # ITB inst hits
system.cpu2.itb.inst_misses                        10                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                 66                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               271330286                       # ITB inst accesses
system.cpu2.itb.hits                        271330276                       # DTB hits
system.cpu2.itb.misses                             10                       # DTB misses
system.cpu2.itb.accesses                    271330286                       # DTB accesses
system.cpu2.numCycles                      1205682720                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  262513724                       # Number of instructions committed
system.cpu2.committedOps                    272258190                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            214555358                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                    2588389                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     38939314                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   214555358                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads          299458965                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         142726300                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads          1023303049                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes          170446945                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     85241073                       # number of memory refs
system.cpu2.num_load_insts                   68487544                       # Number of load instructions
system.cpu2.num_store_insts                  16753529                       # Number of store instructions
system.cpu2.num_idle_cycles              17180.010722                       # Number of idle cycles
system.cpu2.num_busy_cycles              1205665539.989278                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999986                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000014                       # Percentage of idle cycles
system.cpu2.Branches                         50520378                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                187786925     68.78%     68.78% # Class of executed instruction
system.cpu2.op_class::IntMult                    1536      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 6      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     68.78% # Class of executed instruction
system.cpu2.op_class::MemRead                68487544     25.08%     93.86% # Class of executed instruction
system.cpu2.op_class::MemWrite               16753529      6.14%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 273029540                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      31                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           220104                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          265873507                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           220104                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1207.944912                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        542880656                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       542880656                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst    271110172                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      271110172                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst    271110172                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       271110172                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst    271110172                       # number of overall hits
system.cpu2.icache.overall_hits::total      271110172                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst       220104                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       220104                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst       220104                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        220104                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst       220104                       # number of overall misses
system.cpu2.icache.overall_misses::total       220104                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst   2924599818                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2924599818                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst   2924599818                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2924599818                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst   2924599818                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2924599818                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst    271330276                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    271330276                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst    271330276                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    271330276                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst    271330276                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    271330276                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000811                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000811                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000811                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000811                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000811                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000811                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 13287.354242                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13287.354242                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 13287.354242                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13287.354242                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 13287.354242                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13287.354242                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst       220104                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       220104                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst       220104                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       220104                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst       220104                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       220104                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst   2484235182                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2484235182                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst   2484235182                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2484235182                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst   2484235182                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2484235182                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000811                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000811                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000811                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000811                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000811                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000811                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 11286.642596                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 11286.642596                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 11286.642596                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 11286.642596                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 11286.642596                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 11286.642596                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry              1229                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements            32215                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          168.955300                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           39916704                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            32215                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1239.071985                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   168.955300                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.659982                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.659982                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          180                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        172437973                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       172437973                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     64428162                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       64428162                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data     13220159                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13220159                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data         1804                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         1804                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data      1063573                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1063573                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data       619707                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       619707                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     77648321                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        77648321                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     77650125                       # number of overall hits
system.cpu2.dcache.overall_hits::total       77650125                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data      2833311                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2833311                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data      1842029                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1842029                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          392                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          392                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data       136896                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       136896                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data       289736                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       289736                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data      4675340                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4675340                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data      4675732                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4675732                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data 123468969138                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 123468969138                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data  77940711785                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  77940711785                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data   1136349866                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1136349866                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data   9564645432                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   9564645432                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data    255927000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total    255927000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data 201409680923                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 201409680923                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data 201409680923                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 201409680923                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     67261473                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     67261473                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data     15062188                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     15062188                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data         2196                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         2196                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data      1200469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1200469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data       909443                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       909443                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     82323661                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     82323661                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     82325857                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     82325857                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.042124                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.042124                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.122295                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.122295                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.178506                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.178506                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.114035                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.114035                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.318586                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.318586                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.056792                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.056792                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.056795                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.056795                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 43577.626719                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43577.626719                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 42312.423846                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 42312.423846                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data  8300.825926                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  8300.825926                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 33011.587901                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 33011.587901                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 43079.151660                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43079.151660                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 43075.540027                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43075.540027                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18298                       # number of writebacks
system.cpu2.dcache.writebacks::total            18298                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          385                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          385                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data      2833311                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2833311                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data      1842029                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1842029                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          392                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          392                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data       136511                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       136511                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data       289734                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       289734                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data      4675340                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4675340                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data      4675732                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      4675732                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data 116806278820                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 116806278820                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data  74103896213                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  74103896213                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      4401002                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      4401002                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data    831984632                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    831984632                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data   9034918568                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   9034918568                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data    204621000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total    204621000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data 190910175033                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 190910175033                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data 190914576035                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 190914576035                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      4181000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      4181000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      2108500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      2108500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      6289500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      6289500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.042124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.122295                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.122295                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.178506                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.178506                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.113715                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.113715                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.318584                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.318584                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.056792                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.056792                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.056795                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.056795                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 41226.070424                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 41226.070424                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 40229.494874                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 40229.494874                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 11227.045918                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 11227.045918                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data  6094.634366                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6094.634366                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 31183.494405                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 31183.494405                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 40833.431372                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 40833.431372                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 40830.949258                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 40830.949258                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry            322398                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    67500493                       # DTB read hits
system.cpu3.dtb.read_misses                      2012                       # DTB read misses
system.cpu3.dtb.write_hits                   14730669                       # DTB write hits
system.cpu3.dtb.write_misses                     1851                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                 66                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                      49                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                    12                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                67502505                       # DTB read accesses
system.cpu3.dtb.write_accesses               14732520                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         82231162                       # DTB hits
system.cpu3.dtb.misses                           3863                       # DTB misses
system.cpu3.dtb.accesses                     82235025                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   273644806                       # ITB inst hits
system.cpu3.itb.inst_misses                        10                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                 66                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               273644816                       # ITB inst accesses
system.cpu3.itb.hits                        273644806                       # DTB hits
system.cpu3.itb.misses                             10                       # DTB misses
system.cpu3.itb.accesses                    273644816                       # DTB accesses
system.cpu3.numCycles                      1205682720                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  264976782                       # Number of instructions committed
system.cpu3.committedOps                    273338882                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            214470283                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                    2102230                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     39552105                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   214470283                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads          293468662                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         142481285                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads          1022958081                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          175613936                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     82743449                       # number of memory refs
system.cpu3.num_load_insts                   67525222                       # Number of load instructions
system.cpu3.num_store_insts                  15218227                       # Number of store instructions
system.cpu3.num_idle_cycles              14059.027314                       # Number of idle cycles
system.cpu3.num_busy_cycles              1205668660.972686                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.999988                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.000012                       # Percentage of idle cycles
system.cpu3.Branches                         50945223                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    2      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                191112128     69.79%     69.79% # Class of executed instruction
system.cpu3.op_class::IntMult                    1598      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 6      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     69.79% # Class of executed instruction
system.cpu3.op_class::MemRead                67525222     24.66%     94.44% # Class of executed instruction
system.cpu3.op_class::MemWrite               15218227      5.56%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 273857183                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      40                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements           189343                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          268176595                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           189343                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1416.353364                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        547478955                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       547478955                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst    273455463                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      273455463                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst    273455463                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       273455463                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst    273455463                       # number of overall hits
system.cpu3.icache.overall_hits::total      273455463                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst       189343                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       189343                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst       189343                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        189343                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst       189343                       # number of overall misses
system.cpu3.icache.overall_misses::total       189343                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst   2549042796                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2549042796                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst   2549042796                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2549042796                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst   2549042796                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2549042796                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst    273644806                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    273644806                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst    273644806                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    273644806                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst    273644806                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    273644806                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000692                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000692                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000692                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000692                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000692                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000692                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 13462.566855                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13462.566855                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 13462.566855                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13462.566855                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 13462.566855                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13462.566855                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst       189343                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       189343                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst       189343                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       189343                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst       189343                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       189343                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst   2170178204                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2170178204                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst   2170178204                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2170178204                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst   2170178204                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2170178204                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000692                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000692                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000692                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000692                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000692                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000692                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 11461.623635                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 11461.623635                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 11461.623635                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 11461.623635                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 11461.623635                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 11461.623635                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry              2084                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements            61814                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          181.451024                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           33524744                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            61814                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           542.348724                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   181.451024                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.708793                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.708793                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          195                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        168170434                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       168170434                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     63346665                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       63346665                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data     12514990                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      12514990                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data         5518                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         5518                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data       802325                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       802325                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data       379164                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       379164                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     75861655                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        75861655                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     75867173                       # number of overall hits
system.cpu3.dcache.overall_hits::total       75867173                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data      3183159                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3183159                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data      1537552                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1537552                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          757                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          757                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data       161943                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       161943                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data       236575                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       236575                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data      4720711                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4720711                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data      4721468                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4721468                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data 138045181912                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 138045181912                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data  65938668291                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  65938668291                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data   1767052067                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   1767052067                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data   6659018687                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   6659018687                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data    209382000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    209382000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data 203983850203                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 203983850203                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data 203983850203                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 203983850203                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     66529824                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     66529824                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data     14052542                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14052542                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data         6275                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         6275                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data       964268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       964268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data       615739                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       615739                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     80582366                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     80582366                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     80588641                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     80588641                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.047846                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.047846                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.109415                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.109415                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.120637                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.120637                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.167944                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.167944                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.384213                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.384213                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.058582                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.058582                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.058587                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.058587                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 43367.353598                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43367.353598                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 42885.488290                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 42885.488290                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 10911.568064                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 10911.568064                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 28147.600917                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 28147.600917                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 43210.408390                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43210.408390                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 43203.480401                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 43203.480401                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        40507                       # number of writebacks
system.cpu3.dcache.writebacks::total            40507                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          747                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          747                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data      3183159                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3183159                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data      1537552                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1537552                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          757                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          757                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data       161196                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       161196                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data       236571                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       236571                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data      4720711                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4720711                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data      4721468                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      4721468                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data 130508896076                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 130508896076                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data  62700073709                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  62700073709                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data     10380003                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     10380003                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data   1398786430                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   1398786430                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data   6224080313                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   6224080313                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data    167872000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total    167872000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data 193208969785                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 193208969785                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data 193219349788                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 193219349788                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      4352502                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      4352502                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1925000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1925000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      6277502                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      6277502                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.047846                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.047846                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.109415                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.109415                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.120637                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.120637                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.167169                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.167169                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.384207                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.384207                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.058582                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.058582                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.058587                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.058587                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 40999.804306                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 40999.804306                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 40779.156548                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 40779.156548                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 13712.025099                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 13712.025099                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data  8677.550498                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8677.550498                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 26309.565894                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 26309.565894                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 40927.938564                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 40927.938564                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 40923.574996                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 40923.574996                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry            300527                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                          65                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                         63                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                 66                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                      65                       # DTB read accesses
system.cpu4.dtb.write_accesses                     63                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                              128                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                          128                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                         287                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                 66                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu4.itb.hits                              287                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                          287                       # DTB accesses
system.cpu4.numCycles                       319980225                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                        281                       # Number of instructions committed
system.cpu4.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                         32                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                         342                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu4.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu4.num_mem_refs                          134                       # number of memory refs
system.cpu4.num_load_insts                         68                       # Number of load instructions
system.cpu4.num_store_insts                        66                       # Number of store instructions
system.cpu4.num_idle_cycles              319979984.288549                       # Number of idle cycles
system.cpu4.num_busy_cycles                240.711451                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.000001                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.999999                       # Percentage of idle cycles
system.cpu4.Branches                               58                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu4.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu4.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                       379                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst          287                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst          287                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst          287                       # number of overall hits
system.cpu4.icache.overall_hits::total            287                       # number of overall hits
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst          287                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst          287                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          184.007711                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   184.007711                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.718780                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.718780                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses              260                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses             260                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data           58                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total             58                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data           60                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data            2                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data            2                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data          118                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             118                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data          120                       # number of overall hits
system.cpu4.dcache.overall_hits::total            120                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data            3                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data            1                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data            4                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total             4                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data            4                       # number of overall misses
system.cpu4.dcache.overall_misses::total            4                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data        21000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total        21000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data         4000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total         4000                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data        25000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total        25000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data        25000                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total        25000                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data          122                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data          124                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.049180                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.049180                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.032787                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.032787                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.032258                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.032258                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data         7000                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total         7000                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data         4000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total         4000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data         6250                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total         6250                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data         6250                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total         6250                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data            3                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data            1                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data            4                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data            4                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data        15000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total        15000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data         2000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total         2000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data        17000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total        17000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data        17000                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total        17000                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.032787                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.032787                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.032258                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.032258                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data         5000                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total         5000                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data         2000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total         2000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data         4250                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total         4250                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data         4250                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total         4250                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                        5054                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                       4183                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                 66                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                    5054                       # DTB read accesses
system.cpu5.dtb.write_accesses                   4183                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                             9237                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                         9237                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                       22625                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                 66                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                   22625                       # ITB inst accesses
system.cpu5.itb.hits                            22625                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                        22625                       # DTB accesses
system.cpu5.numCycles                      1000084026                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                      22464                       # Number of instructions committed
system.cpu5.committedOps                        25956                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                23733                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                       1254                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts         2661                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                       23733                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads              42625                       # number of times the integer registers were read
system.cpu5.num_int_register_writes             16427                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads               95631                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes               9741                       # number of times the CC registers were written
system.cpu5.num_mem_refs                         9930                       # number of memory refs
system.cpu5.num_load_insts                       5203                       # Number of load instructions
system.cpu5.num_store_insts                      4727                       # Number of store instructions
system.cpu5.num_idle_cycles              999962510.722772                       # Number of idle cycles
system.cpu5.num_busy_cycles              121515.277228                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.000122                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.999878                       # Percentage of idle cycles
system.cpu5.Branches                             3932                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                    16703     62.52%     62.52% # Class of executed instruction
system.cpu5.op_class::IntMult                      77      0.29%     62.81% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 6      0.02%     62.83% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     62.83% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     62.83% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     62.83% # Class of executed instruction
system.cpu5.op_class::MemRead                    5203     19.48%     82.31% # Class of executed instruction
system.cpu5.op_class::MemWrite                   4727     17.69%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                     26716                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements              366                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs              20939                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              366                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            57.210383                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses            45616                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses           45616                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst        22259                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total          22259                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst        22259                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total           22259                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst        22259                       # number of overall hits
system.cpu5.icache.overall_hits::total          22259                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst          366                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          366                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst          366                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           366                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst          366                       # number of overall misses
system.cpu5.icache.overall_misses::total          366                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     25090495                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     25090495                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     25090495                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     25090495                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     25090495                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     25090495                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst        22625                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total        22625                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst        22625                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total        22625                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst        22625                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total        22625                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.016177                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.016177                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.016177                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.016177                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.016177                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.016177                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 68553.265027                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 68553.265027                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 68553.265027                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 68553.265027                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 68553.265027                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 68553.265027                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst          366                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst          366                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst          366                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     24355505                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     24355505                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     24355505                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     24355505                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     24355505                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     24355505                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.016177                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.016177                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.016177                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.016177                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.016177                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.016177                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 66545.095628                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 66545.095628                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 66545.095628                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 66545.095628                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 66545.095628                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 66545.095628                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry                22                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements              122                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          202.019621                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               4698                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              122                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            38.508197                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   202.019621                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.789139                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.789139                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          204                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            18620                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           18620                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data         4811                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           4811                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data         4107                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total          4107                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data           47                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           47                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data           49                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data           47                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           47                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data         8918                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            8918                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data         8965                       # number of overall hits
system.cpu5.dcache.overall_hits::total           8965                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data          133                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          133                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data           24                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data            6                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data            6                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data            4                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data          157                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           157                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data          163                       # number of overall misses
system.cpu5.dcache.overall_misses::total          163                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data      3892500                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      3892500                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data      1235000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1235000                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data       171500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total       171500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data       235000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total       235000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data      5127500                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      5127500                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data      5127500                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      5127500                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data         4944                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         4944                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data         4131                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total         4131                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data         9075                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         9075                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data         9128                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         9128                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.026901                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.026901                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.005810                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.005810                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.113208                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.113208                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.109091                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.109091                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.078431                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.078431                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.017300                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.017300                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.017857                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.017857                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 29266.917293                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 29266.917293                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 51458.333333                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 51458.333333                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 28583.333333                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 28583.333333                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data        58750                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total        58750                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 32659.235669                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 32659.235669                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 31457.055215                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 31457.055215                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           47                       # number of writebacks
system.cpu5.dcache.writebacks::total               47                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data            6                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data          133                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data           24                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data            6                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data            4                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data          157                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          157                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data          163                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          163                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data      3626500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      3626500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data      1187000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1187000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data       171500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total       171500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data       227000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total       227000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data      4813500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      4813500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data      4985000                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      4985000                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data        64000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total        64000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data        31500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total        31500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data        95500                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total        95500                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.026901                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.026901                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.005810                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.005810                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.113208                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.113208                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.078431                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.078431                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.017300                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.017300                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.017857                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.017857                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 27266.917293                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 27266.917293                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 49458.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 49458.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 28583.333333                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 28583.333333                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data        56750                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total        56750                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 30659.235669                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 30659.235669                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 30582.822086                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 30582.822086                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry                24                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                          65                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                         63                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                 66                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                      65                       # DTB read accesses
system.cpu6.dtb.write_accesses                     63                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              128                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          128                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         287                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                 66                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu6.itb.hits                              287                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          287                       # DTB accesses
system.cpu6.numCycles                       319980646                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        281                       # Number of instructions committed
system.cpu6.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         32                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                         342                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          134                       # number of memory refs
system.cpu6.num_load_insts                         68                       # Number of load instructions
system.cpu6.num_store_insts                        66                       # Number of store instructions
system.cpu6.num_idle_cycles              319980398.388005                       # Number of idle cycles
system.cpu6.num_busy_cycles                247.611995                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000001                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999999                       # Percentage of idle cycles
system.cpu6.Branches                               58                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                       379                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          287                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          287                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          287                       # number of overall hits
system.cpu6.icache.overall_hits::total            287                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          287                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          287                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          179.007707                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   179.007707                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.699249                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.699249                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          179                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              260                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             260                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data           57                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total             57                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data           60                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            2                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          117                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             117                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          119                       # number of overall hits
system.cpu6.dcache.overall_hits::total            119                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            4                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data            5                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data            5                       # number of overall misses
system.cpu6.dcache.overall_misses::total            5                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data        35000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total        35000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data        21500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total        21500                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data        56500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total        56500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data        56500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total        56500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          122                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          124                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.065574                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.065574                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.040984                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.040984                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.040323                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.040323                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data         8750                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total         8750                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data        21500                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        21500                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data        11300                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total        11300                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data        11300                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total        11300                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            4                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data            5                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data            5                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        27000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        27000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data        19500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total        19500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data        46500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total        46500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data        46500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total        46500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.065574                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.065574                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.040984                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.040984                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.040323                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.040323                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data         6750                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total         6750                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data        19500                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        19500                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data         9300                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total         9300                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data         9300                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total         9300                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        2307                       # DTB read hits
system.cpu7.dtb.read_misses                         2                       # DTB read misses
system.cpu7.dtb.write_hits                       2072                       # DTB write hits
system.cpu7.dtb.write_misses                        1                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                 66                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    2309                       # DTB read accesses
system.cpu7.dtb.write_accesses                   2073                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             4379                       # DTB hits
system.cpu7.dtb.misses                              3                       # DTB misses
system.cpu7.dtb.accesses                         4382                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       10994                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                 66                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   10994                       # ITB inst accesses
system.cpu7.itb.hits                            10994                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        10994                       # DTB accesses
system.cpu7.numCycles                      1205684806                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      10702                       # Number of instructions committed
system.cpu7.committedOps                        12780                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                11746                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                        761                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         1253                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       11746                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              21168                       # number of times the integer registers were read
system.cpu7.num_int_register_writes              8002                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               46637                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes               4758                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         4753                       # number of memory refs
system.cpu7.num_load_insts                       2397                       # Number of load instructions
system.cpu7.num_store_insts                      2356                       # Number of store instructions
system.cpu7.num_idle_cycles              1205591910.973961                       # Number of idle cycles
system.cpu7.num_busy_cycles              92895.026039                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000077                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999923                       # Percentage of idle cycles
system.cpu7.Branches                             2052                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                     8384     63.53%     63.53% # Class of executed instruction
system.cpu7.op_class::IntMult                      53      0.40%     63.94% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     63.94% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 6      0.05%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     63.98% # Class of executed instruction
system.cpu7.op_class::MemRead                    2397     18.16%     82.15% # Class of executed instruction
system.cpu7.op_class::MemWrite                   2356     17.85%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     13196                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              241                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             121375                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              241                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           503.630705                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            22229                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           22229                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        10753                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          10753                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        10753                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           10753                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        10753                       # number of overall hits
system.cpu7.icache.overall_hits::total          10753                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          241                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          241                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          241                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           241                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          241                       # number of overall misses
system.cpu7.icache.overall_misses::total          241                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     18257998                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     18257998                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     18257998                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     18257998                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     18257998                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     18257998                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        10994                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        10994                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        10994                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        10994                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        10994                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        10994                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.021921                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.021921                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.021921                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.021921                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.021921                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.021921                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 75759.327801                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 75759.327801                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 75759.327801                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 75759.327801                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 75759.327801                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 75759.327801                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          241                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          241                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          241                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          241                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          241                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          241                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     17774002                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     17774002                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     17774002                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     17774002                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     17774002                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     17774002                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.021921                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.021921                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.021921                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.021921                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.021921                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.021921                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 73751.045643                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 73751.045643                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 73751.045643                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 73751.045643                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 73751.045643                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 73751.045643                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                32                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements               92                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          208.579244                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               6984                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               92                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            75.913043                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   208.579244                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.814763                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.814763                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             8886                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            8886                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         2104                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           2104                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         1979                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          1979                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           23                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           23                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data           50                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           48                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         4083                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            4083                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         4106                       # number of overall hits
system.cpu7.dcache.overall_hits::total           4106                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          108                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          108                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           31                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data            9                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           11                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           12                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          139                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           139                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          148                       # number of overall misses
system.cpu7.dcache.overall_misses::total          148                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      3665500                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      3665500                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      1525500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1525500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       234000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       234000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       314500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       314500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      5191000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      5191000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      5191000                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      5191000                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         2212                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         2212                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         2010                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         2010                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         4222                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         4222                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         4254                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         4254                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.048825                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.048825                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.015423                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.015423                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.281250                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.281250                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.180328                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.180328                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.200000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.200000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.032923                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.032923                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.034791                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.034791                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 33939.814815                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 33939.814815                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 49209.677419                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 49209.677419                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 21272.727273                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 21272.727273                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 26208.333333                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 26208.333333                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 37345.323741                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 37345.323741                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 35074.324324                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 35074.324324                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           49                       # number of writebacks
system.cpu7.dcache.writebacks::total               49                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data            9                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          108                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          108                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           31                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           31                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data            9                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           12                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          139                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          139                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          148                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          148                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      3449500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      3449500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      1463500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1463500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       227000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       227000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data         4000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total         4000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       290500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       290500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      4913000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      4913000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      5140000                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      5140000                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data        64000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total        64000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data        77500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total        77500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       141500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       141500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.048825                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.048825                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.015423                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.015423                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.281250                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.281250                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.032787                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.032787                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.032923                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.032923                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.034791                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.034791                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 31939.814815                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 31939.814815                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 47209.677419                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 47209.677419                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 25222.222222                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 25222.222222                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 24208.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 24208.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 35345.323741                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 35345.323741                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 34729.729730                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 34729.729730                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                18                       # Number of times sendTimingReq failed
sim_ticks.offload_task 602842247000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -223492348.800000
system.mem_ctrls.total_actEnergy                       291687782.400000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -150768648.000000
system.mem_ctrls.total_preEnergy                       196773504.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -716820748.800000
system.mem_ctrls.total_readEnergy                       936469248.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -466477056.000000
system.mem_ctrls.total_writeEnergy                       608208445.440000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -1793694056816.640381
system.mem_ctrls.total_refreshEnergy                       2458364573736.958008
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -523452550924.800049
system.mem_ctrls.total_actBackEnergy                       717258635697.599854
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -5787908415360.000000
system.mem_ctrls.total_preBackEnergy                       7932817339920.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.602842
system.cpu.totalNumCycles                       7668462314.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       2845561439.435688
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       861681512.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       320.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       210004250.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       276513029.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       52834629.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       1076224099.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       1158757776.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       572950681.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       320.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       7632399.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       861681512.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       320.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       1105370325.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       25.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       1105370300.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       658249.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       272789235.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       48318599.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       327282979.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       11535.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       13397280.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       5697111.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       31842342
system.mem_ctrls.total_reads                       55032.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       42726.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       112766.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       384517.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       284533.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       39372.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
