
*** Running vivado
    with args -log au_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top.tcl


****** Vivado v2019.1.1 (64-bit)
  **** SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source au_top.tcl -notrace
Command: synth_design -top au_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 672.836 ; gain = 177.855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top' [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/au_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'Edge_Detector' [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/Edge_Detector.v:1]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'Edge_Detector' (3#1) [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/Edge_Detector.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter_16bit' [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/counter_16bit.v:4]
INFO: [Synth 8-6157] synthesizing module 'counter_4bit' [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/counter_4bit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'counter_4bit' (4#1) [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/counter_4bit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'counter_16bit' (5#1) [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/counter_16bit.v:4]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_sel' [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/seven_seg_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_sel' (6#1) [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/seven_seg_sel.v:3]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/seven_seg.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/seven_seg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (7#1) [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/seven_seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_slow' [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/clk_slow.v:49]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/clk_slow.v:82]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (8#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (9#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (11#1) [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/clk_slow.v:82]
INFO: [Synth 8-6157] synthesizing module 'clkcntrl4' [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/clk_slow.v:215]
INFO: [Synth 8-6157] synthesizing module 'GND' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:14643]
INFO: [Synth 8-6155] done synthesizing module 'GND' (12#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:14643]
INFO: [Synth 8-6157] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/clk_slow.v:353]
INFO: [Synth 8-6157] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/clk_slow.v:323]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6155] done synthesizing module 'XOR2' (13#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (14#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6155] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (15#1) [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/clk_slow.v:323]
INFO: [Synth 8-6157] synthesizing module 'AND4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (16#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6157] synthesizing module 'AND3' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (17#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6157] synthesizing module 'AND2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (18#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (19#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (20#1) [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/clk_slow.v:353]
INFO: [Synth 8-6157] synthesizing module 'BUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (21#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'clkcntrl4' (22#1) [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/clk_slow.v:215]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/clk_slow.v:65]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (23#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
INFO: [Synth 8-6155] done synthesizing module 'clk_slow' (24#1) [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/clk_slow.v:49]
WARNING: [Synth 8-7023] instance 'clks' of module 'clk_slow' has 6 connections declared, but only 4 given [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/au_top.v:38]
WARNING: [Synth 8-3848] Net dp in module/entity au_top does not have driver. [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/au_top.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top' (25#1) [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/au_top.v:1]
WARNING: [Synth 8-3917] design au_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design au_top has unconnected port dp
WARNING: [Synth 8-3331] design au_top has unconnected port io_btn[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 737.383 ; gain = 242.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 737.383 ; gain = 242.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 737.383 ; gain = 242.402
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/constrs_1/new/shield.xdc]
Finished Parsing XDC File [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/constrs_1/new/shield.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/constrs_1/new/shield.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/constrs_1/new/alchitry.xdc]
Finished Parsing XDC File [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/constrs_1/new/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/constrs_1/new/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 862.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 7 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 3 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 862.953 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 862.953 ; gain = 367.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 862.953 ; gain = 367.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 862.953 ; gain = 367.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 862.953 ; gain = 367.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reset_conditioner_1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module counter_4bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
Module seven_seg_sel 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design au_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design au_top has unconnected port dp
WARNING: [Synth 8-3331] design au_top has unconnected port io_btn[3]
WARNING: [Synth 8-3332] Sequential element (clks/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module au_top.
WARNING: [Synth 8-3332] Sequential element (clks/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module au_top.
WARNING: [Synth 8-3332] Sequential element (clks/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module au_top.
WARNING: [Synth 8-3332] Sequential element (clks/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module au_top.
WARNING: [Synth 8-3332] Sequential element (clks/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module au_top.
WARNING: [Synth 8-3332] Sequential element (clks/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module au_top.
WARNING: [Synth 8-3332] Sequential element (clks/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module au_top.
WARNING: [Synth 8-3332] Sequential element (clks/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module au_top.
INFO: [Synth 8-3886] merging instance 'sixteenbitcount/eleven_eight/cnt_reg[5]' (FDRE) to 'sixteenbitcount/eleven_eight/cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'sixteenbitcount/eleven_eight/cnt_reg[4]' (FDRE) to 'sixteenbitcount/eleven_eight/cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'sixteenbitcount/eleven_eight/cnt_reg[6]' (FDRE) to 'sixteenbitcount/eleven_eight/cnt_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sixteenbitcount/eleven_eight/cnt_reg[7] )
INFO: [Synth 8-3886] merging instance 'sixteenbitcount/fifteen_twelve/cnt_reg[6]' (FDRE) to 'sixteenbitcount/fifteen_twelve/cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'sixteenbitcount/fifteen_twelve/cnt_reg[5]' (FDRE) to 'sixteenbitcount/fifteen_twelve/cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'sixteenbitcount/fifteen_twelve/cnt_reg[4]' (FDRE) to 'sixteenbitcount/fifteen_twelve/cnt_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sixteenbitcount/fifteen_twelve/cnt_reg[7] )
INFO: [Synth 8-3886] merging instance 'sixteenbitcount/three_zero/cnt_reg[5]' (FDRE) to 'sixteenbitcount/three_zero/cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'sixteenbitcount/three_zero/cnt_reg[6]' (FDRE) to 'sixteenbitcount/three_zero/cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'sixteenbitcount/three_zero/cnt_reg[4]' (FDRE) to 'sixteenbitcount/three_zero/cnt_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sixteenbitcount/three_zero/cnt_reg[7] )
INFO: [Synth 8-3886] merging instance 'sixteenbitcount/seven_four/cnt_reg[5]' (FDRE) to 'sixteenbitcount/seven_four/cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'sixteenbitcount/seven_four/cnt_reg[6]' (FDRE) to 'sixteenbitcount/seven_four/cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'sixteenbitcount/seven_four/cnt_reg[4]' (FDRE) to 'sixteenbitcount/seven_four/cnt_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sixteenbitcount/seven_four/cnt_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 862.953 ; gain = 367.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 862.953 ; gain = 367.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 862.953 ; gain = 367.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 862.953 ; gain = 367.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 862.953 ; gain = 367.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 862.953 ; gain = 367.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 862.953 ; gain = 367.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 862.953 ; gain = 367.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 862.953 ; gain = 367.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 862.953 ; gain = 367.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2       |     6|
|2     |AND3       |     4|
|3     |AND4       |     3|
|4     |BUF        |     2|
|5     |BUFG       |     3|
|6     |LUT1       |     6|
|7     |LUT2       |     6|
|8     |LUT3       |     4|
|9     |LUT4       |    33|
|10    |LUT5       |    20|
|11    |LUT6       |    46|
|12    |MMCME2_ADV |     1|
|13    |STARTUPE2  |     1|
|14    |XOR2       |    16|
|15    |FDCE       |    16|
|16    |FDRE       |    31|
|17    |FDSE       |     1|
|18    |IBUF       |     8|
|19    |OBUF       |    20|
|20    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+--------------------------+------+
|      |Instance           |Module                    |Cells |
+------+-------------------+--------------------------+------+
|1     |top                |                          |   228|
|2     |  ED1              |Edge_Detector             |     5|
|3     |  ED2              |Edge_Detector_0           |     3|
|4     |  clks             |clk_slow                  |    54|
|5     |    my_clk_inst    |clk_wiz_0                 |     5|
|6     |    slowclk        |clkcntrl4                 |    48|
|7     |      XLXI_37      |CB4CE_MXILINX_clkcntrl4   |    12|
|8     |        I_Q0       |FTCE_MXILINX_clkcntrl4_18 |     2|
|9     |        I_Q1       |FTCE_MXILINX_clkcntrl4_19 |     2|
|10    |        I_Q2       |FTCE_MXILINX_clkcntrl4_20 |     2|
|11    |        I_Q3       |FTCE_MXILINX_clkcntrl4_21 |     2|
|12    |      XLXI_38      |CB4CE_MXILINX_clkcntrl4_4 |    12|
|13    |        I_Q0       |FTCE_MXILINX_clkcntrl4_14 |     2|
|14    |        I_Q1       |FTCE_MXILINX_clkcntrl4_15 |     2|
|15    |        I_Q2       |FTCE_MXILINX_clkcntrl4_16 |     2|
|16    |        I_Q3       |FTCE_MXILINX_clkcntrl4_17 |     2|
|17    |      XLXI_39      |CB4CE_MXILINX_clkcntrl4_5 |    10|
|18    |        I_Q0       |FTCE_MXILINX_clkcntrl4_10 |     2|
|19    |        I_Q1       |FTCE_MXILINX_clkcntrl4_11 |     2|
|20    |        I_Q2       |FTCE_MXILINX_clkcntrl4_12 |     2|
|21    |        I_Q3       |FTCE_MXILINX_clkcntrl4_13 |     2|
|22    |      XLXI_40      |CB4CE_MXILINX_clkcntrl4_6 |    11|
|23    |        I_Q0       |FTCE_MXILINX_clkcntrl4    |     2|
|24    |        I_Q1       |FTCE_MXILINX_clkcntrl4_7  |     2|
|25    |        I_Q2       |FTCE_MXILINX_clkcntrl4_8  |     2|
|26    |        I_Q3       |FTCE_MXILINX_clkcntrl4_9  |     2|
|27    |  seven            |seven_seg_sel             |    20|
|28    |  sevenseg         |seven_seg                 |     7|
|29    |  sixteenbitcount  |counter_16bit             |   111|
|30    |    eleven_eight   |counter_4bit              |    24|
|31    |    fifteen_twelve |counter_4bit_1            |    28|
|32    |    seven_four     |counter_4bit_2            |    33|
|33    |    three_zero     |counter_4bit_3            |    26|
+------+-------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 862.953 ; gain = 367.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 862.953 ; gain = 242.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 862.953 ; gain = 367.973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 878.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  AND2 => LUT2: 6 instances
  AND3 => LUT3: 4 instances
  AND4 => LUT4: 3 instances
  BUF => LUT1: 2 instances
  XOR2 => LUT2: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 878.727 ; gain = 586.648
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 878.727 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.runs/synth_1/au_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_utilization_synth.rpt -pb au_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 26 00:45:26 2020...
