// Seed: 3770934236
module module_0;
  assign id_1 = 1'b0;
  wire id_2;
  assign id_1 = -1;
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input wire id_2,
    input wor void id_3,
    output supply0 id_4
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  logic id_0,
    output logic id_1
);
  wire id_3;
  module_0 modCall_1 ();
  int id_4;
  wire id_5, id_6;
  final id_1 <= id_4;
  parameter id_7 = -1;
endmodule
