#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17d77c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17c8720 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1793a00 .functor NOT 1, L_0x1824c00, C4<0>, C4<0>, C4<0>;
L_0x1824a80 .functor XOR 8, L_0x1824590, L_0x18249e0, C4<00000000>, C4<00000000>;
L_0x1824b90 .functor XOR 8, L_0x1824a80, L_0x1824af0, C4<00000000>, C4<00000000>;
v0x180e210_0 .net "B3_next_dut", 0 0, L_0x1822310;  1 drivers
v0x180e2d0_0 .net "B3_next_ref", 0 0, L_0x180f8a0;  1 drivers
v0x180e370_0 .net "Count_next_dut", 0 0, L_0x1823870;  1 drivers
v0x180e410_0 .net "Count_next_ref", 0 0, L_0x1810ad0;  1 drivers
v0x180e4b0_0 .net "S1_next_dut", 0 0, L_0x1823350;  1 drivers
v0x180e5a0_0 .net "S1_next_ref", 0 0, L_0x1810650;  1 drivers
v0x180e670_0 .net "S_next_dut", 0 0, L_0x1823090;  1 drivers
v0x180e740_0 .net "S_next_ref", 0 0, L_0x1810400;  1 drivers
v0x180e810_0 .net "Wait_next_dut", 0 0, L_0x18243e0;  1 drivers
v0x180e8e0_0 .net "Wait_next_ref", 0 0, L_0x1811060;  1 drivers
v0x180e9b0_0 .net *"_ivl_10", 7 0, L_0x1824af0;  1 drivers
v0x180ea50_0 .net *"_ivl_12", 7 0, L_0x1824b90;  1 drivers
v0x180eaf0_0 .net *"_ivl_2", 7 0, L_0x1823b80;  1 drivers
v0x180eb90_0 .net *"_ivl_4", 7 0, L_0x1824590;  1 drivers
v0x180ec30_0 .net *"_ivl_6", 7 0, L_0x18249e0;  1 drivers
v0x180ecd0_0 .net *"_ivl_8", 7 0, L_0x1824a80;  1 drivers
v0x180ed90_0 .net "ack", 0 0, v0x1809bc0_0;  1 drivers
v0x180ee30_0 .var "clk", 0 0;
v0x180ef00_0 .net "counting_dut", 0 0, L_0x1821a70;  1 drivers
v0x180efd0_0 .net "counting_ref", 0 0, L_0x1811350;  1 drivers
v0x180f0a0_0 .net "d", 0 0, v0x1809d20_0;  1 drivers
v0x180f140_0 .net "done_counting", 0 0, v0x1809dc0_0;  1 drivers
v0x180f1e0_0 .net "done_dut", 0 0, L_0x1821930;  1 drivers
v0x180f2b0_0 .net "done_ref", 0 0, L_0x1811260;  1 drivers
v0x180f380_0 .net "shift_ena_dut", 0 0, L_0x18221b0;  1 drivers
v0x180f450_0 .net "shift_ena_ref", 0 0, L_0x1811760;  1 drivers
v0x180f520_0 .net "state", 9 0, v0x180a020_0;  1 drivers
v0x180f5c0_0 .var/2u "stats1", 607 0;
v0x180f660_0 .var/2u "strobe", 0 0;
v0x180f700_0 .net "tb_match", 0 0, L_0x1824c00;  1 drivers
v0x180f7d0_0 .net "tb_mismatch", 0 0, L_0x1793a00;  1 drivers
LS_0x1823b80_0_0 .concat [ 1 1 1 1], L_0x1811760, L_0x1811350, L_0x1811260, L_0x1811060;
LS_0x1823b80_0_4 .concat [ 1 1 1 1], L_0x1810ad0, L_0x1810650, L_0x1810400, L_0x180f8a0;
L_0x1823b80 .concat [ 4 4 0 0], LS_0x1823b80_0_0, LS_0x1823b80_0_4;
LS_0x1824590_0_0 .concat [ 1 1 1 1], L_0x1811760, L_0x1811350, L_0x1811260, L_0x1811060;
LS_0x1824590_0_4 .concat [ 1 1 1 1], L_0x1810ad0, L_0x1810650, L_0x1810400, L_0x180f8a0;
L_0x1824590 .concat [ 4 4 0 0], LS_0x1824590_0_0, LS_0x1824590_0_4;
LS_0x18249e0_0_0 .concat [ 1 1 1 1], L_0x18221b0, L_0x1821a70, L_0x1821930, L_0x18243e0;
LS_0x18249e0_0_4 .concat [ 1 1 1 1], L_0x1823870, L_0x1823350, L_0x1823090, L_0x1822310;
L_0x18249e0 .concat [ 4 4 0 0], LS_0x18249e0_0_0, LS_0x18249e0_0_4;
LS_0x1824af0_0_0 .concat [ 1 1 1 1], L_0x1811760, L_0x1811350, L_0x1811260, L_0x1811060;
LS_0x1824af0_0_4 .concat [ 1 1 1 1], L_0x1810ad0, L_0x1810650, L_0x1810400, L_0x180f8a0;
L_0x1824af0 .concat [ 4 4 0 0], LS_0x1824af0_0_0, LS_0x1824af0_0_4;
L_0x1824c00 .cmp/eeq 8, L_0x1823b80, L_0x1824b90;
S_0x17cc070 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x17c8720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x17a4950 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x17a4990 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x17a49d0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x17a4a10 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x17a4a50 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x17a4a90 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x17a4ad0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x17a4b10 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x17a4b50 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x17a4b90 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x17ab900 .functor NOT 1, v0x1809d20_0, C4<0>, C4<0>, C4<0>;
L_0x17a0f80 .functor AND 1, L_0x180f990, L_0x17ab900, C4<1>, C4<1>;
L_0x17d8fc0 .functor NOT 1, v0x1809d20_0, C4<0>, C4<0>, C4<0>;
L_0x17d9030 .functor AND 1, L_0x180faf0, L_0x17d8fc0, C4<1>, C4<1>;
L_0x180fc90 .functor OR 1, L_0x17a0f80, L_0x17d9030, C4<0>, C4<0>;
L_0x180fe70 .functor NOT 1, v0x1809d20_0, C4<0>, C4<0>, C4<0>;
L_0x180ff20 .functor AND 1, L_0x180fda0, L_0x180fe70, C4<1>, C4<1>;
L_0x1810030 .functor OR 1, L_0x180fc90, L_0x180ff20, C4<0>, C4<0>;
L_0x1810340 .functor AND 1, L_0x1810190, v0x1809bc0_0, C4<1>, C4<1>;
L_0x1810400 .functor OR 1, L_0x1810030, L_0x1810340, C4<0>, C4<0>;
L_0x1810650 .functor AND 1, L_0x1810570, v0x1809d20_0, C4<1>, C4<1>;
L_0x18108a0 .functor NOT 1, v0x1809dc0_0, C4<0>, C4<0>, C4<0>;
L_0x1810a10 .functor AND 1, L_0x18107b0, L_0x18108a0, C4<1>, C4<1>;
L_0x1810ad0 .functor OR 1, L_0x1810710, L_0x1810a10, C4<0>, C4<0>;
L_0x18109a0 .functor AND 1, L_0x1810cb0, v0x1809dc0_0, C4<1>, C4<1>;
L_0x1810ea0 .functor NOT 1, v0x1809bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1810fa0 .functor AND 1, L_0x1810da0, L_0x1810ea0, C4<1>, C4<1>;
L_0x1811060 .functor OR 1, L_0x18109a0, L_0x1810fa0, C4<0>, C4<0>;
v0x17d9130_0 .net "B3_next", 0 0, L_0x180f8a0;  alias, 1 drivers
v0x17922c0_0 .net "Count_next", 0 0, L_0x1810ad0;  alias, 1 drivers
v0x17923c0_0 .net "S1_next", 0 0, L_0x1810650;  alias, 1 drivers
v0x1793b50_0 .net "S_next", 0 0, L_0x1810400;  alias, 1 drivers
v0x1793bf0_0 .net "Wait_next", 0 0, L_0x1811060;  alias, 1 drivers
v0x1793ee0_0 .net *"_ivl_10", 0 0, L_0x17d8fc0;  1 drivers
v0x17d91d0_0 .net *"_ivl_12", 0 0, L_0x17d9030;  1 drivers
v0x1807da0_0 .net *"_ivl_14", 0 0, L_0x180fc90;  1 drivers
v0x1807e80_0 .net *"_ivl_17", 0 0, L_0x180fda0;  1 drivers
v0x1807f60_0 .net *"_ivl_18", 0 0, L_0x180fe70;  1 drivers
v0x1808040_0 .net *"_ivl_20", 0 0, L_0x180ff20;  1 drivers
v0x1808120_0 .net *"_ivl_22", 0 0, L_0x1810030;  1 drivers
v0x1808200_0 .net *"_ivl_25", 0 0, L_0x1810190;  1 drivers
v0x18082e0_0 .net *"_ivl_26", 0 0, L_0x1810340;  1 drivers
v0x18083c0_0 .net *"_ivl_3", 0 0, L_0x180f990;  1 drivers
v0x18084a0_0 .net *"_ivl_31", 0 0, L_0x1810570;  1 drivers
v0x1808580_0 .net *"_ivl_35", 0 0, L_0x1810710;  1 drivers
v0x1808660_0 .net *"_ivl_37", 0 0, L_0x18107b0;  1 drivers
v0x1808740_0 .net *"_ivl_38", 0 0, L_0x18108a0;  1 drivers
v0x1808820_0 .net *"_ivl_4", 0 0, L_0x17ab900;  1 drivers
v0x1808900_0 .net *"_ivl_40", 0 0, L_0x1810a10;  1 drivers
v0x18089e0_0 .net *"_ivl_45", 0 0, L_0x1810cb0;  1 drivers
v0x1808ac0_0 .net *"_ivl_46", 0 0, L_0x18109a0;  1 drivers
v0x1808ba0_0 .net *"_ivl_49", 0 0, L_0x1810da0;  1 drivers
v0x1808c80_0 .net *"_ivl_50", 0 0, L_0x1810ea0;  1 drivers
v0x1808d60_0 .net *"_ivl_52", 0 0, L_0x1810fa0;  1 drivers
v0x1808e40_0 .net *"_ivl_6", 0 0, L_0x17a0f80;  1 drivers
v0x1808f20_0 .net *"_ivl_61", 3 0, L_0x18114b0;  1 drivers
v0x1809000_0 .net *"_ivl_9", 0 0, L_0x180faf0;  1 drivers
v0x18090e0_0 .net "ack", 0 0, v0x1809bc0_0;  alias, 1 drivers
v0x18091a0_0 .net "counting", 0 0, L_0x1811350;  alias, 1 drivers
v0x1809260_0 .net "d", 0 0, v0x1809d20_0;  alias, 1 drivers
v0x1809320_0 .net "done", 0 0, L_0x1811260;  alias, 1 drivers
v0x18095f0_0 .net "done_counting", 0 0, v0x1809dc0_0;  alias, 1 drivers
v0x18096b0_0 .net "shift_ena", 0 0, L_0x1811760;  alias, 1 drivers
v0x1809770_0 .net "state", 9 0, v0x180a020_0;  alias, 1 drivers
L_0x180f8a0 .part v0x180a020_0, 6, 1;
L_0x180f990 .part v0x180a020_0, 0, 1;
L_0x180faf0 .part v0x180a020_0, 1, 1;
L_0x180fda0 .part v0x180a020_0, 3, 1;
L_0x1810190 .part v0x180a020_0, 9, 1;
L_0x1810570 .part v0x180a020_0, 0, 1;
L_0x1810710 .part v0x180a020_0, 7, 1;
L_0x18107b0 .part v0x180a020_0, 8, 1;
L_0x1810cb0 .part v0x180a020_0, 8, 1;
L_0x1810da0 .part v0x180a020_0, 9, 1;
L_0x1811260 .part v0x180a020_0, 9, 1;
L_0x1811350 .part v0x180a020_0, 8, 1;
L_0x18114b0 .part v0x180a020_0, 4, 4;
L_0x1811760 .reduce/or L_0x18114b0;
S_0x18099d0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x17c8720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1809bc0_0 .var "ack", 0 0;
v0x1809c80_0 .net "clk", 0 0, v0x180ee30_0;  1 drivers
v0x1809d20_0 .var "d", 0 0;
v0x1809dc0_0 .var "done_counting", 0 0;
v0x1809e90_0 .var/2u "fail_onehot", 0 0;
v0x1809f80_0 .var/2u "failed", 0 0;
v0x180a020_0 .var "state", 9 0;
v0x180a0c0_0 .net "tb_match", 0 0, L_0x1824c00;  alias, 1 drivers
E_0x17a0f40 .event posedge, v0x1809c80_0;
E_0x179fc40/0 .event negedge, v0x1809c80_0;
E_0x179fc40/1 .event posedge, v0x1809c80_0;
E_0x179fc40 .event/or E_0x179fc40/0, E_0x179fc40/1;
S_0x180a220 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x17c8720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x180a430 .param/l "B0" 1 4 20, C4<0000010000>;
P_0x180a470 .param/l "B1" 1 4 21, C4<0000100000>;
P_0x180a4b0 .param/l "B2" 1 4 22, C4<0001000000>;
P_0x180a4f0 .param/l "B3" 1 4 23, C4<0010000000>;
P_0x180a530 .param/l "Count" 1 4 24, C4<0100000000>;
P_0x180a570 .param/l "S" 1 4 16, C4<0000000001>;
P_0x180a5b0 .param/l "S1" 1 4 17, C4<0000000010>;
P_0x180a5f0 .param/l "S11" 1 4 18, C4<0000000100>;
P_0x180a630 .param/l "S110" 1 4 19, C4<0000001000>;
P_0x180a670 .param/l "Wait" 1 4 25, C4<1000000000>;
L_0x1811440 .functor OR 1, L_0x1821bb0, L_0x1821ca0, C4<0>, C4<0>;
L_0x1821f70 .functor OR 1, L_0x1811440, L_0x1821e80, C4<0>, C4<0>;
L_0x18221b0 .functor OR 1, L_0x1821f70, L_0x1822080, C4<0>, C4<0>;
L_0x1822590 .functor NOT 1, v0x1809d20_0, C4<0>, C4<0>, C4<0>;
L_0x1822600 .functor AND 1, L_0x1822450, L_0x1822590, C4<1>, C4<1>;
L_0x18227b0 .functor NOT 1, v0x1809d20_0, C4<0>, C4<0>, C4<0>;
L_0x1822860 .functor AND 1, L_0x1822710, L_0x18227b0, C4<1>, C4<1>;
L_0x1822970 .functor OR 1, L_0x1822600, L_0x1822860, C4<0>, C4<0>;
L_0x1822c20 .functor NOT 1, v0x1809d20_0, C4<0>, C4<0>, C4<0>;
L_0x1822c90 .functor AND 1, L_0x1822ad0, L_0x1822c20, C4<1>, C4<1>;
L_0x1822db0 .functor OR 1, L_0x1822970, L_0x1822c90, C4<0>, C4<0>;
L_0x1822f60 .functor AND 1, L_0x1822e70, v0x1809bc0_0, C4<1>, C4<1>;
L_0x1823090 .functor OR 1, L_0x1822db0, L_0x1822f60, C4<0>, C4<0>;
L_0x1823350 .functor AND 1, L_0x18231f0, v0x1809d20_0, C4<1>, C4<1>;
L_0x18232e0 .functor NOT 1, v0x1809dc0_0, C4<0>, C4<0>, C4<0>;
L_0x1823020 .functor AND 1, L_0x18235d0, L_0x18232e0, C4<1>, C4<1>;
L_0x1823870 .functor OR 1, L_0x18234e0, L_0x1823020, C4<0>, C4<0>;
L_0x1823ac0 .functor AND 1, L_0x18239d0, v0x1809dc0_0, C4<1>, C4<1>;
L_0x18241b0 .functor NOT 1, v0x1809bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1824220 .functor AND 1, L_0x1823c20, L_0x18241b0, C4<1>, C4<1>;
L_0x18243e0 .functor OR 1, L_0x1823ac0, L_0x1824220, C4<0>, C4<0>;
v0x180acc0_0 .net "B3_next", 0 0, L_0x1822310;  alias, 1 drivers
v0x180ada0_0 .net "Count_next", 0 0, L_0x1823870;  alias, 1 drivers
v0x180ae60_0 .net "S1_next", 0 0, L_0x1823350;  alias, 1 drivers
v0x180af00_0 .net "S_next", 0 0, L_0x1823090;  alias, 1 drivers
v0x180afc0_0 .net "Wait_next", 0 0, L_0x18243e0;  alias, 1 drivers
L_0x7ffb13d28018 .functor BUFT 1, C4<1000000000>, C4<0>, C4<0>, C4<0>;
v0x180b0d0_0 .net/2u *"_ivl_0", 9 0, L_0x7ffb13d28018;  1 drivers
v0x180b1b0_0 .net *"_ivl_10", 0 0, L_0x1821bb0;  1 drivers
v0x180b270_0 .net *"_ivl_100", 0 0, L_0x18241b0;  1 drivers
v0x180b350_0 .net *"_ivl_102", 0 0, L_0x1824220;  1 drivers
L_0x7ffb13d280f0 .functor BUFT 1, C4<0000100000>, C4<0>, C4<0>, C4<0>;
v0x180b430_0 .net/2u *"_ivl_12", 9 0, L_0x7ffb13d280f0;  1 drivers
v0x180b510_0 .net *"_ivl_14", 0 0, L_0x1821ca0;  1 drivers
v0x180b5d0_0 .net *"_ivl_16", 0 0, L_0x1811440;  1 drivers
L_0x7ffb13d28138 .functor BUFT 1, C4<0001000000>, C4<0>, C4<0>, C4<0>;
v0x180b6b0_0 .net/2u *"_ivl_18", 9 0, L_0x7ffb13d28138;  1 drivers
v0x180b790_0 .net *"_ivl_20", 0 0, L_0x1821e80;  1 drivers
v0x180b850_0 .net *"_ivl_22", 0 0, L_0x1821f70;  1 drivers
L_0x7ffb13d28180 .functor BUFT 1, C4<0010000000>, C4<0>, C4<0>, C4<0>;
v0x180b930_0 .net/2u *"_ivl_24", 9 0, L_0x7ffb13d28180;  1 drivers
v0x180ba10_0 .net *"_ivl_26", 0 0, L_0x1822080;  1 drivers
L_0x7ffb13d281c8 .functor BUFT 1, C4<0001000000>, C4<0>, C4<0>, C4<0>;
v0x180bad0_0 .net/2u *"_ivl_30", 9 0, L_0x7ffb13d281c8;  1 drivers
L_0x7ffb13d28210 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x180bbb0_0 .net/2u *"_ivl_34", 9 0, L_0x7ffb13d28210;  1 drivers
v0x180bc90_0 .net *"_ivl_36", 0 0, L_0x1822450;  1 drivers
v0x180bd50_0 .net *"_ivl_38", 0 0, L_0x1822590;  1 drivers
L_0x7ffb13d28060 .functor BUFT 1, C4<0100000000>, C4<0>, C4<0>, C4<0>;
v0x180be30_0 .net/2u *"_ivl_4", 9 0, L_0x7ffb13d28060;  1 drivers
v0x180bf10_0 .net *"_ivl_40", 0 0, L_0x1822600;  1 drivers
L_0x7ffb13d28258 .functor BUFT 1, C4<0000000010>, C4<0>, C4<0>, C4<0>;
v0x180bff0_0 .net/2u *"_ivl_42", 9 0, L_0x7ffb13d28258;  1 drivers
v0x180c0d0_0 .net *"_ivl_44", 0 0, L_0x1822710;  1 drivers
v0x180c190_0 .net *"_ivl_46", 0 0, L_0x18227b0;  1 drivers
v0x180c270_0 .net *"_ivl_48", 0 0, L_0x1822860;  1 drivers
v0x180c350_0 .net *"_ivl_50", 0 0, L_0x1822970;  1 drivers
L_0x7ffb13d282a0 .functor BUFT 1, C4<0000001000>, C4<0>, C4<0>, C4<0>;
v0x180c430_0 .net/2u *"_ivl_52", 9 0, L_0x7ffb13d282a0;  1 drivers
v0x180c510_0 .net *"_ivl_54", 0 0, L_0x1822ad0;  1 drivers
v0x180c5d0_0 .net *"_ivl_56", 0 0, L_0x1822c20;  1 drivers
v0x180c6b0_0 .net *"_ivl_58", 0 0, L_0x1822c90;  1 drivers
v0x180c790_0 .net *"_ivl_60", 0 0, L_0x1822db0;  1 drivers
L_0x7ffb13d282e8 .functor BUFT 1, C4<1000000000>, C4<0>, C4<0>, C4<0>;
v0x180ca80_0 .net/2u *"_ivl_62", 9 0, L_0x7ffb13d282e8;  1 drivers
v0x180cb60_0 .net *"_ivl_64", 0 0, L_0x1822e70;  1 drivers
v0x180cc20_0 .net *"_ivl_66", 0 0, L_0x1822f60;  1 drivers
L_0x7ffb13d28330 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x180cd00_0 .net/2u *"_ivl_70", 9 0, L_0x7ffb13d28330;  1 drivers
v0x180cde0_0 .net *"_ivl_72", 0 0, L_0x18231f0;  1 drivers
L_0x7ffb13d28378 .functor BUFT 1, C4<0010000000>, C4<0>, C4<0>, C4<0>;
v0x180cea0_0 .net/2u *"_ivl_76", 9 0, L_0x7ffb13d28378;  1 drivers
v0x180cf80_0 .net *"_ivl_78", 0 0, L_0x18234e0;  1 drivers
L_0x7ffb13d280a8 .functor BUFT 1, C4<0000010000>, C4<0>, C4<0>, C4<0>;
v0x180d040_0 .net/2u *"_ivl_8", 9 0, L_0x7ffb13d280a8;  1 drivers
L_0x7ffb13d283c0 .functor BUFT 1, C4<0100000000>, C4<0>, C4<0>, C4<0>;
v0x180d120_0 .net/2u *"_ivl_80", 9 0, L_0x7ffb13d283c0;  1 drivers
v0x180d200_0 .net *"_ivl_82", 0 0, L_0x18235d0;  1 drivers
v0x180d2c0_0 .net *"_ivl_84", 0 0, L_0x18232e0;  1 drivers
v0x180d3a0_0 .net *"_ivl_86", 0 0, L_0x1823020;  1 drivers
L_0x7ffb13d28408 .functor BUFT 1, C4<0100000000>, C4<0>, C4<0>, C4<0>;
v0x180d480_0 .net/2u *"_ivl_90", 9 0, L_0x7ffb13d28408;  1 drivers
v0x180d560_0 .net *"_ivl_92", 0 0, L_0x18239d0;  1 drivers
v0x180d620_0 .net *"_ivl_94", 0 0, L_0x1823ac0;  1 drivers
L_0x7ffb13d28450 .functor BUFT 1, C4<1000000000>, C4<0>, C4<0>, C4<0>;
v0x180d700_0 .net/2u *"_ivl_96", 9 0, L_0x7ffb13d28450;  1 drivers
v0x180d7e0_0 .net *"_ivl_98", 0 0, L_0x1823c20;  1 drivers
v0x180d8a0_0 .net "ack", 0 0, v0x1809bc0_0;  alias, 1 drivers
v0x180d940_0 .net "counting", 0 0, L_0x1821a70;  alias, 1 drivers
v0x180da00_0 .net "d", 0 0, v0x1809d20_0;  alias, 1 drivers
v0x180daf0_0 .net "done", 0 0, L_0x1821930;  alias, 1 drivers
v0x180dbb0_0 .net "done_counting", 0 0, v0x1809dc0_0;  alias, 1 drivers
v0x180dca0_0 .net "shift_ena", 0 0, L_0x18221b0;  alias, 1 drivers
v0x180dd60_0 .net "state", 9 0, v0x180a020_0;  alias, 1 drivers
L_0x1821930 .cmp/eq 10, v0x180a020_0, L_0x7ffb13d28018;
L_0x1821a70 .cmp/eq 10, v0x180a020_0, L_0x7ffb13d28060;
L_0x1821bb0 .cmp/eq 10, v0x180a020_0, L_0x7ffb13d280a8;
L_0x1821ca0 .cmp/eq 10, v0x180a020_0, L_0x7ffb13d280f0;
L_0x1821e80 .cmp/eq 10, v0x180a020_0, L_0x7ffb13d28138;
L_0x1822080 .cmp/eq 10, v0x180a020_0, L_0x7ffb13d28180;
L_0x1822310 .cmp/eq 10, v0x180a020_0, L_0x7ffb13d281c8;
L_0x1822450 .cmp/eq 10, v0x180a020_0, L_0x7ffb13d28210;
L_0x1822710 .cmp/eq 10, v0x180a020_0, L_0x7ffb13d28258;
L_0x1822ad0 .cmp/eq 10, v0x180a020_0, L_0x7ffb13d282a0;
L_0x1822e70 .cmp/eq 10, v0x180a020_0, L_0x7ffb13d282e8;
L_0x18231f0 .cmp/eq 10, v0x180a020_0, L_0x7ffb13d28330;
L_0x18234e0 .cmp/eq 10, v0x180a020_0, L_0x7ffb13d28378;
L_0x18235d0 .cmp/eq 10, v0x180a020_0, L_0x7ffb13d283c0;
L_0x18239d0 .cmp/eq 10, v0x180a020_0, L_0x7ffb13d28408;
L_0x1823c20 .cmp/eq 10, v0x180a020_0, L_0x7ffb13d28450;
S_0x180dff0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x17c8720;
 .timescale -12 -12;
E_0x179f640 .event anyedge, v0x180f660_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x180f660_0;
    %nor/r;
    %assign/vec4 v0x180f660_0, 0;
    %wait E_0x179f640;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18099d0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1809f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1809e90_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x18099d0;
T_2 ;
    %wait E_0x179fc40;
    %load/vec4 v0x180a0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1809f80_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x18099d0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1809bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1809dc0_0, 0;
    %assign/vec4 v0x1809d20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x180a020_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x179fc40;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1809bc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1809dc0_0, 0, 1;
    %store/vec4 v0x1809d20_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x180a020_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x17a0f40;
    %load/vec4 v0x1809f80_0;
    %assign/vec4 v0x1809e90_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x179fc40;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1809bc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1809dc0_0, 0, 1;
    %store/vec4 v0x1809d20_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x180a020_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x17a0f40;
    %load/vec4 v0x1809e90_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1809f80_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17c8720;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180ee30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180f660_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17c8720;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x180ee30_0;
    %inv;
    %store/vec4 v0x180ee30_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17c8720;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1809c80_0, v0x180f7d0_0, v0x180f0a0_0, v0x180f140_0, v0x180ed90_0, v0x180f520_0, v0x180e2d0_0, v0x180e210_0, v0x180e740_0, v0x180e670_0, v0x180e5a0_0, v0x180e4b0_0, v0x180e410_0, v0x180e370_0, v0x180e8e0_0, v0x180e810_0, v0x180f2b0_0, v0x180f1e0_0, v0x180efd0_0, v0x180ef00_0, v0x180f450_0, v0x180f380_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17c8720;
T_7 ;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17c8720;
T_8 ;
    %wait E_0x179fc40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x180f5c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
    %load/vec4 v0x180f700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x180f5c0_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x180e2d0_0;
    %load/vec4 v0x180e2d0_0;
    %load/vec4 v0x180e210_0;
    %xor;
    %load/vec4 v0x180e2d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x180e740_0;
    %load/vec4 v0x180e740_0;
    %load/vec4 v0x180e670_0;
    %xor;
    %load/vec4 v0x180e740_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x180e5a0_0;
    %load/vec4 v0x180e5a0_0;
    %load/vec4 v0x180e4b0_0;
    %xor;
    %load/vec4 v0x180e5a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x180e410_0;
    %load/vec4 v0x180e410_0;
    %load/vec4 v0x180e370_0;
    %xor;
    %load/vec4 v0x180e410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x180e8e0_0;
    %load/vec4 v0x180e8e0_0;
    %load/vec4 v0x180e810_0;
    %xor;
    %load/vec4 v0x180e8e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x180f2b0_0;
    %load/vec4 v0x180f2b0_0;
    %load/vec4 v0x180f1e0_0;
    %xor;
    %load/vec4 v0x180f2b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x180efd0_0;
    %load/vec4 v0x180efd0_0;
    %load/vec4 v0x180ef00_0;
    %xor;
    %load/vec4 v0x180efd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x180f450_0;
    %load/vec4 v0x180f450_0;
    %load/vec4 v0x180f380_0;
    %xor;
    %load/vec4 v0x180f450_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x180f5c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180f5c0_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/machine/review2015_fsmonehot/iter0/response9/top_module.sv";
