
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//rfkill_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a88 <.init>:
  401a88:	stp	x29, x30, [sp, #-16]!
  401a8c:	mov	x29, sp
  401a90:	bl	402010 <ferror@plt+0x60>
  401a94:	ldp	x29, x30, [sp], #16
  401a98:	ret

Disassembly of section .plt:

0000000000401aa0 <memcpy@plt-0x20>:
  401aa0:	stp	x16, x30, [sp, #-16]!
  401aa4:	adrp	x16, 418000 <ferror@plt+0x16050>
  401aa8:	ldr	x17, [x16, #4088]
  401aac:	add	x16, x16, #0xff8
  401ab0:	br	x17
  401ab4:	nop
  401ab8:	nop
  401abc:	nop

0000000000401ac0 <memcpy@plt>:
  401ac0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401ac4:	ldr	x17, [x16]
  401ac8:	add	x16, x16, #0x0
  401acc:	br	x17

0000000000401ad0 <scols_column_set_json_type@plt>:
  401ad0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401ad4:	ldr	x17, [x16, #8]
  401ad8:	add	x16, x16, #0x8
  401adc:	br	x17

0000000000401ae0 <_exit@plt>:
  401ae0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401ae4:	ldr	x17, [x16, #16]
  401ae8:	add	x16, x16, #0x10
  401aec:	br	x17

0000000000401af0 <strtoul@plt>:
  401af0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401af4:	ldr	x17, [x16, #24]
  401af8:	add	x16, x16, #0x18
  401afc:	br	x17

0000000000401b00 <strlen@plt>:
  401b00:	adrp	x16, 419000 <ferror@plt+0x17050>
  401b04:	ldr	x17, [x16, #32]
  401b08:	add	x16, x16, #0x20
  401b0c:	br	x17

0000000000401b10 <fputs@plt>:
  401b10:	adrp	x16, 419000 <ferror@plt+0x17050>
  401b14:	ldr	x17, [x16, #40]
  401b18:	add	x16, x16, #0x28
  401b1c:	br	x17

0000000000401b20 <syslog@plt>:
  401b20:	adrp	x16, 419000 <ferror@plt+0x17050>
  401b24:	ldr	x17, [x16, #48]
  401b28:	add	x16, x16, #0x30
  401b2c:	br	x17

0000000000401b30 <exit@plt>:
  401b30:	adrp	x16, 419000 <ferror@plt+0x17050>
  401b34:	ldr	x17, [x16, #56]
  401b38:	add	x16, x16, #0x38
  401b3c:	br	x17

0000000000401b40 <dup@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x17050>
  401b44:	ldr	x17, [x16, #64]
  401b48:	add	x16, x16, #0x40
  401b4c:	br	x17

0000000000401b50 <scols_line_refer_data@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x17050>
  401b54:	ldr	x17, [x16, #72]
  401b58:	add	x16, x16, #0x48
  401b5c:	br	x17

0000000000401b60 <strtoll@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x17050>
  401b64:	ldr	x17, [x16, #80]
  401b68:	add	x16, x16, #0x50
  401b6c:	br	x17

0000000000401b70 <strtod@plt>:
  401b70:	adrp	x16, 419000 <ferror@plt+0x17050>
  401b74:	ldr	x17, [x16, #88]
  401b78:	add	x16, x16, #0x58
  401b7c:	br	x17

0000000000401b80 <scols_table_enable_noheadings@plt>:
  401b80:	adrp	x16, 419000 <ferror@plt+0x17050>
  401b84:	ldr	x17, [x16, #96]
  401b88:	add	x16, x16, #0x60
  401b8c:	br	x17

0000000000401b90 <scols_table_new_column@plt>:
  401b90:	adrp	x16, 419000 <ferror@plt+0x17050>
  401b94:	ldr	x17, [x16, #104]
  401b98:	add	x16, x16, #0x68
  401b9c:	br	x17

0000000000401ba0 <localtime_r@plt>:
  401ba0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401ba4:	ldr	x17, [x16, #112]
  401ba8:	add	x16, x16, #0x70
  401bac:	br	x17

0000000000401bb0 <strftime@plt>:
  401bb0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401bb4:	ldr	x17, [x16, #120]
  401bb8:	add	x16, x16, #0x78
  401bbc:	br	x17

0000000000401bc0 <closelog@plt>:
  401bc0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401bc4:	ldr	x17, [x16, #128]
  401bc8:	add	x16, x16, #0x80
  401bcc:	br	x17

0000000000401bd0 <__cxa_atexit@plt>:
  401bd0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401bd4:	ldr	x17, [x16, #136]
  401bd8:	add	x16, x16, #0x88
  401bdc:	br	x17

0000000000401be0 <fputc@plt>:
  401be0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401be4:	ldr	x17, [x16, #144]
  401be8:	add	x16, x16, #0x90
  401bec:	br	x17

0000000000401bf0 <scols_table_enable_raw@plt>:
  401bf0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401bf4:	ldr	x17, [x16, #152]
  401bf8:	add	x16, x16, #0x98
  401bfc:	br	x17

0000000000401c00 <strptime@plt>:
  401c00:	adrp	x16, 419000 <ferror@plt+0x17050>
  401c04:	ldr	x17, [x16, #160]
  401c08:	add	x16, x16, #0xa0
  401c0c:	br	x17

0000000000401c10 <snprintf@plt>:
  401c10:	adrp	x16, 419000 <ferror@plt+0x17050>
  401c14:	ldr	x17, [x16, #168]
  401c18:	add	x16, x16, #0xa8
  401c1c:	br	x17

0000000000401c20 <localeconv@plt>:
  401c20:	adrp	x16, 419000 <ferror@plt+0x17050>
  401c24:	ldr	x17, [x16, #176]
  401c28:	add	x16, x16, #0xb0
  401c2c:	br	x17

0000000000401c30 <fileno@plt>:
  401c30:	adrp	x16, 419000 <ferror@plt+0x17050>
  401c34:	ldr	x17, [x16, #184]
  401c38:	add	x16, x16, #0xb8
  401c3c:	br	x17

0000000000401c40 <fclose@plt>:
  401c40:	adrp	x16, 419000 <ferror@plt+0x17050>
  401c44:	ldr	x17, [x16, #192]
  401c48:	add	x16, x16, #0xc0
  401c4c:	br	x17

0000000000401c50 <fopen@plt>:
  401c50:	adrp	x16, 419000 <ferror@plt+0x17050>
  401c54:	ldr	x17, [x16, #200]
  401c58:	add	x16, x16, #0xc8
  401c5c:	br	x17

0000000000401c60 <time@plt>:
  401c60:	adrp	x16, 419000 <ferror@plt+0x17050>
  401c64:	ldr	x17, [x16, #208]
  401c68:	add	x16, x16, #0xd0
  401c6c:	br	x17

0000000000401c70 <malloc@plt>:
  401c70:	adrp	x16, 419000 <ferror@plt+0x17050>
  401c74:	ldr	x17, [x16, #216]
  401c78:	add	x16, x16, #0xd8
  401c7c:	br	x17

0000000000401c80 <open@plt>:
  401c80:	adrp	x16, 419000 <ferror@plt+0x17050>
  401c84:	ldr	x17, [x16, #224]
  401c88:	add	x16, x16, #0xe0
  401c8c:	br	x17

0000000000401c90 <poll@plt>:
  401c90:	adrp	x16, 419000 <ferror@plt+0x17050>
  401c94:	ldr	x17, [x16, #232]
  401c98:	add	x16, x16, #0xe8
  401c9c:	br	x17

0000000000401ca0 <__strtol_internal@plt>:
  401ca0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401ca4:	ldr	x17, [x16, #240]
  401ca8:	add	x16, x16, #0xf0
  401cac:	br	x17

0000000000401cb0 <strncmp@plt>:
  401cb0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401cb4:	ldr	x17, [x16, #248]
  401cb8:	add	x16, x16, #0xf8
  401cbc:	br	x17

0000000000401cc0 <bindtextdomain@plt>:
  401cc0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401cc4:	ldr	x17, [x16, #256]
  401cc8:	add	x16, x16, #0x100
  401ccc:	br	x17

0000000000401cd0 <__libc_start_main@plt>:
  401cd0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401cd4:	ldr	x17, [x16, #264]
  401cd8:	add	x16, x16, #0x108
  401cdc:	br	x17

0000000000401ce0 <fgetc@plt>:
  401ce0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401ce4:	ldr	x17, [x16, #272]
  401ce8:	add	x16, x16, #0x110
  401cec:	br	x17

0000000000401cf0 <gettimeofday@plt>:
  401cf0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401cf4:	ldr	x17, [x16, #280]
  401cf8:	add	x16, x16, #0x118
  401cfc:	br	x17

0000000000401d00 <gmtime_r@plt>:
  401d00:	adrp	x16, 419000 <ferror@plt+0x17050>
  401d04:	ldr	x17, [x16, #288]
  401d08:	add	x16, x16, #0x120
  401d0c:	br	x17

0000000000401d10 <scols_new_table@plt>:
  401d10:	adrp	x16, 419000 <ferror@plt+0x17050>
  401d14:	ldr	x17, [x16, #296]
  401d18:	add	x16, x16, #0x128
  401d1c:	br	x17

0000000000401d20 <__strtoul_internal@plt>:
  401d20:	adrp	x16, 419000 <ferror@plt+0x17050>
  401d24:	ldr	x17, [x16, #304]
  401d28:	add	x16, x16, #0x130
  401d2c:	br	x17

0000000000401d30 <strdup@plt>:
  401d30:	adrp	x16, 419000 <ferror@plt+0x17050>
  401d34:	ldr	x17, [x16, #312]
  401d38:	add	x16, x16, #0x138
  401d3c:	br	x17

0000000000401d40 <scols_table_new_line@plt>:
  401d40:	adrp	x16, 419000 <ferror@plt+0x17050>
  401d44:	ldr	x17, [x16, #320]
  401d48:	add	x16, x16, #0x140
  401d4c:	br	x17

0000000000401d50 <scols_unref_table@plt>:
  401d50:	adrp	x16, 419000 <ferror@plt+0x17050>
  401d54:	ldr	x17, [x16, #328]
  401d58:	add	x16, x16, #0x148
  401d5c:	br	x17

0000000000401d60 <close@plt>:
  401d60:	adrp	x16, 419000 <ferror@plt+0x17050>
  401d64:	ldr	x17, [x16, #336]
  401d68:	add	x16, x16, #0x150
  401d6c:	br	x17

0000000000401d70 <__gmon_start__@plt>:
  401d70:	adrp	x16, 419000 <ferror@plt+0x17050>
  401d74:	ldr	x17, [x16, #344]
  401d78:	add	x16, x16, #0x158
  401d7c:	br	x17

0000000000401d80 <mktime@plt>:
  401d80:	adrp	x16, 419000 <ferror@plt+0x17050>
  401d84:	ldr	x17, [x16, #352]
  401d88:	add	x16, x16, #0x160
  401d8c:	br	x17

0000000000401d90 <write@plt>:
  401d90:	adrp	x16, 419000 <ferror@plt+0x17050>
  401d94:	ldr	x17, [x16, #360]
  401d98:	add	x16, x16, #0x168
  401d9c:	br	x17

0000000000401da0 <abort@plt>:
  401da0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401da4:	ldr	x17, [x16, #368]
  401da8:	add	x16, x16, #0x170
  401dac:	br	x17

0000000000401db0 <openlog@plt>:
  401db0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401db4:	ldr	x17, [x16, #376]
  401db8:	add	x16, x16, #0x178
  401dbc:	br	x17

0000000000401dc0 <access@plt>:
  401dc0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401dc4:	ldr	x17, [x16, #384]
  401dc8:	add	x16, x16, #0x180
  401dcc:	br	x17

0000000000401dd0 <memcmp@plt>:
  401dd0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401dd4:	ldr	x17, [x16, #392]
  401dd8:	add	x16, x16, #0x188
  401ddc:	br	x17

0000000000401de0 <textdomain@plt>:
  401de0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401de4:	ldr	x17, [x16, #400]
  401de8:	add	x16, x16, #0x190
  401dec:	br	x17

0000000000401df0 <getopt_long@plt>:
  401df0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401df4:	ldr	x17, [x16, #408]
  401df8:	add	x16, x16, #0x198
  401dfc:	br	x17

0000000000401e00 <strcmp@plt>:
  401e00:	adrp	x16, 419000 <ferror@plt+0x17050>
  401e04:	ldr	x17, [x16, #416]
  401e08:	add	x16, x16, #0x1a0
  401e0c:	br	x17

0000000000401e10 <warn@plt>:
  401e10:	adrp	x16, 419000 <ferror@plt+0x17050>
  401e14:	ldr	x17, [x16, #424]
  401e18:	add	x16, x16, #0x1a8
  401e1c:	br	x17

0000000000401e20 <__ctype_b_loc@plt>:
  401e20:	adrp	x16, 419000 <ferror@plt+0x17050>
  401e24:	ldr	x17, [x16, #432]
  401e28:	add	x16, x16, #0x1b0
  401e2c:	br	x17

0000000000401e30 <strtol@plt>:
  401e30:	adrp	x16, 419000 <ferror@plt+0x17050>
  401e34:	ldr	x17, [x16, #440]
  401e38:	add	x16, x16, #0x1b8
  401e3c:	br	x17

0000000000401e40 <free@plt>:
  401e40:	adrp	x16, 419000 <ferror@plt+0x17050>
  401e44:	ldr	x17, [x16, #448]
  401e48:	add	x16, x16, #0x1c0
  401e4c:	br	x17

0000000000401e50 <scols_table_enable_json@plt>:
  401e50:	adrp	x16, 419000 <ferror@plt+0x17050>
  401e54:	ldr	x17, [x16, #456]
  401e58:	add	x16, x16, #0x1c8
  401e5c:	br	x17

0000000000401e60 <strncasecmp@plt>:
  401e60:	adrp	x16, 419000 <ferror@plt+0x17050>
  401e64:	ldr	x17, [x16, #464]
  401e68:	add	x16, x16, #0x1d0
  401e6c:	br	x17

0000000000401e70 <vasprintf@plt>:
  401e70:	adrp	x16, 419000 <ferror@plt+0x17050>
  401e74:	ldr	x17, [x16, #472]
  401e78:	add	x16, x16, #0x1d8
  401e7c:	br	x17

0000000000401e80 <strndup@plt>:
  401e80:	adrp	x16, 419000 <ferror@plt+0x17050>
  401e84:	ldr	x17, [x16, #480]
  401e88:	add	x16, x16, #0x1e0
  401e8c:	br	x17

0000000000401e90 <strspn@plt>:
  401e90:	adrp	x16, 419000 <ferror@plt+0x17050>
  401e94:	ldr	x17, [x16, #488]
  401e98:	add	x16, x16, #0x1e8
  401e9c:	br	x17

0000000000401ea0 <strchr@plt>:
  401ea0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401ea4:	ldr	x17, [x16, #496]
  401ea8:	add	x16, x16, #0x1f0
  401eac:	br	x17

0000000000401eb0 <fcntl@plt>:
  401eb0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401eb4:	ldr	x17, [x16, #504]
  401eb8:	add	x16, x16, #0x1f8
  401ebc:	br	x17

0000000000401ec0 <fflush@plt>:
  401ec0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401ec4:	ldr	x17, [x16, #512]
  401ec8:	add	x16, x16, #0x200
  401ecc:	br	x17

0000000000401ed0 <scols_print_table@plt>:
  401ed0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401ed4:	ldr	x17, [x16, #520]
  401ed8:	add	x16, x16, #0x208
  401edc:	br	x17

0000000000401ee0 <warnx@plt>:
  401ee0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401ee4:	ldr	x17, [x16, #528]
  401ee8:	add	x16, x16, #0x210
  401eec:	br	x17

0000000000401ef0 <read@plt>:
  401ef0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401ef4:	ldr	x17, [x16, #536]
  401ef8:	add	x16, x16, #0x218
  401efc:	br	x17

0000000000401f00 <dcgettext@plt>:
  401f00:	adrp	x16, 419000 <ferror@plt+0x17050>
  401f04:	ldr	x17, [x16, #544]
  401f08:	add	x16, x16, #0x220
  401f0c:	br	x17

0000000000401f10 <errx@plt>:
  401f10:	adrp	x16, 419000 <ferror@plt+0x17050>
  401f14:	ldr	x17, [x16, #552]
  401f18:	add	x16, x16, #0x228
  401f1c:	br	x17

0000000000401f20 <strcspn@plt>:
  401f20:	adrp	x16, 419000 <ferror@plt+0x17050>
  401f24:	ldr	x17, [x16, #560]
  401f28:	add	x16, x16, #0x230
  401f2c:	br	x17

0000000000401f30 <printf@plt>:
  401f30:	adrp	x16, 419000 <ferror@plt+0x17050>
  401f34:	ldr	x17, [x16, #568]
  401f38:	add	x16, x16, #0x238
  401f3c:	br	x17

0000000000401f40 <__assert_fail@plt>:
  401f40:	adrp	x16, 419000 <ferror@plt+0x17050>
  401f44:	ldr	x17, [x16, #576]
  401f48:	add	x16, x16, #0x240
  401f4c:	br	x17

0000000000401f50 <__errno_location@plt>:
  401f50:	adrp	x16, 419000 <ferror@plt+0x17050>
  401f54:	ldr	x17, [x16, #584]
  401f58:	add	x16, x16, #0x248
  401f5c:	br	x17

0000000000401f60 <fprintf@plt>:
  401f60:	adrp	x16, 419000 <ferror@plt+0x17050>
  401f64:	ldr	x17, [x16, #592]
  401f68:	add	x16, x16, #0x250
  401f6c:	br	x17

0000000000401f70 <fgets@plt>:
  401f70:	adrp	x16, 419000 <ferror@plt+0x17050>
  401f74:	ldr	x17, [x16, #600]
  401f78:	add	x16, x16, #0x258
  401f7c:	br	x17

0000000000401f80 <scols_init_debug@plt>:
  401f80:	adrp	x16, 419000 <ferror@plt+0x17050>
  401f84:	ldr	x17, [x16, #608]
  401f88:	add	x16, x16, #0x260
  401f8c:	br	x17

0000000000401f90 <err@plt>:
  401f90:	adrp	x16, 419000 <ferror@plt+0x17050>
  401f94:	ldr	x17, [x16, #616]
  401f98:	add	x16, x16, #0x268
  401f9c:	br	x17

0000000000401fa0 <setlocale@plt>:
  401fa0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401fa4:	ldr	x17, [x16, #624]
  401fa8:	add	x16, x16, #0x270
  401fac:	br	x17

0000000000401fb0 <ferror@plt>:
  401fb0:	adrp	x16, 419000 <ferror@plt+0x17050>
  401fb4:	ldr	x17, [x16, #632]
  401fb8:	add	x16, x16, #0x278
  401fbc:	br	x17

Disassembly of section .text:

0000000000401fc0 <.text>:
  401fc0:	mov	x29, #0x0                   	// #0
  401fc4:	mov	x30, #0x0                   	// #0
  401fc8:	mov	x5, x0
  401fcc:	ldr	x1, [sp]
  401fd0:	add	x2, sp, #0x8
  401fd4:	mov	x6, sp
  401fd8:	movz	x0, #0x0, lsl #48
  401fdc:	movk	x0, #0x0, lsl #32
  401fe0:	movk	x0, #0x40, lsl #16
  401fe4:	movk	x0, #0x3260
  401fe8:	movz	x3, #0x0, lsl #48
  401fec:	movk	x3, #0x0, lsl #32
  401ff0:	movk	x3, #0x40, lsl #16
  401ff4:	movk	x3, #0x6328
  401ff8:	movz	x4, #0x0, lsl #48
  401ffc:	movk	x4, #0x0, lsl #32
  402000:	movk	x4, #0x40, lsl #16
  402004:	movk	x4, #0x63a8
  402008:	bl	401cd0 <__libc_start_main@plt>
  40200c:	bl	401da0 <abort@plt>
  402010:	adrp	x0, 418000 <ferror@plt+0x16050>
  402014:	ldr	x0, [x0, #4064]
  402018:	cbz	x0, 402020 <ferror@plt+0x70>
  40201c:	b	401d70 <__gmon_start__@plt>
  402020:	ret
  402024:	adrp	x0, 419000 <ferror@plt+0x17050>
  402028:	add	x0, x0, #0x298
  40202c:	adrp	x1, 419000 <ferror@plt+0x17050>
  402030:	add	x1, x1, #0x298
  402034:	cmp	x0, x1
  402038:	b.eq	40206c <ferror@plt+0xbc>  // b.none
  40203c:	stp	x29, x30, [sp, #-32]!
  402040:	mov	x29, sp
  402044:	adrp	x0, 406000 <ferror@plt+0x4050>
  402048:	ldr	x0, [x0, #984]
  40204c:	str	x0, [sp, #24]
  402050:	mov	x1, x0
  402054:	cbz	x1, 402064 <ferror@plt+0xb4>
  402058:	adrp	x0, 419000 <ferror@plt+0x17050>
  40205c:	add	x0, x0, #0x298
  402060:	blr	x1
  402064:	ldp	x29, x30, [sp], #32
  402068:	ret
  40206c:	ret
  402070:	adrp	x0, 419000 <ferror@plt+0x17050>
  402074:	add	x0, x0, #0x298
  402078:	adrp	x1, 419000 <ferror@plt+0x17050>
  40207c:	add	x1, x1, #0x298
  402080:	sub	x0, x0, x1
  402084:	lsr	x1, x0, #63
  402088:	add	x0, x1, x0, asr #3
  40208c:	cmp	xzr, x0, asr #1
  402090:	b.eq	4020c8 <ferror@plt+0x118>  // b.none
  402094:	stp	x29, x30, [sp, #-32]!
  402098:	mov	x29, sp
  40209c:	asr	x1, x0, #1
  4020a0:	adrp	x0, 406000 <ferror@plt+0x4050>
  4020a4:	ldr	x0, [x0, #992]
  4020a8:	str	x0, [sp, #24]
  4020ac:	mov	x2, x0
  4020b0:	cbz	x2, 4020c0 <ferror@plt+0x110>
  4020b4:	adrp	x0, 419000 <ferror@plt+0x17050>
  4020b8:	add	x0, x0, #0x298
  4020bc:	blr	x2
  4020c0:	ldp	x29, x30, [sp], #32
  4020c4:	ret
  4020c8:	ret
  4020cc:	adrp	x0, 419000 <ferror@plt+0x17050>
  4020d0:	ldrb	w0, [x0, #704]
  4020d4:	cbnz	w0, 4020f8 <ferror@plt+0x148>
  4020d8:	stp	x29, x30, [sp, #-16]!
  4020dc:	mov	x29, sp
  4020e0:	bl	402024 <ferror@plt+0x74>
  4020e4:	adrp	x0, 419000 <ferror@plt+0x17050>
  4020e8:	mov	w1, #0x1                   	// #1
  4020ec:	strb	w1, [x0, #704]
  4020f0:	ldp	x29, x30, [sp], #16
  4020f4:	ret
  4020f8:	ret
  4020fc:	stp	x29, x30, [sp, #-16]!
  402100:	mov	x29, sp
  402104:	bl	402070 <ferror@plt+0xc0>
  402108:	ldp	x29, x30, [sp], #16
  40210c:	ret
  402110:	stp	x29, x30, [sp, #-16]!
  402114:	mov	x29, sp
  402118:	adrp	x1, 419000 <ferror@plt+0x17050>
  40211c:	ldr	x1, [x1, #712]
  402120:	cmp	x1, x0
  402124:	b.ls	402148 <ferror@plt+0x198>  // b.plast
  402128:	adrp	x1, 419000 <ferror@plt+0x17050>
  40212c:	add	x1, x1, #0x2c8
  402130:	add	x1, x1, #0x8
  402134:	ldr	w0, [x1, x0, lsl #2]
  402138:	cmp	w0, #0x5
  40213c:	b.gt	402168 <ferror@plt+0x1b8>
  402140:	ldp	x29, x30, [sp], #16
  402144:	ret
  402148:	adrp	x3, 406000 <ferror@plt+0x4050>
  40214c:	add	x3, x3, #0xcb8
  402150:	mov	w2, #0xa5                  	// #165
  402154:	adrp	x1, 406000 <ferror@plt+0x4050>
  402158:	add	x1, x1, #0x3e8
  40215c:	adrp	x0, 406000 <ferror@plt+0x4050>
  402160:	add	x0, x0, #0x400
  402164:	bl	401f40 <__assert_fail@plt>
  402168:	adrp	x3, 406000 <ferror@plt+0x4050>
  40216c:	add	x3, x3, #0xcb8
  402170:	mov	w2, #0xa6                  	// #166
  402174:	adrp	x1, 406000 <ferror@plt+0x4050>
  402178:	add	x1, x1, #0x3e8
  40217c:	adrp	x0, 406000 <ferror@plt+0x4050>
  402180:	add	x0, x0, #0x410
  402184:	bl	401f40 <__assert_fail@plt>
  402188:	stp	x29, x30, [sp, #-64]!
  40218c:	mov	x29, sp
  402190:	stp	x19, x20, [sp, #16]
  402194:	stp	x21, x22, [sp, #32]
  402198:	str	x23, [sp, #48]
  40219c:	cbz	x0, 4021bc <ferror@plt+0x20c>
  4021a0:	mov	x23, x0
  4021a4:	mov	x21, x1
  4021a8:	mov	x19, #0x0                   	// #0
  4021ac:	adrp	x22, 406000 <ferror@plt+0x4050>
  4021b0:	add	x22, x22, #0xcb8
  4021b4:	add	x22, x22, #0x28
  4021b8:	b	4021ec <ferror@plt+0x23c>
  4021bc:	adrp	x3, 406000 <ferror@plt+0x4050>
  4021c0:	add	x3, x3, #0xcb8
  4021c4:	add	x3, x3, #0x10
  4021c8:	mov	w2, #0x97                  	// #151
  4021cc:	adrp	x1, 406000 <ferror@plt+0x4050>
  4021d0:	add	x1, x1, #0x3e8
  4021d4:	adrp	x0, 406000 <ferror@plt+0x4050>
  4021d8:	add	x0, x0, #0x438
  4021dc:	bl	401f40 <__assert_fail@plt>
  4021e0:	add	x19, x19, #0x1
  4021e4:	cmp	x19, #0x6
  4021e8:	b.eq	402218 <ferror@plt+0x268>  // b.none
  4021ec:	lsl	x1, x19, #5
  4021f0:	ldr	x20, [x1, x22]
  4021f4:	mov	x2, x21
  4021f8:	mov	x1, x20
  4021fc:	mov	x0, x23
  402200:	bl	401e60 <strncasecmp@plt>
  402204:	cbnz	w0, 4021e0 <ferror@plt+0x230>
  402208:	ldrsb	w0, [x20, x21]
  40220c:	cbnz	w0, 4021e0 <ferror@plt+0x230>
  402210:	mov	w0, w19
  402214:	b	402238 <ferror@plt+0x288>
  402218:	mov	w2, #0x5                   	// #5
  40221c:	adrp	x1, 406000 <ferror@plt+0x4050>
  402220:	add	x1, x1, #0x440
  402224:	mov	x0, #0x0                   	// #0
  402228:	bl	401f00 <dcgettext@plt>
  40222c:	mov	x1, x23
  402230:	bl	401ee0 <warnx@plt>
  402234:	mov	w0, #0xffffffff            	// #-1
  402238:	ldp	x19, x20, [sp, #16]
  40223c:	ldp	x21, x22, [sp, #32]
  402240:	ldr	x23, [sp, #48]
  402244:	ldp	x29, x30, [sp], #64
  402248:	ret
  40224c:	stp	x29, x30, [sp, #-96]!
  402250:	mov	x29, sp
  402254:	stp	x19, x20, [sp, #16]
  402258:	mov	x20, x0
  40225c:	bl	401e20 <__ctype_b_loc@plt>
  402260:	ldrsb	x1, [x20]
  402264:	ldr	x0, [x0]
  402268:	ldrh	w0, [x0, x1, lsl #1]
  40226c:	tbz	w0, #9, 4022d0 <ferror@plt+0x320>
  402270:	adrp	x19, 406000 <ferror@plt+0x4050>
  402274:	add	x19, x19, #0xcb8
  402278:	add	x19, x19, #0xe8
  40227c:	adrp	x1, 406000 <ferror@plt+0x4050>
  402280:	add	x1, x1, #0x458
  402284:	mov	x0, x20
  402288:	bl	401e00 <strcmp@plt>
  40228c:	cbz	w0, 4022a0 <ferror@plt+0x2f0>
  402290:	add	x19, x19, #0x18
  402294:	ldr	x1, [x19, #8]
  402298:	cbnz	x1, 402284 <ferror@plt+0x2d4>
  40229c:	b	4022d4 <ferror@plt+0x324>
  4022a0:	ldr	w19, [x19]
  4022a4:	adrp	x1, 406000 <ferror@plt+0x4050>
  4022a8:	add	x1, x1, #0x458
  4022ac:	mov	x0, x20
  4022b0:	bl	401e00 <strcmp@plt>
  4022b4:	cmp	w0, #0x0
  4022b8:	mov	w1, #0x3                   	// #3
  4022bc:	csinc	w1, w1, wzr, eq  // eq = none
  4022c0:	mov	x0, #0x0                   	// #0
  4022c4:	bfxil	x0, x19, #0, #32
  4022c8:	bfi	x0, x1, #32, #32
  4022cc:	b	4022d8 <ferror@plt+0x328>
  4022d0:	tbnz	w0, #11, 4022e4 <ferror@plt+0x334>
  4022d4:	mov	x0, #0x0                   	// #0
  4022d8:	ldp	x19, x20, [sp, #16]
  4022dc:	ldp	x29, x30, [sp], #96
  4022e0:	ret
  4022e4:	mov	w2, #0x5                   	// #5
  4022e8:	adrp	x1, 406000 <ferror@plt+0x4050>
  4022ec:	add	x1, x1, #0x460
  4022f0:	mov	x0, #0x0                   	// #0
  4022f4:	bl	401f00 <dcgettext@plt>
  4022f8:	mov	x1, x0
  4022fc:	mov	x0, x20
  402300:	bl	4043d8 <ferror@plt+0x2428>
  402304:	mov	w19, w0
  402308:	mov	w3, w0
  40230c:	adrp	x2, 406000 <ferror@plt+0x4050>
  402310:	add	x2, x2, #0x478
  402314:	mov	x1, #0x3f                  	// #63
  402318:	add	x0, sp, #0x20
  40231c:	bl	401c10 <snprintf@plt>
  402320:	mov	w1, #0x0                   	// #0
  402324:	add	x0, sp, #0x20
  402328:	bl	401dc0 <access@plt>
  40232c:	cmp	w0, #0x0
  402330:	cset	w1, eq  // eq = none
  402334:	lsl	w1, w1, #1
  402338:	mov	x0, #0x0                   	// #0
  40233c:	bfxil	x0, x19, #0, #32
  402340:	bfi	x0, x1, #32, #32
  402344:	b	4022d8 <ferror@plt+0x328>
  402348:	stp	x29, x30, [sp, #-32]!
  40234c:	mov	x29, sp
  402350:	stp	x19, x20, [sp, #16]
  402354:	mov	w20, w0
  402358:	mov	w1, #0x0                   	// #0
  40235c:	adrp	x0, 406000 <ferror@plt+0x4050>
  402360:	add	x0, x0, #0x498
  402364:	bl	401c80 <open@plt>
  402368:	tbnz	w0, #31, 402384 <ferror@plt+0x3d4>
  40236c:	mov	w19, w0
  402370:	cbnz	w20, 4023b4 <ferror@plt+0x404>
  402374:	mov	w0, w19
  402378:	ldp	x19, x20, [sp, #16]
  40237c:	ldp	x29, x30, [sp], #32
  402380:	ret
  402384:	mov	w2, #0x5                   	// #5
  402388:	adrp	x1, 406000 <ferror@plt+0x4050>
  40238c:	add	x1, x1, #0x4a8
  402390:	mov	x0, #0x0                   	// #0
  402394:	bl	401f00 <dcgettext@plt>
  402398:	adrp	x1, 406000 <ferror@plt+0x4050>
  40239c:	add	x1, x1, #0x498
  4023a0:	bl	401e10 <warn@plt>
  4023a4:	bl	401f50 <__errno_location@plt>
  4023a8:	ldr	w19, [x0]
  4023ac:	neg	w19, w19
  4023b0:	b	402374 <ferror@plt+0x3c4>
  4023b4:	mov	w2, #0x800                 	// #2048
  4023b8:	mov	w1, #0x4                   	// #4
  4023bc:	bl	401eb0 <fcntl@plt>
  4023c0:	tbz	w0, #31, 402374 <ferror@plt+0x3c4>
  4023c4:	mov	w2, #0x5                   	// #5
  4023c8:	adrp	x1, 406000 <ferror@plt+0x4050>
  4023cc:	add	x1, x1, #0x4b8
  4023d0:	mov	x0, #0x0                   	// #0
  4023d4:	bl	401f00 <dcgettext@plt>
  4023d8:	adrp	x1, 406000 <ferror@plt+0x4050>
  4023dc:	add	x1, x1, #0x498
  4023e0:	bl	401e10 <warn@plt>
  4023e4:	mov	w0, w19
  4023e8:	bl	401d60 <close@plt>
  4023ec:	bl	401f50 <__errno_location@plt>
  4023f0:	ldr	w19, [x0]
  4023f4:	neg	w19, w19
  4023f8:	b	402374 <ferror@plt+0x3c4>
  4023fc:	stp	x29, x30, [sp, #-32]!
  402400:	mov	x29, sp
  402404:	str	x19, [sp, #16]
  402408:	mov	x2, #0x8                   	// #8
  40240c:	bl	401ef0 <read@plt>
  402410:	tbnz	x0, #63, 402430 <ferror@plt+0x480>
  402414:	mov	x19, x0
  402418:	mov	w0, #0x0                   	// #0
  40241c:	cmp	x19, #0x7
  402420:	b.le	402474 <ferror@plt+0x4c4>
  402424:	ldr	x19, [sp, #16]
  402428:	ldp	x29, x30, [sp], #32
  40242c:	ret
  402430:	bl	401f50 <__errno_location@plt>
  402434:	mov	x19, x0
  402438:	ldr	w1, [x0]
  40243c:	mov	w0, #0x1                   	// #1
  402440:	cmp	w1, #0xb
  402444:	b.eq	402424 <ferror@plt+0x474>  // b.none
  402448:	mov	w2, #0x5                   	// #5
  40244c:	adrp	x1, 406000 <ferror@plt+0x4050>
  402450:	add	x1, x1, #0x4d8
  402454:	mov	x0, #0x0                   	// #0
  402458:	bl	401f00 <dcgettext@plt>
  40245c:	adrp	x1, 406000 <ferror@plt+0x4050>
  402460:	add	x1, x1, #0x498
  402464:	bl	401e10 <warn@plt>
  402468:	ldr	w0, [x19]
  40246c:	neg	w0, w0
  402470:	b	402424 <ferror@plt+0x474>
  402474:	mov	w2, #0x5                   	// #5
  402478:	adrp	x1, 406000 <ferror@plt+0x4050>
  40247c:	add	x1, x1, #0x4e8
  402480:	mov	x0, #0x0                   	// #0
  402484:	bl	401f00 <dcgettext@plt>
  402488:	mov	w2, #0x8                   	// #8
  40248c:	mov	x1, x19
  402490:	bl	401ee0 <warnx@plt>
  402494:	mov	w0, #0x1                   	// #1
  402498:	b	402424 <ferror@plt+0x474>
  40249c:	mov	x2, x0
  4024a0:	ldrb	w0, [x0, #5]
  4024a4:	cbnz	w0, 4024fc <ferror@plt+0x54c>
  4024a8:	ldr	w3, [x1, #4]
  4024ac:	cmp	w3, #0x2
  4024b0:	b.eq	4024dc <ferror@plt+0x52c>  // b.none
  4024b4:	mov	w0, #0x1                   	// #1
  4024b8:	cmp	w3, #0x3
  4024bc:	b.eq	402500 <ferror@plt+0x550>  // b.none
  4024c0:	cmp	w3, w0
  4024c4:	b.ne	4024f0 <ferror@plt+0x540>  // b.any
  4024c8:	ldrb	w2, [x2, #4]
  4024cc:	ldr	w0, [x1]
  4024d0:	cmp	w2, w0
  4024d4:	cset	w0, eq  // eq = none
  4024d8:	ret
  4024dc:	ldr	w2, [x2]
  4024e0:	ldr	w0, [x1]
  4024e4:	cmp	w2, w0
  4024e8:	cset	w0, eq  // eq = none
  4024ec:	ret
  4024f0:	stp	x29, x30, [sp, #-16]!
  4024f4:	mov	x29, sp
  4024f8:	bl	401da0 <abort@plt>
  4024fc:	mov	w0, #0x0                   	// #0
  402500:	ret
  402504:	mov	x12, #0x1020                	// #4128
  402508:	sub	sp, sp, x12
  40250c:	stp	x29, x30, [sp]
  402510:	mov	x29, sp
  402514:	mov	x4, x1
  402518:	mov	w3, w0
  40251c:	adrp	x2, 406000 <ferror@plt+0x4050>
  402520:	add	x2, x2, #0x510
  402524:	mov	x1, #0x1000                	// #4096
  402528:	add	x0, sp, #0x20
  40252c:	bl	401c10 <snprintf@plt>
  402530:	adrp	x1, 406000 <ferror@plt+0x4050>
  402534:	add	x1, x1, #0x530
  402538:	add	x0, sp, #0x20
  40253c:	bl	401c50 <fopen@plt>
  402540:	cbz	x0, 402590 <ferror@plt+0x5e0>
  402544:	str	x19, [sp, #16]
  402548:	mov	x19, x0
  40254c:	mov	x2, x0
  402550:	mov	w1, #0x80                  	// #128
  402554:	adrp	x0, 419000 <ferror@plt+0x17050>
  402558:	add	x0, x0, #0x2c8
  40255c:	add	x0, x0, #0x38
  402560:	bl	401f70 <fgets@plt>
  402564:	cbz	x0, 402584 <ferror@plt+0x5d4>
  402568:	mov	w1, #0xa                   	// #10
  40256c:	adrp	x0, 419000 <ferror@plt+0x17050>
  402570:	add	x0, x0, #0x2c8
  402574:	add	x0, x0, #0x38
  402578:	bl	401ea0 <strchr@plt>
  40257c:	cbz	x0, 402584 <ferror@plt+0x5d4>
  402580:	strb	wzr, [x0]
  402584:	mov	x0, x19
  402588:	bl	401c40 <fclose@plt>
  40258c:	ldr	x19, [sp, #16]
  402590:	adrp	x0, 419000 <ferror@plt+0x17050>
  402594:	add	x0, x0, #0x2c8
  402598:	add	x0, x0, #0x38
  40259c:	ldp	x29, x30, [sp]
  4025a0:	mov	x12, #0x1020                	// #4128
  4025a4:	add	sp, sp, x12
  4025a8:	ret
  4025ac:	stp	x29, x30, [sp, #-256]!
  4025b0:	mov	x29, sp
  4025b4:	str	x2, [sp, #208]
  4025b8:	str	x3, [sp, #216]
  4025bc:	str	x4, [sp, #224]
  4025c0:	str	x5, [sp, #232]
  4025c4:	str	x6, [sp, #240]
  4025c8:	str	x7, [sp, #248]
  4025cc:	str	q0, [sp, #80]
  4025d0:	str	q1, [sp, #96]
  4025d4:	str	q2, [sp, #112]
  4025d8:	str	q3, [sp, #128]
  4025dc:	str	q4, [sp, #144]
  4025e0:	str	q5, [sp, #160]
  4025e4:	str	q6, [sp, #176]
  4025e8:	str	q7, [sp, #192]
  4025ec:	add	x2, sp, #0x100
  4025f0:	str	x2, [sp, #48]
  4025f4:	str	x2, [sp, #56]
  4025f8:	add	x2, sp, #0xd0
  4025fc:	str	x2, [sp, #64]
  402600:	mov	w2, #0xffffffd0            	// #-48
  402604:	str	w2, [sp, #72]
  402608:	mov	w2, #0xffffff80            	// #-128
  40260c:	str	w2, [sp, #76]
  402610:	ldp	x2, x3, [sp, #48]
  402614:	stp	x2, x3, [sp, #16]
  402618:	ldp	x2, x3, [sp, #64]
  40261c:	stp	x2, x3, [sp, #32]
  402620:	add	x2, sp, #0x10
  402624:	bl	401e70 <vasprintf@plt>
  402628:	tbnz	w0, #31, 402634 <ferror@plt+0x684>
  40262c:	ldp	x29, x30, [sp], #256
  402630:	ret
  402634:	adrp	x1, 406000 <ferror@plt+0x4050>
  402638:	add	x1, x1, #0x538
  40263c:	mov	w0, #0x1                   	// #1
  402640:	bl	401f90 <err@plt>
  402644:	stp	x29, x30, [sp, #-80]!
  402648:	mov	x29, sp
  40264c:	stp	x19, x20, [sp, #16]
  402650:	stp	x21, x22, [sp, #32]
  402654:	stp	x23, x24, [sp, #48]
  402658:	str	x25, [sp, #64]
  40265c:	mov	w2, #0x5                   	// #5
  402660:	adrp	x1, 406000 <ferror@plt+0x4050>
  402664:	add	x1, x1, #0x550
  402668:	mov	x0, #0x0                   	// #0
  40266c:	bl	401f00 <dcgettext@plt>
  402670:	adrp	x19, 419000 <ferror@plt+0x17050>
  402674:	ldr	x1, [x19, #688]
  402678:	bl	401b10 <fputs@plt>
  40267c:	ldr	x20, [x19, #688]
  402680:	mov	w2, #0x5                   	// #5
  402684:	adrp	x1, 406000 <ferror@plt+0x4050>
  402688:	add	x1, x1, #0x560
  40268c:	mov	x0, #0x0                   	// #0
  402690:	bl	401f00 <dcgettext@plt>
  402694:	adrp	x1, 419000 <ferror@plt+0x17050>
  402698:	ldr	x2, [x1, #696]
  40269c:	mov	x1, x0
  4026a0:	mov	x0, x20
  4026a4:	bl	401f60 <fprintf@plt>
  4026a8:	ldr	x1, [x19, #688]
  4026ac:	mov	w0, #0xa                   	// #10
  4026b0:	bl	401be0 <fputc@plt>
  4026b4:	mov	w2, #0x5                   	// #5
  4026b8:	adrp	x1, 406000 <ferror@plt+0x4050>
  4026bc:	add	x1, x1, #0x588
  4026c0:	mov	x0, #0x0                   	// #0
  4026c4:	bl	401f00 <dcgettext@plt>
  4026c8:	ldr	x1, [x19, #688]
  4026cc:	bl	401b10 <fputs@plt>
  4026d0:	mov	w2, #0x5                   	// #5
  4026d4:	adrp	x1, 406000 <ferror@plt+0x4050>
  4026d8:	add	x1, x1, #0x5c0
  4026dc:	mov	x0, #0x0                   	// #0
  4026e0:	bl	401f00 <dcgettext@plt>
  4026e4:	ldr	x1, [x19, #688]
  4026e8:	bl	401b10 <fputs@plt>
  4026ec:	mov	w2, #0x5                   	// #5
  4026f0:	adrp	x1, 406000 <ferror@plt+0x4050>
  4026f4:	add	x1, x1, #0x5d0
  4026f8:	mov	x0, #0x0                   	// #0
  4026fc:	bl	401f00 <dcgettext@plt>
  402700:	ldr	x1, [x19, #688]
  402704:	bl	401b10 <fputs@plt>
  402708:	mov	w2, #0x5                   	// #5
  40270c:	adrp	x1, 406000 <ferror@plt+0x4050>
  402710:	add	x1, x1, #0x600
  402714:	mov	x0, #0x0                   	// #0
  402718:	bl	401f00 <dcgettext@plt>
  40271c:	ldr	x1, [x19, #688]
  402720:	bl	401b10 <fputs@plt>
  402724:	mov	w2, #0x5                   	// #5
  402728:	adrp	x1, 406000 <ferror@plt+0x4050>
  40272c:	add	x1, x1, #0x630
  402730:	mov	x0, #0x0                   	// #0
  402734:	bl	401f00 <dcgettext@plt>
  402738:	ldr	x1, [x19, #688]
  40273c:	bl	401b10 <fputs@plt>
  402740:	mov	w2, #0x5                   	// #5
  402744:	adrp	x1, 406000 <ferror@plt+0x4050>
  402748:	add	x1, x1, #0x670
  40274c:	mov	x0, #0x0                   	// #0
  402750:	bl	401f00 <dcgettext@plt>
  402754:	ldr	x1, [x19, #688]
  402758:	bl	401b10 <fputs@plt>
  40275c:	mov	w2, #0x5                   	// #5
  402760:	adrp	x1, 406000 <ferror@plt+0x4050>
  402764:	add	x1, x1, #0x6a0
  402768:	mov	x0, #0x0                   	// #0
  40276c:	bl	401f00 <dcgettext@plt>
  402770:	ldr	x1, [x19, #688]
  402774:	bl	401b10 <fputs@plt>
  402778:	ldr	x1, [x19, #688]
  40277c:	mov	w0, #0xa                   	// #10
  402780:	bl	401be0 <fputc@plt>
  402784:	mov	w2, #0x5                   	// #5
  402788:	adrp	x1, 406000 <ferror@plt+0x4050>
  40278c:	add	x1, x1, #0x6d8
  402790:	mov	x0, #0x0                   	// #0
  402794:	bl	401f00 <dcgettext@plt>
  402798:	mov	x20, x0
  40279c:	mov	w2, #0x5                   	// #5
  4027a0:	adrp	x1, 406000 <ferror@plt+0x4050>
  4027a4:	add	x1, x1, #0x6f0
  4027a8:	mov	x0, #0x0                   	// #0
  4027ac:	bl	401f00 <dcgettext@plt>
  4027b0:	mov	x4, x0
  4027b4:	adrp	x3, 406000 <ferror@plt+0x4050>
  4027b8:	add	x3, x3, #0x700
  4027bc:	mov	x2, x20
  4027c0:	adrp	x1, 406000 <ferror@plt+0x4050>
  4027c4:	add	x1, x1, #0x710
  4027c8:	adrp	x0, 406000 <ferror@plt+0x4050>
  4027cc:	add	x0, x0, #0x720
  4027d0:	bl	401f30 <printf@plt>
  4027d4:	mov	w2, #0x5                   	// #5
  4027d8:	adrp	x1, 406000 <ferror@plt+0x4050>
  4027dc:	add	x1, x1, #0x738
  4027e0:	mov	x0, #0x0                   	// #0
  4027e4:	bl	401f00 <dcgettext@plt>
  4027e8:	ldr	x1, [x19, #688]
  4027ec:	bl	401b10 <fputs@plt>
  4027f0:	adrp	x22, 406000 <ferror@plt+0x4050>
  4027f4:	add	x22, x22, #0xcb8
  4027f8:	add	x19, x22, #0x28
  4027fc:	add	x22, x22, #0xe8
  402800:	adrp	x25, 419000 <ferror@plt+0x17050>
  402804:	mov	w24, #0x5                   	// #5
  402808:	adrp	x23, 406000 <ferror@plt+0x4050>
  40280c:	add	x23, x23, #0x758
  402810:	ldr	x20, [x25, #688]
  402814:	ldr	x21, [x19]
  402818:	mov	w2, w24
  40281c:	ldr	x1, [x19, #24]
  402820:	mov	x0, #0x0                   	// #0
  402824:	bl	401f00 <dcgettext@plt>
  402828:	mov	x3, x0
  40282c:	mov	x2, x21
  402830:	mov	x1, x23
  402834:	mov	x0, x20
  402838:	bl	401f60 <fprintf@plt>
  40283c:	add	x19, x19, #0x20
  402840:	cmp	x19, x22
  402844:	b.ne	402810 <ferror@plt+0x860>  // b.any
  402848:	mov	w2, #0x5                   	// #5
  40284c:	adrp	x1, 406000 <ferror@plt+0x4050>
  402850:	add	x1, x1, #0x768
  402854:	mov	x0, #0x0                   	// #0
  402858:	bl	401f00 <dcgettext@plt>
  40285c:	adrp	x19, 419000 <ferror@plt+0x17050>
  402860:	ldr	x1, [x19, #688]
  402864:	bl	401b10 <fputs@plt>
  402868:	mov	w2, #0x5                   	// #5
  40286c:	adrp	x1, 406000 <ferror@plt+0x4050>
  402870:	add	x1, x1, #0x778
  402874:	mov	x0, #0x0                   	// #0
  402878:	bl	401f00 <dcgettext@plt>
  40287c:	ldr	x1, [x19, #688]
  402880:	bl	401b10 <fputs@plt>
  402884:	mov	w2, #0x5                   	// #5
  402888:	adrp	x1, 406000 <ferror@plt+0x4050>
  40288c:	add	x1, x1, #0x780
  402890:	mov	x0, #0x0                   	// #0
  402894:	bl	401f00 <dcgettext@plt>
  402898:	ldr	x1, [x19, #688]
  40289c:	bl	401b10 <fputs@plt>
  4028a0:	mov	w2, #0x5                   	// #5
  4028a4:	adrp	x1, 406000 <ferror@plt+0x4050>
  4028a8:	add	x1, x1, #0x788
  4028ac:	mov	x0, #0x0                   	// #0
  4028b0:	bl	401f00 <dcgettext@plt>
  4028b4:	ldr	x1, [x19, #688]
  4028b8:	bl	401b10 <fputs@plt>
  4028bc:	mov	w2, #0x5                   	// #5
  4028c0:	adrp	x1, 406000 <ferror@plt+0x4050>
  4028c4:	add	x1, x1, #0x7a0
  4028c8:	mov	x0, #0x0                   	// #0
  4028cc:	bl	401f00 <dcgettext@plt>
  4028d0:	ldr	x1, [x19, #688]
  4028d4:	bl	401b10 <fputs@plt>
  4028d8:	mov	w2, #0x5                   	// #5
  4028dc:	adrp	x1, 406000 <ferror@plt+0x4050>
  4028e0:	add	x1, x1, #0x7b8
  4028e4:	mov	x0, #0x0                   	// #0
  4028e8:	bl	401f00 <dcgettext@plt>
  4028ec:	ldr	x1, [x19, #688]
  4028f0:	bl	401b10 <fputs@plt>
  4028f4:	ldr	x19, [x19, #688]
  4028f8:	mov	w2, #0x5                   	// #5
  4028fc:	adrp	x1, 406000 <ferror@plt+0x4050>
  402900:	add	x1, x1, #0x7d0
  402904:	mov	x0, #0x0                   	// #0
  402908:	bl	401f00 <dcgettext@plt>
  40290c:	adrp	x2, 406000 <ferror@plt+0x4050>
  402910:	add	x2, x2, #0x7f0
  402914:	mov	x1, x0
  402918:	mov	x0, x19
  40291c:	bl	401f60 <fprintf@plt>
  402920:	mov	w0, #0x0                   	// #0
  402924:	bl	401b30 <exit@plt>
  402928:	stp	x29, x30, [sp, #-32]!
  40292c:	mov	x29, sp
  402930:	stp	x19, x20, [sp, #16]
  402934:	adrp	x0, 419000 <ferror@plt+0x17050>
  402938:	ldr	x20, [x0, #688]
  40293c:	bl	401f50 <__errno_location@plt>
  402940:	mov	x19, x0
  402944:	str	wzr, [x0]
  402948:	mov	x0, x20
  40294c:	bl	401fb0 <ferror@plt>
  402950:	cbz	w0, 402998 <ferror@plt+0x9e8>
  402954:	ldr	w0, [x19]
  402958:	cmp	w0, #0x9
  40295c:	b.eq	402968 <ferror@plt+0x9b8>  // b.none
  402960:	cmp	w0, #0x20
  402964:	b.ne	4029c4 <ferror@plt+0xa14>  // b.any
  402968:	adrp	x0, 419000 <ferror@plt+0x17050>
  40296c:	ldr	x20, [x0, #664]
  402970:	str	wzr, [x19]
  402974:	mov	x0, x20
  402978:	bl	401fb0 <ferror@plt>
  40297c:	cbz	w0, 402a04 <ferror@plt+0xa54>
  402980:	ldr	w0, [x19]
  402984:	cmp	w0, #0x9
  402988:	b.ne	402a30 <ferror@plt+0xa80>  // b.any
  40298c:	ldp	x19, x20, [sp, #16]
  402990:	ldp	x29, x30, [sp], #32
  402994:	ret
  402998:	mov	x0, x20
  40299c:	bl	401ec0 <fflush@plt>
  4029a0:	cbnz	w0, 402954 <ferror@plt+0x9a4>
  4029a4:	mov	x0, x20
  4029a8:	bl	401c30 <fileno@plt>
  4029ac:	tbnz	w0, #31, 402954 <ferror@plt+0x9a4>
  4029b0:	bl	401b40 <dup@plt>
  4029b4:	tbnz	w0, #31, 402954 <ferror@plt+0x9a4>
  4029b8:	bl	401d60 <close@plt>
  4029bc:	cbz	w0, 402968 <ferror@plt+0x9b8>
  4029c0:	b	402954 <ferror@plt+0x9a4>
  4029c4:	cbz	w0, 4029e8 <ferror@plt+0xa38>
  4029c8:	mov	w2, #0x5                   	// #5
  4029cc:	adrp	x1, 406000 <ferror@plt+0x4050>
  4029d0:	add	x1, x1, #0x800
  4029d4:	mov	x0, #0x0                   	// #0
  4029d8:	bl	401f00 <dcgettext@plt>
  4029dc:	bl	401e10 <warn@plt>
  4029e0:	mov	w0, #0x1                   	// #1
  4029e4:	bl	401ae0 <_exit@plt>
  4029e8:	mov	w2, #0x5                   	// #5
  4029ec:	adrp	x1, 406000 <ferror@plt+0x4050>
  4029f0:	add	x1, x1, #0x800
  4029f4:	mov	x0, #0x0                   	// #0
  4029f8:	bl	401f00 <dcgettext@plt>
  4029fc:	bl	401ee0 <warnx@plt>
  402a00:	b	4029e0 <ferror@plt+0xa30>
  402a04:	mov	x0, x20
  402a08:	bl	401ec0 <fflush@plt>
  402a0c:	cbnz	w0, 402980 <ferror@plt+0x9d0>
  402a10:	mov	x0, x20
  402a14:	bl	401c30 <fileno@plt>
  402a18:	tbnz	w0, #31, 402980 <ferror@plt+0x9d0>
  402a1c:	bl	401b40 <dup@plt>
  402a20:	tbnz	w0, #31, 402980 <ferror@plt+0x9d0>
  402a24:	bl	401d60 <close@plt>
  402a28:	cbz	w0, 40298c <ferror@plt+0x9dc>
  402a2c:	b	402980 <ferror@plt+0x9d0>
  402a30:	mov	w0, #0x1                   	// #1
  402a34:	bl	401ae0 <_exit@plt>
  402a38:	stp	x29, x30, [sp, #-80]!
  402a3c:	mov	x29, sp
  402a40:	stp	x19, x20, [sp, #16]
  402a44:	str	wzr, [sp, #72]
  402a48:	cbz	x0, 402aa8 <ferror@plt+0xaf8>
  402a4c:	mov	x19, x0
  402a50:	bl	40224c <ferror@plt+0x29c>
  402a54:	str	x0, [sp, #72]
  402a58:	cmp	xzr, x0, lsr #32
  402a5c:	b.eq	402a84 <ferror@plt+0xad4>  // b.none
  402a60:	stp	x21, x22, [sp, #32]
  402a64:	str	x23, [sp, #48]
  402a68:	mov	w0, #0x1                   	// #1
  402a6c:	bl	402348 <ferror@plt+0x398>
  402a70:	mov	w20, w0
  402a74:	adrp	x21, 406000 <ferror@plt+0x4050>
  402a78:	add	x21, x21, #0xcb8
  402a7c:	add	x22, x21, #0xe8
  402a80:	b	402acc <ferror@plt+0xb1c>
  402a84:	mov	w2, #0x5                   	// #5
  402a88:	adrp	x1, 406000 <ferror@plt+0x4050>
  402a8c:	add	x1, x1, #0x820
  402a90:	mov	x0, #0x0                   	// #0
  402a94:	bl	401f00 <dcgettext@plt>
  402a98:	mov	x1, x19
  402a9c:	bl	401ee0 <warnx@plt>
  402aa0:	mov	w19, #0xffffffea            	// #-22
  402aa4:	b	402c58 <ferror@plt+0xca8>
  402aa8:	stp	x21, x22, [sp, #32]
  402aac:	str	x23, [sp, #48]
  402ab0:	mov	w0, #0x3                   	// #3
  402ab4:	str	w0, [sp, #76]
  402ab8:	b	402a68 <ferror@plt+0xab8>
  402abc:	bl	401f50 <__errno_location@plt>
  402ac0:	ldr	w0, [x0]
  402ac4:	cmp	w0, #0xb
  402ac8:	b.eq	402c44 <ferror@plt+0xc94>  // b.none
  402acc:	add	x1, sp, #0x40
  402ad0:	mov	w0, w20
  402ad4:	bl	4023fc <ferror@plt+0x44c>
  402ad8:	mov	w19, w0
  402adc:	tbnz	w0, #31, 402c48 <ferror@plt+0xc98>
  402ae0:	cmp	w0, #0x1
  402ae4:	b.eq	402abc <ferror@plt+0xb0c>  // b.none
  402ae8:	cbnz	w0, 402acc <ferror@plt+0xb1c>
  402aec:	add	x1, sp, #0x48
  402af0:	add	x0, sp, #0x40
  402af4:	bl	40249c <ferror@plt+0x4ec>
  402af8:	cbz	w0, 402acc <ferror@plt+0xb1c>
  402afc:	adrp	x1, 406000 <ferror@plt+0x4050>
  402b00:	add	x1, x1, #0x438
  402b04:	ldr	w0, [sp, #64]
  402b08:	bl	402504 <ferror@plt+0x554>
  402b0c:	cbz	x0, 402b68 <ferror@plt+0xbb8>
  402b10:	bl	401d30 <strdup@plt>
  402b14:	mov	x19, x0
  402b18:	cbz	x0, 402b8c <ferror@plt+0xbdc>
  402b1c:	ldrb	w4, [sp, #68]
  402b20:	add	x2, x21, #0xe8
  402b24:	mov	x1, #0x0                   	// #0
  402b28:	ldr	w3, [x2]
  402b2c:	cmp	w4, w3
  402b30:	b.eq	402b9c <ferror@plt+0xbec>  // b.none
  402b34:	add	x1, x1, #0x1
  402b38:	add	x2, x2, #0x18
  402b3c:	cmp	x1, #0xc
  402b40:	b.ne	402b28 <ferror@plt+0xb78>  // b.any
  402b44:	adrp	x3, 406000 <ferror@plt+0x4050>
  402b48:	add	x3, x3, #0xcb8
  402b4c:	add	x3, x3, #0x208
  402b50:	mov	w2, #0x4a                  	// #74
  402b54:	adrp	x1, 406000 <ferror@plt+0x4050>
  402b58:	add	x1, x1, #0x838
  402b5c:	adrp	x0, 406000 <ferror@plt+0x4050>
  402b60:	add	x0, x0, #0x850
  402b64:	bl	401f40 <__assert_fail@plt>
  402b68:	adrp	x3, 406000 <ferror@plt+0x4050>
  402b6c:	add	x3, x3, #0xcb8
  402b70:	add	x3, x3, #0x208
  402b74:	mov	w2, #0x4a                  	// #74
  402b78:	adrp	x1, 406000 <ferror@plt+0x4050>
  402b7c:	add	x1, x1, #0x838
  402b80:	adrp	x0, 406000 <ferror@plt+0x4050>
  402b84:	add	x0, x0, #0x850
  402b88:	bl	401f40 <__assert_fail@plt>
  402b8c:	adrp	x1, 406000 <ferror@plt+0x4050>
  402b90:	add	x1, x1, #0x858
  402b94:	mov	w0, #0x1                   	// #1
  402b98:	bl	401f90 <err@plt>
  402b9c:	add	x1, x1, x1, lsl #1
  402ba0:	add	x1, x22, x1, lsl #3
  402ba4:	ldr	x0, [x1, #16]
  402ba8:	cbz	x0, 402b44 <ferror@plt+0xb94>
  402bac:	bl	401d30 <strdup@plt>
  402bb0:	mov	x23, x0
  402bb4:	cbz	x0, 402c34 <ferror@plt+0xc84>
  402bb8:	mov	x3, x0
  402bbc:	mov	x2, x19
  402bc0:	ldr	w1, [sp, #64]
  402bc4:	adrp	x0, 406000 <ferror@plt+0x4050>
  402bc8:	add	x0, x0, #0x870
  402bcc:	bl	401f30 <printf@plt>
  402bd0:	ldrb	w2, [sp, #70]
  402bd4:	adrp	x0, 406000 <ferror@plt+0x4050>
  402bd8:	add	x0, x0, #0x818
  402bdc:	adrp	x1, 406000 <ferror@plt+0x4050>
  402be0:	add	x1, x1, #0x810
  402be4:	cmp	w2, #0x0
  402be8:	csel	x1, x1, x0, ne  // ne = any
  402bec:	adrp	x0, 406000 <ferror@plt+0x4050>
  402bf0:	add	x0, x0, #0x880
  402bf4:	bl	401f30 <printf@plt>
  402bf8:	ldrb	w2, [sp, #71]
  402bfc:	adrp	x0, 406000 <ferror@plt+0x4050>
  402c00:	add	x0, x0, #0x818
  402c04:	adrp	x1, 406000 <ferror@plt+0x4050>
  402c08:	add	x1, x1, #0x810
  402c0c:	cmp	w2, #0x0
  402c10:	csel	x1, x1, x0, ne  // ne = any
  402c14:	adrp	x0, 406000 <ferror@plt+0x4050>
  402c18:	add	x0, x0, #0x898
  402c1c:	bl	401f30 <printf@plt>
  402c20:	mov	x0, x19
  402c24:	bl	401e40 <free@plt>
  402c28:	mov	x0, x23
  402c2c:	bl	401e40 <free@plt>
  402c30:	b	402acc <ferror@plt+0xb1c>
  402c34:	adrp	x1, 406000 <ferror@plt+0x4050>
  402c38:	add	x1, x1, #0x858
  402c3c:	mov	w0, #0x1                   	// #1
  402c40:	bl	401f90 <err@plt>
  402c44:	mov	w19, #0x0                   	// #0
  402c48:	mov	w0, w20
  402c4c:	bl	401d60 <close@plt>
  402c50:	ldp	x21, x22, [sp, #32]
  402c54:	ldr	x23, [sp, #48]
  402c58:	mov	w0, w19
  402c5c:	ldp	x19, x20, [sp, #16]
  402c60:	ldp	x29, x30, [sp], #80
  402c64:	ret
  402c68:	stp	x29, x30, [sp, #-48]!
  402c6c:	mov	x29, sp
  402c70:	stp	x19, x20, [sp, #16]
  402c74:	and	w20, w0, #0xff
  402c78:	mov	x19, x1
  402c7c:	str	xzr, [sp, #40]
  402c80:	mov	w0, #0x3                   	// #3
  402c84:	strb	w0, [sp, #45]
  402c88:	strb	w20, [sp, #46]
  402c8c:	str	xzr, [sp, #32]
  402c90:	mov	x0, x1
  402c94:	bl	40224c <ferror@plt+0x29c>
  402c98:	lsr	x3, x0, #32
  402c9c:	cmp	w3, #0x2
  402ca0:	b.eq	402d90 <ferror@plt+0xde0>  // b.none
  402ca4:	b.hi	402d4c <ferror@plt+0xd9c>  // b.pmore
  402ca8:	cbz	x3, 402d6c <ferror@plt+0xdbc>
  402cac:	strb	w0, [sp, #44]
  402cb0:	mov	x2, x19
  402cb4:	adrp	x1, 406000 <ferror@plt+0x4050>
  402cb8:	add	x1, x1, #0x8c0
  402cbc:	add	x0, sp, #0x20
  402cc0:	bl	4025ac <ferror@plt+0x5fc>
  402cc4:	mov	w1, #0x2                   	// #2
  402cc8:	adrp	x0, 406000 <ferror@plt+0x4050>
  402ccc:	add	x0, x0, #0x498
  402cd0:	bl	401c80 <open@plt>
  402cd4:	mov	w19, w0
  402cd8:	tbnz	w0, #31, 402dc8 <ferror@plt+0xe18>
  402cdc:	mov	x2, #0x8                   	// #8
  402ce0:	add	x1, sp, #0x28
  402ce4:	bl	401d90 <write@plt>
  402ce8:	tbnz	x0, #63, 402e00 <ferror@plt+0xe50>
  402cec:	mov	w2, #0x8                   	// #8
  402cf0:	mov	w1, #0x0                   	// #0
  402cf4:	adrp	x0, 406000 <ferror@plt+0x4050>
  402cf8:	add	x0, x0, #0x8e8
  402cfc:	bl	401db0 <openlog@plt>
  402d00:	adrp	x0, 406000 <ferror@plt+0x4050>
  402d04:	add	x0, x0, #0x8b8
  402d08:	adrp	x2, 406000 <ferror@plt+0x4050>
  402d0c:	add	x2, x2, #0x8b0
  402d10:	cmp	w20, #0x0
  402d14:	ldr	x3, [sp, #32]
  402d18:	csel	x2, x2, x0, ne  // ne = any
  402d1c:	adrp	x1, 406000 <ferror@plt+0x4050>
  402d20:	add	x1, x1, #0x8f0
  402d24:	mov	w0, #0x5                   	// #5
  402d28:	bl	401b20 <syslog@plt>
  402d2c:	bl	401bc0 <closelog@plt>
  402d30:	ldr	x0, [sp, #32]
  402d34:	bl	401e40 <free@plt>
  402d38:	mov	w0, w19
  402d3c:	bl	401d60 <close@plt>
  402d40:	ldp	x19, x20, [sp, #16]
  402d44:	ldp	x29, x30, [sp], #48
  402d48:	ret
  402d4c:	cmp	w3, #0x3
  402d50:	b.ne	402dc4 <ferror@plt+0xe14>  // b.any
  402d54:	adrp	x0, 406000 <ferror@plt+0x4050>
  402d58:	add	x0, x0, #0x458
  402d5c:	bl	401d30 <strdup@plt>
  402d60:	cbz	x0, 402db4 <ferror@plt+0xe04>
  402d64:	str	x0, [sp, #32]
  402d68:	b	402cc4 <ferror@plt+0xd14>
  402d6c:	mov	w2, #0x5                   	// #5
  402d70:	adrp	x1, 406000 <ferror@plt+0x4050>
  402d74:	add	x1, x1, #0x820
  402d78:	mov	x0, #0x0                   	// #0
  402d7c:	bl	401f00 <dcgettext@plt>
  402d80:	mov	x1, x19
  402d84:	bl	401ee0 <warnx@plt>
  402d88:	mov	w0, #0xffffffff            	// #-1
  402d8c:	b	402d40 <ferror@plt+0xd90>
  402d90:	mov	w1, #0x2                   	// #2
  402d94:	strb	w1, [sp, #45]
  402d98:	str	w0, [sp, #40]
  402d9c:	mov	w2, w0
  402da0:	adrp	x1, 406000 <ferror@plt+0x4050>
  402da4:	add	x1, x1, #0x8c8
  402da8:	add	x0, sp, #0x20
  402dac:	bl	4025ac <ferror@plt+0x5fc>
  402db0:	b	402cc4 <ferror@plt+0xd14>
  402db4:	adrp	x1, 406000 <ferror@plt+0x4050>
  402db8:	add	x1, x1, #0x858
  402dbc:	mov	w0, #0x1                   	// #1
  402dc0:	bl	401f90 <err@plt>
  402dc4:	bl	401da0 <abort@plt>
  402dc8:	mov	w2, #0x5                   	// #5
  402dcc:	adrp	x1, 406000 <ferror@plt+0x4050>
  402dd0:	add	x1, x1, #0x4a8
  402dd4:	mov	x0, #0x0                   	// #0
  402dd8:	bl	401f00 <dcgettext@plt>
  402ddc:	adrp	x1, 406000 <ferror@plt+0x4050>
  402de0:	add	x1, x1, #0x498
  402de4:	bl	401e10 <warn@plt>
  402de8:	ldr	x0, [sp, #32]
  402dec:	bl	401e40 <free@plt>
  402df0:	bl	401f50 <__errno_location@plt>
  402df4:	ldr	w0, [x0]
  402df8:	neg	w0, w0
  402dfc:	b	402d40 <ferror@plt+0xd90>
  402e00:	mov	w2, #0x5                   	// #5
  402e04:	adrp	x1, 406000 <ferror@plt+0x4050>
  402e08:	add	x1, x1, #0x8d0
  402e0c:	mov	x0, #0x0                   	// #0
  402e10:	bl	401f00 <dcgettext@plt>
  402e14:	adrp	x1, 406000 <ferror@plt+0x4050>
  402e18:	add	x1, x1, #0x498
  402e1c:	bl	401e10 <warn@plt>
  402e20:	b	402d30 <ferror@plt+0xd80>
  402e24:	stp	x29, x30, [sp, #-96]!
  402e28:	mov	x29, sp
  402e2c:	stp	x19, x20, [sp, #16]
  402e30:	stp	x23, x24, [sp, #48]
  402e34:	mov	x23, x0
  402e38:	str	wzr, [sp, #88]
  402e3c:	cbz	x1, 402e9c <ferror@plt+0xeec>
  402e40:	mov	x19, x1
  402e44:	mov	x0, x1
  402e48:	bl	40224c <ferror@plt+0x29c>
  402e4c:	str	x0, [sp, #88]
  402e50:	cmp	xzr, x0, lsr #32
  402e54:	b.eq	402e78 <ferror@plt+0xec8>  // b.none
  402e58:	stp	x21, x22, [sp, #32]
  402e5c:	mov	w0, #0x1                   	// #1
  402e60:	bl	402348 <ferror@plt+0x398>
  402e64:	mov	w20, w0
  402e68:	adrp	x21, 406000 <ferror@plt+0x4050>
  402e6c:	add	x21, x21, #0xcb8
  402e70:	add	x22, x21, #0xe8
  402e74:	b	402ebc <ferror@plt+0xf0c>
  402e78:	mov	w2, #0x5                   	// #5
  402e7c:	adrp	x1, 406000 <ferror@plt+0x4050>
  402e80:	add	x1, x1, #0x820
  402e84:	mov	x0, #0x0                   	// #0
  402e88:	bl	401f00 <dcgettext@plt>
  402e8c:	mov	x1, x19
  402e90:	bl	401ee0 <warnx@plt>
  402e94:	mov	w19, #0xffffffea            	// #-22
  402e98:	b	40324c <ferror@plt+0x129c>
  402e9c:	stp	x21, x22, [sp, #32]
  402ea0:	mov	w0, #0x3                   	// #3
  402ea4:	str	w0, [sp, #92]
  402ea8:	b	402e5c <ferror@plt+0xeac>
  402eac:	bl	401f50 <__errno_location@plt>
  402eb0:	ldr	w0, [x0]
  402eb4:	cmp	w0, #0xb
  402eb8:	b.eq	40323c <ferror@plt+0x128c>  // b.none
  402ebc:	add	x1, sp, #0x50
  402ec0:	mov	w0, w20
  402ec4:	bl	4023fc <ferror@plt+0x44c>
  402ec8:	mov	w19, w0
  402ecc:	tbnz	w0, #31, 403240 <ferror@plt+0x1290>
  402ed0:	cmp	w0, #0x1
  402ed4:	b.eq	402eac <ferror@plt+0xefc>  // b.none
  402ed8:	cbnz	w0, 402ebc <ferror@plt+0xf0c>
  402edc:	add	x1, sp, #0x58
  402ee0:	add	x0, sp, #0x50
  402ee4:	bl	40249c <ferror@plt+0x4ec>
  402ee8:	cbz	w0, 402ebc <ferror@plt+0xf0c>
  402eec:	ldr	x0, [x23]
  402ef0:	cbz	x0, 402f24 <ferror@plt+0xf74>
  402ef4:	mov	x1, #0x0                   	// #0
  402ef8:	bl	401d40 <scols_table_new_line@plt>
  402efc:	adrp	x1, 419000 <ferror@plt+0x17050>
  402f00:	str	x0, [x1, #896]
  402f04:	cbz	x0, 402f48 <ferror@plt+0xf98>
  402f08:	adrp	x0, 419000 <ferror@plt+0x17050>
  402f0c:	ldr	x0, [x0, #712]
  402f10:	mov	x19, #0x0                   	// #0
  402f14:	adrp	x24, 419000 <ferror@plt+0x17050>
  402f18:	add	x24, x24, #0x2c8
  402f1c:	cbnz	x0, 402fbc <ferror@plt+0x100c>
  402f20:	b	402ebc <ferror@plt+0xf0c>
  402f24:	adrp	x3, 406000 <ferror@plt+0x4050>
  402f28:	add	x3, x3, #0xcb8
  402f2c:	add	x3, x3, #0x210
  402f30:	mov	w2, #0x173                 	// #371
  402f34:	adrp	x1, 406000 <ferror@plt+0x4050>
  402f38:	add	x1, x1, #0x3e8
  402f3c:	adrp	x0, 406000 <ferror@plt+0x4050>
  402f40:	add	x0, x0, #0x900
  402f44:	bl	401f40 <__assert_fail@plt>
  402f48:	bl	401f50 <__errno_location@plt>
  402f4c:	mov	w1, #0xc                   	// #12
  402f50:	str	w1, [x0]
  402f54:	mov	w2, #0x5                   	// #5
  402f58:	adrp	x1, 406000 <ferror@plt+0x4050>
  402f5c:	add	x1, x1, #0x908
  402f60:	mov	x0, #0x0                   	// #0
  402f64:	bl	401f00 <dcgettext@plt>
  402f68:	mov	x1, x0
  402f6c:	mov	w0, #0x1                   	// #1
  402f70:	bl	401f10 <errx@plt>
  402f74:	cbnz	w0, 403218 <ferror@plt+0x1268>
  402f78:	adrp	x1, 406000 <ferror@plt+0x4050>
  402f7c:	add	x1, x1, #0x438
  402f80:	ldr	w0, [sp, #80]
  402f84:	bl	402504 <ferror@plt+0x554>
  402f88:	cbz	x0, 40304c <ferror@plt+0x109c>
  402f8c:	bl	401d30 <strdup@plt>
  402f90:	cbz	x0, 403070 <ferror@plt+0x10c0>
  402f94:	str	x0, [sp, #72]
  402f98:	ldr	x2, [sp, #72]
  402f9c:	mov	x1, x19
  402fa0:	ldr	x0, [x24, #184]
  402fa4:	bl	401b50 <scols_line_refer_data@plt>
  402fa8:	cbnz	w0, 40321c <ferror@plt+0x126c>
  402fac:	add	x19, x19, #0x1
  402fb0:	ldr	x0, [x24]
  402fb4:	cmp	x19, x0
  402fb8:	b.cs	402ebc <ferror@plt+0xf0c>  // b.hs, b.nlast
  402fbc:	str	xzr, [sp, #72]
  402fc0:	mov	x0, x19
  402fc4:	bl	402110 <ferror@plt+0x160>
  402fc8:	cmp	w0, #0x3
  402fcc:	b.eq	4030d4 <ferror@plt+0x1124>  // b.none
  402fd0:	cmp	w0, #0x3
  402fd4:	b.gt	40300c <ferror@plt+0x105c>
  402fd8:	cmp	w0, #0x1
  402fdc:	b.eq	403080 <ferror@plt+0x10d0>  // b.none
  402fe0:	cmp	w0, #0x2
  402fe4:	b.ne	402f74 <ferror@plt+0xfc4>  // b.any
  402fe8:	adrp	x1, 406000 <ferror@plt+0x4050>
  402fec:	add	x1, x1, #0x930
  402ff0:	ldr	w0, [sp, #80]
  402ff4:	bl	402504 <ferror@plt+0x554>
  402ff8:	cbz	x0, 4030a0 <ferror@plt+0x10f0>
  402ffc:	bl	401d30 <strdup@plt>
  403000:	cbz	x0, 4030c4 <ferror@plt+0x1114>
  403004:	str	x0, [sp, #72]
  403008:	b	402f98 <ferror@plt+0xfe8>
  40300c:	cmp	w0, #0x4
  403010:	b.eq	403150 <ferror@plt+0x11a0>  // b.none
  403014:	cmp	w0, #0x5
  403018:	b.ne	403218 <ferror@plt+0x1268>  // b.any
  40301c:	ldrb	w0, [sp, #87]
  403020:	cbz	w0, 4031cc <ferror@plt+0x121c>
  403024:	mov	w2, #0x5                   	// #5
  403028:	adrp	x1, 406000 <ferror@plt+0x4050>
  40302c:	add	x1, x1, #0x938
  403030:	mov	x0, #0x0                   	// #0
  403034:	bl	401f00 <dcgettext@plt>
  403038:	cbz	x0, 4031e4 <ferror@plt+0x1234>
  40303c:	bl	401d30 <strdup@plt>
  403040:	cbz	x0, 403208 <ferror@plt+0x1258>
  403044:	str	x0, [sp, #72]
  403048:	b	402f98 <ferror@plt+0xfe8>
  40304c:	adrp	x3, 406000 <ferror@plt+0x4050>
  403050:	add	x3, x3, #0xcb8
  403054:	add	x3, x3, #0x208
  403058:	mov	w2, #0x4a                  	// #74
  40305c:	adrp	x1, 406000 <ferror@plt+0x4050>
  403060:	add	x1, x1, #0x838
  403064:	adrp	x0, 406000 <ferror@plt+0x4050>
  403068:	add	x0, x0, #0x850
  40306c:	bl	401f40 <__assert_fail@plt>
  403070:	adrp	x1, 406000 <ferror@plt+0x4050>
  403074:	add	x1, x1, #0x858
  403078:	mov	w0, #0x1                   	// #1
  40307c:	bl	401f90 <err@plt>
  403080:	ldr	w2, [sp, #80]
  403084:	adrp	x1, 406000 <ferror@plt+0x4050>
  403088:	add	x1, x1, #0x928
  40308c:	add	x0, sp, #0x48
  403090:	bl	4025ac <ferror@plt+0x5fc>
  403094:	ldr	x2, [sp, #72]
  403098:	cbz	x2, 402fac <ferror@plt+0xffc>
  40309c:	b	402f9c <ferror@plt+0xfec>
  4030a0:	adrp	x3, 406000 <ferror@plt+0x4050>
  4030a4:	add	x3, x3, #0xcb8
  4030a8:	add	x3, x3, #0x208
  4030ac:	mov	w2, #0x4a                  	// #74
  4030b0:	adrp	x1, 406000 <ferror@plt+0x4050>
  4030b4:	add	x1, x1, #0x838
  4030b8:	adrp	x0, 406000 <ferror@plt+0x4050>
  4030bc:	add	x0, x0, #0x850
  4030c0:	bl	401f40 <__assert_fail@plt>
  4030c4:	adrp	x1, 406000 <ferror@plt+0x4050>
  4030c8:	add	x1, x1, #0x858
  4030cc:	mov	w0, #0x1                   	// #1
  4030d0:	bl	401f90 <err@plt>
  4030d4:	ldrb	w3, [sp, #84]
  4030d8:	add	x0, x21, #0xe8
  4030dc:	mov	x1, #0x0                   	// #0
  4030e0:	ldr	w2, [x0]
  4030e4:	cmp	w3, w2
  4030e8:	b.eq	403120 <ferror@plt+0x1170>  // b.none
  4030ec:	add	x1, x1, #0x1
  4030f0:	add	x0, x0, #0x18
  4030f4:	cmp	x1, #0xc
  4030f8:	b.ne	4030e0 <ferror@plt+0x1130>  // b.any
  4030fc:	adrp	x3, 406000 <ferror@plt+0x4050>
  403100:	add	x3, x3, #0xcb8
  403104:	add	x3, x3, #0x208
  403108:	mov	w2, #0x4a                  	// #74
  40310c:	adrp	x1, 406000 <ferror@plt+0x4050>
  403110:	add	x1, x1, #0x838
  403114:	adrp	x0, 406000 <ferror@plt+0x4050>
  403118:	add	x0, x0, #0x850
  40311c:	bl	401f40 <__assert_fail@plt>
  403120:	add	x1, x1, x1, lsl #1
  403124:	add	x1, x22, x1, lsl #3
  403128:	ldr	x0, [x1, #16]
  40312c:	cbz	x0, 4030fc <ferror@plt+0x114c>
  403130:	bl	401d30 <strdup@plt>
  403134:	cbz	x0, 403140 <ferror@plt+0x1190>
  403138:	str	x0, [sp, #72]
  40313c:	b	402f98 <ferror@plt+0xfe8>
  403140:	adrp	x1, 406000 <ferror@plt+0x4050>
  403144:	add	x1, x1, #0x858
  403148:	mov	w0, #0x1                   	// #1
  40314c:	bl	401f90 <err@plt>
  403150:	ldrb	w0, [sp, #86]
  403154:	cbz	w0, 403180 <ferror@plt+0x11d0>
  403158:	mov	w2, #0x5                   	// #5
  40315c:	adrp	x1, 406000 <ferror@plt+0x4050>
  403160:	add	x1, x1, #0x938
  403164:	mov	x0, #0x0                   	// #0
  403168:	bl	401f00 <dcgettext@plt>
  40316c:	cbz	x0, 403198 <ferror@plt+0x11e8>
  403170:	bl	401d30 <strdup@plt>
  403174:	cbz	x0, 4031bc <ferror@plt+0x120c>
  403178:	str	x0, [sp, #72]
  40317c:	b	402f98 <ferror@plt+0xfe8>
  403180:	mov	w2, #0x5                   	// #5
  403184:	adrp	x1, 406000 <ferror@plt+0x4050>
  403188:	add	x1, x1, #0x940
  40318c:	mov	x0, #0x0                   	// #0
  403190:	bl	401f00 <dcgettext@plt>
  403194:	b	40316c <ferror@plt+0x11bc>
  403198:	adrp	x3, 406000 <ferror@plt+0x4050>
  40319c:	add	x3, x3, #0xcb8
  4031a0:	add	x3, x3, #0x208
  4031a4:	mov	w2, #0x4a                  	// #74
  4031a8:	adrp	x1, 406000 <ferror@plt+0x4050>
  4031ac:	add	x1, x1, #0x838
  4031b0:	adrp	x0, 406000 <ferror@plt+0x4050>
  4031b4:	add	x0, x0, #0x850
  4031b8:	bl	401f40 <__assert_fail@plt>
  4031bc:	adrp	x1, 406000 <ferror@plt+0x4050>
  4031c0:	add	x1, x1, #0x858
  4031c4:	mov	w0, #0x1                   	// #1
  4031c8:	bl	401f90 <err@plt>
  4031cc:	mov	w2, #0x5                   	// #5
  4031d0:	adrp	x1, 406000 <ferror@plt+0x4050>
  4031d4:	add	x1, x1, #0x940
  4031d8:	mov	x0, #0x0                   	// #0
  4031dc:	bl	401f00 <dcgettext@plt>
  4031e0:	b	403038 <ferror@plt+0x1088>
  4031e4:	adrp	x3, 406000 <ferror@plt+0x4050>
  4031e8:	add	x3, x3, #0xcb8
  4031ec:	add	x3, x3, #0x208
  4031f0:	mov	w2, #0x4a                  	// #74
  4031f4:	adrp	x1, 406000 <ferror@plt+0x4050>
  4031f8:	add	x1, x1, #0x838
  4031fc:	adrp	x0, 406000 <ferror@plt+0x4050>
  403200:	add	x0, x0, #0x850
  403204:	bl	401f40 <__assert_fail@plt>
  403208:	adrp	x1, 406000 <ferror@plt+0x4050>
  40320c:	add	x1, x1, #0x858
  403210:	mov	w0, #0x1                   	// #1
  403214:	bl	401f90 <err@plt>
  403218:	bl	401da0 <abort@plt>
  40321c:	mov	w2, #0x5                   	// #5
  403220:	adrp	x1, 406000 <ferror@plt+0x4050>
  403224:	add	x1, x1, #0x950
  403228:	mov	x0, #0x0                   	// #0
  40322c:	bl	401f00 <dcgettext@plt>
  403230:	mov	x1, x0
  403234:	mov	w0, #0x1                   	// #1
  403238:	bl	401f10 <errx@plt>
  40323c:	mov	w19, #0x0                   	// #0
  403240:	mov	w0, w20
  403244:	bl	401d60 <close@plt>
  403248:	ldp	x21, x22, [sp, #32]
  40324c:	mov	w0, w19
  403250:	ldp	x19, x20, [sp, #16]
  403254:	ldp	x23, x24, [sp, #48]
  403258:	ldp	x29, x30, [sp], #96
  40325c:	ret
  403260:	stp	x29, x30, [sp, #-224]!
  403264:	mov	x29, sp
  403268:	stp	x19, x20, [sp, #16]
  40326c:	stp	x21, x22, [sp, #32]
  403270:	stp	x23, x24, [sp, #48]
  403274:	stp	x25, x26, [sp, #64]
  403278:	stp	x27, x28, [sp, #80]
  40327c:	mov	w21, w0
  403280:	mov	x23, x1
  403284:	stp	xzr, xzr, [sp, #208]
  403288:	str	xzr, [sp, #200]
  40328c:	adrp	x1, 406000 <ferror@plt+0x4050>
  403290:	add	x1, x1, #0x558
  403294:	mov	w0, #0x6                   	// #6
  403298:	bl	401fa0 <setlocale@plt>
  40329c:	adrp	x19, 406000 <ferror@plt+0x4050>
  4032a0:	add	x19, x19, #0x990
  4032a4:	adrp	x1, 406000 <ferror@plt+0x4050>
  4032a8:	add	x1, x1, #0x978
  4032ac:	mov	x0, x19
  4032b0:	bl	401cc0 <bindtextdomain@plt>
  4032b4:	mov	x0, x19
  4032b8:	bl	401de0 <textdomain@plt>
  4032bc:	adrp	x0, 402000 <ferror@plt+0x50>
  4032c0:	add	x0, x0, #0x928
  4032c4:	bl	4063b0 <ferror@plt+0x4400>
  4032c8:	str	xzr, [sp, #104]
  4032cc:	mov	w26, #0x0                   	// #0
  4032d0:	adrp	x22, 406000 <ferror@plt+0x4050>
  4032d4:	add	x22, x22, #0xcb8
  4032d8:	add	x25, x22, #0x220
  4032dc:	adrp	x24, 406000 <ferror@plt+0x4050>
  4032e0:	add	x24, x24, #0xa28
  4032e4:	mov	w27, #0x1                   	// #1
  4032e8:	adrp	x28, 419000 <ferror@plt+0x17050>
  4032ec:	b	403438 <ferror@plt+0x1488>
  4032f0:	ldr	w0, [x2, #4]!
  4032f4:	cmp	w0, #0x0
  4032f8:	ccmp	w19, w0, #0x1, ne  // ne = any
  4032fc:	b.ge	403330 <ferror@plt+0x1380>  // b.tcont
  403300:	b	403308 <ferror@plt+0x1358>
  403304:	str	w19, [x1]
  403308:	ldr	w0, [x20, #64]!
  40330c:	add	x1, x1, #0x4
  403310:	cmp	w0, #0x0
  403314:	ccmp	w19, w0, #0x1, ne  // ne = any
  403318:	b.lt	403418 <ferror@plt+0x1468>  // b.tstop
  40331c:	ldr	w0, [x20]
  403320:	cmp	w0, #0x0
  403324:	mov	x2, x20
  403328:	ccmp	w19, w0, #0x1, ne  // ne = any
  40332c:	b.lt	403308 <ferror@plt+0x1358>  // b.tstop
  403330:	cmp	w19, w0
  403334:	b.ne	4032f0 <ferror@plt+0x1340>  // b.any
  403338:	ldr	w0, [x1]
  40333c:	cbz	w0, 403304 <ferror@plt+0x1354>
  403340:	cmp	w19, w0
  403344:	b.eq	403308 <ferror@plt+0x1358>  // b.none
  403348:	adrp	x0, 419000 <ferror@plt+0x17050>
  40334c:	ldr	x19, [x0, #664]
  403350:	mov	w2, #0x5                   	// #5
  403354:	adrp	x1, 406000 <ferror@plt+0x4050>
  403358:	add	x1, x1, #0x9a0
  40335c:	mov	x0, #0x0                   	// #0
  403360:	bl	401f00 <dcgettext@plt>
  403364:	adrp	x1, 419000 <ferror@plt+0x17050>
  403368:	ldr	x2, [x1, #696]
  40336c:	mov	x1, x0
  403370:	mov	x0, x19
  403374:	bl	401f60 <fprintf@plt>
  403378:	mov	x19, #0x0                   	// #0
  40337c:	adrp	x22, 406000 <ferror@plt+0x4050>
  403380:	add	x22, x22, #0x970
  403384:	adrp	x21, 406000 <ferror@plt+0x4050>
  403388:	add	x21, x21, #0xcb8
  40338c:	adrp	x23, 406000 <ferror@plt+0x4050>
  403390:	b	4033b8 <ferror@plt+0x1408>
  403394:	cbz	x2, 4033dc <ferror@plt+0x142c>
  403398:	adrp	x1, 406000 <ferror@plt+0x4050>
  40339c:	add	x1, x1, #0x9c8
  4033a0:	adrp	x0, 419000 <ferror@plt+0x17050>
  4033a4:	ldr	x0, [x0, #664]
  4033a8:	bl	401f60 <fprintf@plt>
  4033ac:	add	x19, x19, #0x4
  4033b0:	cmp	x19, #0x3c
  4033b4:	b.eq	403400 <ferror@plt+0x1450>  // b.none
  4033b8:	ldr	w3, [x20, x19]
  4033bc:	cbz	w3, 403400 <ferror@plt+0x1450>
  4033c0:	mov	x2, x22
  4033c4:	add	x0, x21, #0x220
  4033c8:	ldr	w1, [x0, #24]
  4033cc:	cmp	w3, w1
  4033d0:	b.eq	403394 <ferror@plt+0x13e4>  // b.none
  4033d4:	ldr	x2, [x0, #32]!
  4033d8:	cbnz	x2, 4033c8 <ferror@plt+0x1418>
  4033dc:	sub	w0, w3, #0x21
  4033e0:	cmp	w0, #0x5d
  4033e4:	b.hi	4033ac <ferror@plt+0x13fc>  // b.pmore
  4033e8:	mov	w2, w3
  4033ec:	add	x1, x23, #0x9d0
  4033f0:	adrp	x0, 419000 <ferror@plt+0x17050>
  4033f4:	ldr	x0, [x0, #664]
  4033f8:	bl	401f60 <fprintf@plt>
  4033fc:	b	4033ac <ferror@plt+0x13fc>
  403400:	adrp	x0, 419000 <ferror@plt+0x17050>
  403404:	ldr	x1, [x0, #664]
  403408:	mov	w0, #0xa                   	// #10
  40340c:	bl	401be0 <fputc@plt>
  403410:	mov	w0, #0x1                   	// #1
  403414:	bl	401b30 <exit@plt>
  403418:	cmp	w19, #0x6e
  40341c:	b.eq	4034b0 <ferror@plt+0x1500>  // b.none
  403420:	b.le	403470 <ferror@plt+0x14c0>
  403424:	cmp	w19, #0x72
  403428:	b.eq	4034c0 <ferror@plt+0x1510>  // b.none
  40342c:	cmp	w19, #0x80
  403430:	b.ne	40349c <ferror@plt+0x14ec>  // b.any
  403434:	mov	w26, w27
  403438:	mov	x4, #0x0                   	// #0
  40343c:	mov	x3, x25
  403440:	mov	x2, x24
  403444:	mov	x1, x23
  403448:	mov	w0, w21
  40344c:	bl	401df0 <getopt_long@plt>
  403450:	mov	w19, w0
  403454:	cmn	w0, #0x1
  403458:	b.eq	403538 <ferror@plt+0x1588>  // b.none
  40345c:	cmp	w0, #0x49
  403460:	b.le	403418 <ferror@plt+0x1468>
  403464:	add	x1, sp, #0xc8
  403468:	add	x20, x22, #0x320
  40346c:	b	40331c <ferror@plt+0x136c>
  403470:	cmp	w19, #0x56
  403474:	b.eq	4034d0 <ferror@plt+0x1520>  // b.none
  403478:	cmp	w19, #0x68
  40347c:	b.ne	403484 <ferror@plt+0x14d4>  // b.any
  403480:	bl	402644 <ferror@plt+0x694>
  403484:	cmp	w19, #0x4a
  403488:	b.ne	403500 <ferror@plt+0x1550>  // b.any
  40348c:	ldrb	w0, [sp, #216]
  403490:	orr	w0, w0, #0x1
  403494:	strb	w0, [sp, #216]
  403498:	b	403438 <ferror@plt+0x1488>
  40349c:	cmp	w19, #0x6f
  4034a0:	b.ne	403500 <ferror@plt+0x1550>  // b.any
  4034a4:	ldr	x0, [x28, #672]
  4034a8:	str	x0, [sp, #104]
  4034ac:	b	403438 <ferror@plt+0x1488>
  4034b0:	ldrb	w0, [sp, #216]
  4034b4:	orr	w0, w0, #0x2
  4034b8:	strb	w0, [sp, #216]
  4034bc:	b	403438 <ferror@plt+0x1488>
  4034c0:	ldrb	w0, [sp, #216]
  4034c4:	orr	w0, w0, #0x4
  4034c8:	strb	w0, [sp, #216]
  4034cc:	b	403438 <ferror@plt+0x1488>
  4034d0:	mov	w2, #0x5                   	// #5
  4034d4:	adrp	x1, 406000 <ferror@plt+0x4050>
  4034d8:	add	x1, x1, #0x9d8
  4034dc:	mov	x0, #0x0                   	// #0
  4034e0:	bl	401f00 <dcgettext@plt>
  4034e4:	adrp	x2, 406000 <ferror@plt+0x4050>
  4034e8:	add	x2, x2, #0x9e8
  4034ec:	adrp	x1, 419000 <ferror@plt+0x17050>
  4034f0:	ldr	x1, [x1, #696]
  4034f4:	bl	401f30 <printf@plt>
  4034f8:	mov	w0, #0x0                   	// #0
  4034fc:	bl	401b30 <exit@plt>
  403500:	adrp	x0, 419000 <ferror@plt+0x17050>
  403504:	ldr	x19, [x0, #664]
  403508:	mov	w2, #0x5                   	// #5
  40350c:	adrp	x1, 406000 <ferror@plt+0x4050>
  403510:	add	x1, x1, #0xa00
  403514:	mov	x0, #0x0                   	// #0
  403518:	bl	401f00 <dcgettext@plt>
  40351c:	adrp	x1, 419000 <ferror@plt+0x17050>
  403520:	ldr	x2, [x1, #696]
  403524:	mov	x1, x0
  403528:	mov	x0, x19
  40352c:	bl	401f60 <fprintf@plt>
  403530:	mov	w0, #0x1                   	// #1
  403534:	bl	401b30 <exit@plt>
  403538:	adrp	x0, 419000 <ferror@plt+0x17050>
  40353c:	ldr	w24, [x0, #680]
  403540:	sub	w21, w21, w24
  403544:	sbfiz	x0, x24, #3, #32
  403548:	add	x24, x23, w24, sxtw #3
  40354c:	cmp	w21, #0x0
  403550:	b.le	403680 <ferror@plt+0x16d0>
  403554:	ldr	x25, [x23, x0]
  403558:	mov	x22, #0x0                   	// #0
  40355c:	adrp	x23, 406000 <ferror@plt+0x4050>
  403560:	add	x23, x23, #0xcb8
  403564:	add	x23, x23, #0x3a0
  403568:	ldr	x1, [x23, x22, lsl #3]
  40356c:	mov	x0, x25
  403570:	bl	401e00 <strcmp@plt>
  403574:	mov	w20, w0
  403578:	cbz	w0, 4035c0 <ferror@plt+0x1610>
  40357c:	add	x22, x22, #0x1
  403580:	cmp	x22, #0x5
  403584:	b.ne	403568 <ferror@plt+0x15b8>  // b.any
  403588:	adrp	x0, 419000 <ferror@plt+0x17050>
  40358c:	ldr	x19, [x0, #664]
  403590:	mov	w2, #0x5                   	// #5
  403594:	adrp	x1, 406000 <ferror@plt+0x4050>
  403598:	add	x1, x1, #0xa00
  40359c:	mov	x0, #0x0                   	// #0
  4035a0:	bl	401f00 <dcgettext@plt>
  4035a4:	adrp	x1, 419000 <ferror@plt+0x17050>
  4035a8:	ldr	x2, [x1, #696]
  4035ac:	mov	x1, x0
  4035b0:	mov	x0, x19
  4035b4:	bl	401f60 <fprintf@plt>
  4035b8:	mov	w0, #0x1                   	// #1
  4035bc:	bl	401b30 <exit@plt>
  4035c0:	add	x25, x24, #0x8
  4035c4:	sub	w23, w21, #0x1
  4035c8:	ldr	x1, [sp, #104]
  4035cc:	cmp	x1, #0x0
  4035d0:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  4035d4:	b.eq	40364c <ferror@plt+0x169c>  // b.none
  4035d8:	cmp	w22, #0x3
  4035dc:	b.eq	40393c <ferror@plt+0x198c>  // b.none
  4035e0:	cmp	w22, #0x3
  4035e4:	b.gt	403964 <ferror@plt+0x19b4>
  4035e8:	cmp	w22, #0x2
  4035ec:	b.ne	403614 <ferror@plt+0x1664>  // b.any
  4035f0:	mov	w0, #0x0                   	// #0
  4035f4:	bl	402348 <ferror@plt+0x398>
  4035f8:	mov	w20, w0
  4035fc:	tbz	w0, #31, 403870 <ferror@plt+0x18c0>
  403600:	bl	401f50 <__errno_location@plt>
  403604:	ldr	w19, [x0]
  403608:	neg	w19, w19
  40360c:	mov	w20, w19
  403610:	b	403628 <ferror@plt+0x1678>
  403614:	cmp	w22, #0x3
  403618:	b.eq	403628 <ferror@plt+0x1678>  // b.none
  40361c:	cbz	w22, 403678 <ferror@plt+0x16c8>
  403620:	cmp	w22, #0x1
  403624:	b.eq	403938 <ferror@plt+0x1988>  // b.none
  403628:	cmp	w20, #0x0
  40362c:	cset	w0, ne  // ne = any
  403630:	ldp	x19, x20, [sp, #16]
  403634:	ldp	x21, x22, [sp, #32]
  403638:	ldp	x23, x24, [sp, #48]
  40363c:	ldp	x25, x26, [sp, #64]
  403640:	ldp	x27, x28, [sp, #80]
  403644:	ldp	x29, x30, [sp], #224
  403648:	ret
  40364c:	cbz	w23, 403668 <ferror@plt+0x16b8>
  403650:	ldr	x0, [x25], #8
  403654:	bl	402a38 <ferror@plt+0xa88>
  403658:	orr	w20, w20, w0
  40365c:	subs	w23, w23, #0x1
  403660:	b.ne	403650 <ferror@plt+0x16a0>  // b.any
  403664:	b	403628 <ferror@plt+0x1678>
  403668:	mov	x0, #0x0                   	// #0
  40366c:	bl	402a38 <ferror@plt+0xa88>
  403670:	mov	w20, w0
  403674:	b	403628 <ferror@plt+0x1678>
  403678:	mov	x24, x25
  40367c:	mov	w21, w23
  403680:	adrp	x2, 419000 <ferror@plt+0x17050>
  403684:	add	x1, x2, #0x2c8
  403688:	ldr	x0, [x2, #712]
  40368c:	add	x1, x1, #0x8
  403690:	mov	w3, #0x1                   	// #1
  403694:	str	w3, [x1, x0, lsl #2]
  403698:	add	x3, x0, #0x1
  40369c:	mov	w4, #0x2                   	// #2
  4036a0:	str	w4, [x1, x3, lsl #2]
  4036a4:	add	x3, x0, #0x3
  4036a8:	str	x3, [x2, #712]
  4036ac:	add	x2, x0, #0x2
  4036b0:	str	wzr, [x1, x2, lsl #2]
  4036b4:	cbz	w26, 4036d4 <ferror@plt+0x1724>
  4036b8:	adrp	x2, 419000 <ferror@plt+0x17050>
  4036bc:	add	x1, x2, #0x2c8
  4036c0:	add	x0, x0, #0x4
  4036c4:	str	x0, [x2, #712]
  4036c8:	add	x0, x1, #0x8
  4036cc:	mov	w1, #0x3                   	// #3
  4036d0:	str	w1, [x0, x3, lsl #2]
  4036d4:	adrp	x2, 419000 <ferror@plt+0x17050>
  4036d8:	add	x1, x2, #0x2c8
  4036dc:	ldr	x0, [x2, #712]
  4036e0:	add	x1, x1, #0x8
  4036e4:	mov	w3, #0x4                   	// #4
  4036e8:	str	w3, [x1, x0, lsl #2]
  4036ec:	add	x3, x0, #0x2
  4036f0:	str	x3, [x2, #712]
  4036f4:	add	x0, x0, #0x1
  4036f8:	mov	w2, #0x5                   	// #5
  4036fc:	str	w2, [x1, x0, lsl #2]
  403700:	ldr	x0, [sp, #104]
  403704:	cbz	x0, 403724 <ferror@plt+0x1774>
  403708:	adrp	x3, 419000 <ferror@plt+0x17050>
  40370c:	add	x3, x3, #0x2c8
  403710:	adrp	x4, 402000 <ferror@plt+0x50>
  403714:	add	x4, x4, #0x188
  403718:	mov	x2, #0xc                   	// #12
  40371c:	bl	404db8 <ferror@plt+0x2e08>
  403720:	tbnz	w0, #31, 403988 <ferror@plt+0x19d8>
  403724:	mov	w0, #0x0                   	// #0
  403728:	bl	401f80 <scols_init_debug@plt>
  40372c:	bl	401d10 <scols_new_table@plt>
  403730:	str	x0, [sp, #208]
  403734:	cbz	x0, 403780 <ferror@plt+0x17d0>
  403738:	ldrb	w1, [sp, #216]
  40373c:	and	w1, w1, #0x1
  403740:	bl	401e50 <scols_table_enable_json@plt>
  403744:	ldrb	w1, [sp, #216]
  403748:	ubfx	x1, x1, #1, #1
  40374c:	ldr	x0, [sp, #208]
  403750:	bl	401b80 <scols_table_enable_noheadings@plt>
  403754:	ldrb	w1, [sp, #216]
  403758:	ubfx	x1, x1, #2, #1
  40375c:	ldr	x0, [sp, #208]
  403760:	bl	401bf0 <scols_table_enable_raw@plt>
  403764:	mov	x19, #0x0                   	// #0
  403768:	adrp	x23, 419000 <ferror@plt+0x17050>
  40376c:	adrp	x22, 406000 <ferror@plt+0x4050>
  403770:	add	x22, x22, #0xcb8
  403774:	add	x22, x22, #0x28
  403778:	mov	w25, #0x1                   	// #1
  40377c:	b	4037cc <ferror@plt+0x181c>
  403780:	mov	w2, #0x5                   	// #5
  403784:	adrp	x1, 406000 <ferror@plt+0x4050>
  403788:	add	x1, x1, #0xa30
  40378c:	bl	401f00 <dcgettext@plt>
  403790:	mov	x1, x0
  403794:	mov	w0, #0x1                   	// #1
  403798:	bl	401f90 <err@plt>
  40379c:	mov	w2, #0x5                   	// #5
  4037a0:	adrp	x1, 406000 <ferror@plt+0x4050>
  4037a4:	add	x1, x1, #0xa50
  4037a8:	mov	x0, #0x0                   	// #0
  4037ac:	bl	401f00 <dcgettext@plt>
  4037b0:	mov	x1, x0
  4037b4:	mov	w0, #0x1                   	// #1
  4037b8:	bl	401f90 <err@plt>
  4037bc:	mov	w1, w25
  4037c0:	mov	x0, x20
  4037c4:	bl	401ad0 <scols_column_set_json_type@plt>
  4037c8:	add	x19, x19, #0x1
  4037cc:	ldr	x0, [x23, #712]
  4037d0:	cmp	x19, x0
  4037d4:	b.cs	403820 <ferror@plt+0x1870>  // b.hs, b.nlast
  4037d8:	sxtw	x0, w19
  4037dc:	bl	402110 <ferror@plt+0x160>
  4037e0:	sbfiz	x0, x0, #5, #32
  4037e4:	add	x1, x22, x0
  4037e8:	ldr	w2, [x1, #16]
  4037ec:	ldr	d0, [x1, #8]
  4037f0:	ldr	x1, [x22, x0]
  4037f4:	ldr	x0, [sp, #208]
  4037f8:	bl	401b90 <scols_table_new_column@plt>
  4037fc:	mov	x20, x0
  403800:	cbz	x0, 40379c <ferror@plt+0x17ec>
  403804:	ldrb	w0, [sp, #216]
  403808:	tbz	w0, #0, 4037c8 <ferror@plt+0x1818>
  40380c:	mov	x0, x19
  403810:	bl	402110 <ferror@plt+0x160>
  403814:	cmp	w0, #0x1
  403818:	b.ne	4037c8 <ferror@plt+0x1818>  // b.any
  40381c:	b	4037bc <ferror@plt+0x180c>
  403820:	cbz	w21, 40385c <ferror@plt+0x18ac>
  403824:	mov	x19, #0x0                   	// #0
  403828:	mov	w20, #0x0                   	// #0
  40382c:	ldr	x1, [x24, x19, lsl #3]
  403830:	add	x0, sp, #0xd0
  403834:	bl	402e24 <ferror@plt+0xe74>
  403838:	orr	w20, w20, w0
  40383c:	add	x19, x19, #0x1
  403840:	cmp	w21, w19
  403844:	b.ne	40382c <ferror@plt+0x187c>  // b.any
  403848:	ldr	x0, [sp, #208]
  40384c:	bl	401ed0 <scols_print_table@plt>
  403850:	ldr	x0, [sp, #208]
  403854:	bl	401d50 <scols_unref_table@plt>
  403858:	b	403628 <ferror@plt+0x1678>
  40385c:	mov	x1, #0x0                   	// #0
  403860:	add	x0, sp, #0xd0
  403864:	bl	402e24 <ferror@plt+0xe74>
  403868:	mov	w20, w0
  40386c:	b	403848 <ferror@plt+0x1898>
  403870:	strh	wzr, [sp, #134]
  403874:	str	w0, [sp, #128]
  403878:	mov	w0, #0x11                  	// #17
  40387c:	strh	w0, [sp, #132]
  403880:	b	403904 <ferror@plt+0x1954>
  403884:	mov	w2, #0x5                   	// #5
  403888:	adrp	x1, 406000 <ferror@plt+0x4050>
  40388c:	add	x1, x1, #0xa78
  403890:	mov	x0, #0x0                   	// #0
  403894:	bl	401f00 <dcgettext@plt>
  403898:	adrp	x1, 406000 <ferror@plt+0x4050>
  40389c:	add	x1, x1, #0x498
  4038a0:	bl	401e10 <warn@plt>
  4038a4:	mov	w0, w20
  4038a8:	bl	401d60 <close@plt>
  4038ac:	b	40360c <ferror@plt+0x165c>
  4038b0:	cbnz	w0, 40390c <ferror@plt+0x195c>
  4038b4:	mov	x1, #0x0                   	// #0
  4038b8:	add	x0, sp, #0x88
  4038bc:	bl	401cf0 <gettimeofday@plt>
  4038c0:	mov	x3, #0x2a                  	// #42
  4038c4:	add	x2, sp, #0x98
  4038c8:	mov	w1, #0x17                  	// #23
  4038cc:	add	x0, sp, #0x88
  4038d0:	bl	4060c4 <ferror@plt+0x4114>
  4038d4:	ldrb	w6, [sp, #127]
  4038d8:	ldrb	w5, [sp, #126]
  4038dc:	ldrb	w4, [sp, #125]
  4038e0:	ldrb	w3, [sp, #124]
  4038e4:	ldr	w2, [sp, #120]
  4038e8:	add	x1, sp, #0x98
  4038ec:	adrp	x0, 406000 <ferror@plt+0x4050>
  4038f0:	add	x0, x0, #0xa90
  4038f4:	bl	401f30 <printf@plt>
  4038f8:	adrp	x0, 419000 <ferror@plt+0x17050>
  4038fc:	ldr	x0, [x0, #688]
  403900:	bl	401ec0 <fflush@plt>
  403904:	mov	w22, #0xffffffff            	// #-1
  403908:	mov	x21, #0x1                   	// #1
  40390c:	mov	w2, w22
  403910:	mov	x1, x21
  403914:	add	x0, sp, #0x80
  403918:	bl	401c90 <poll@plt>
  40391c:	tbnz	w0, #31, 403884 <ferror@plt+0x18d4>
  403920:	cbz	w0, 40390c <ferror@plt+0x195c>
  403924:	add	x1, sp, #0x78
  403928:	mov	w0, w20
  40392c:	bl	4023fc <ferror@plt+0x44c>
  403930:	tbz	w0, #31, 4038b0 <ferror@plt+0x1900>
  403934:	b	4038a4 <ferror@plt+0x18f4>
  403938:	bl	402644 <ferror@plt+0x694>
  40393c:	mov	x19, #0x0                   	// #0
  403940:	mov	w22, #0x1                   	// #1
  403944:	add	x19, x19, #0x1
  403948:	cmp	w21, w19
  40394c:	b.eq	403628 <ferror@plt+0x1678>  // b.none
  403950:	ldr	x1, [x24, x19, lsl #3]
  403954:	mov	w0, w22
  403958:	bl	402c68 <ferror@plt+0xcb8>
  40395c:	orr	w20, w20, w0
  403960:	b	403944 <ferror@plt+0x1994>
  403964:	mov	x19, #0x0                   	// #0
  403968:	add	x19, x19, #0x1
  40396c:	cmp	w21, w19
  403970:	b.eq	403628 <ferror@plt+0x1678>  // b.none
  403974:	ldr	x1, [x24, x19, lsl #3]
  403978:	mov	w0, #0x0                   	// #0
  40397c:	bl	402c68 <ferror@plt+0xcb8>
  403980:	orr	w20, w20, w0
  403984:	b	403968 <ferror@plt+0x19b8>
  403988:	mov	w0, #0x1                   	// #1
  40398c:	b	403630 <ferror@plt+0x1680>
  403990:	str	xzr, [x1]
  403994:	cbnz	x0, 4039a0 <ferror@plt+0x19f0>
  403998:	b	4039f8 <ferror@plt+0x1a48>
  40399c:	add	x0, x0, #0x1
  4039a0:	ldrsb	w2, [x0]
  4039a4:	cmp	w2, #0x2f
  4039a8:	b.ne	4039b8 <ferror@plt+0x1a08>  // b.any
  4039ac:	ldrsb	w2, [x0, #1]
  4039b0:	cmp	w2, #0x2f
  4039b4:	b.eq	40399c <ferror@plt+0x19ec>  // b.none
  4039b8:	ldrsb	w2, [x0]
  4039bc:	cbz	w2, 4039fc <ferror@plt+0x1a4c>
  4039c0:	mov	x2, #0x1                   	// #1
  4039c4:	str	x2, [x1]
  4039c8:	add	x3, x0, x2
  4039cc:	ldrsb	w2, [x0, #1]
  4039d0:	cmp	w2, #0x2f
  4039d4:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4039d8:	b.eq	4039f8 <ferror@plt+0x1a48>  // b.none
  4039dc:	ldr	x2, [x1]
  4039e0:	add	x2, x2, #0x1
  4039e4:	str	x2, [x1]
  4039e8:	ldrsb	w2, [x3, #1]!
  4039ec:	cmp	w2, #0x2f
  4039f0:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4039f4:	b.ne	4039dc <ferror@plt+0x1a2c>  // b.any
  4039f8:	ret
  4039fc:	mov	x0, #0x0                   	// #0
  403a00:	b	4039f8 <ferror@plt+0x1a48>
  403a04:	stp	x29, x30, [sp, #-80]!
  403a08:	mov	x29, sp
  403a0c:	stp	x19, x20, [sp, #16]
  403a10:	stp	x21, x22, [sp, #32]
  403a14:	stp	x23, x24, [sp, #48]
  403a18:	mov	x24, x1
  403a1c:	ldrsb	w1, [x0]
  403a20:	cbz	w1, 403aa0 <ferror@plt+0x1af0>
  403a24:	str	x25, [sp, #64]
  403a28:	mov	x19, #0x1                   	// #1
  403a2c:	mov	w21, #0x0                   	// #0
  403a30:	mov	w23, #0x0                   	// #0
  403a34:	mov	w25, #0x1                   	// #1
  403a38:	sub	x22, x0, #0x1
  403a3c:	b	403a54 <ferror@plt+0x1aa4>
  403a40:	mov	w21, w23
  403a44:	mov	w20, w19
  403a48:	add	x19, x19, #0x1
  403a4c:	ldrsb	w1, [x22, x19]
  403a50:	cbz	w1, 403a80 <ferror@plt+0x1ad0>
  403a54:	sub	w20, w19, #0x1
  403a58:	cbnz	w21, 403a40 <ferror@plt+0x1a90>
  403a5c:	cmp	w1, #0x5c
  403a60:	b.eq	403a78 <ferror@plt+0x1ac8>  // b.none
  403a64:	mov	x0, x24
  403a68:	bl	401ea0 <strchr@plt>
  403a6c:	cbz	x0, 403a44 <ferror@plt+0x1a94>
  403a70:	ldr	x25, [sp, #64]
  403a74:	b	403a84 <ferror@plt+0x1ad4>
  403a78:	mov	w21, w25
  403a7c:	b	403a44 <ferror@plt+0x1a94>
  403a80:	ldr	x25, [sp, #64]
  403a84:	sub	w0, w20, w21
  403a88:	sxtw	x0, w0
  403a8c:	ldp	x19, x20, [sp, #16]
  403a90:	ldp	x21, x22, [sp, #32]
  403a94:	ldp	x23, x24, [sp, #48]
  403a98:	ldp	x29, x30, [sp], #80
  403a9c:	ret
  403aa0:	mov	w20, #0x0                   	// #0
  403aa4:	mov	w21, #0x0                   	// #0
  403aa8:	b	403a84 <ferror@plt+0x1ad4>
  403aac:	stp	x29, x30, [sp, #-64]!
  403ab0:	mov	x29, sp
  403ab4:	stp	x19, x20, [sp, #16]
  403ab8:	stp	x21, x22, [sp, #32]
  403abc:	mov	x19, x0
  403ac0:	mov	x22, x1
  403ac4:	mov	w21, w2
  403ac8:	str	xzr, [sp, #56]
  403acc:	bl	401f50 <__errno_location@plt>
  403ad0:	str	wzr, [x0]
  403ad4:	cbz	x19, 403ae4 <ferror@plt+0x1b34>
  403ad8:	mov	x20, x0
  403adc:	ldrsb	w0, [x19]
  403ae0:	cbnz	w0, 403b00 <ferror@plt+0x1b50>
  403ae4:	mov	x3, x19
  403ae8:	mov	x2, x22
  403aec:	adrp	x1, 407000 <ferror@plt+0x5050>
  403af0:	add	x1, x1, #0x80
  403af4:	adrp	x0, 419000 <ferror@plt+0x17050>
  403af8:	ldr	w0, [x0, #656]
  403afc:	bl	401f10 <errx@plt>
  403b00:	mov	w3, #0x0                   	// #0
  403b04:	mov	w2, w21
  403b08:	add	x1, sp, #0x38
  403b0c:	mov	x0, x19
  403b10:	bl	401d20 <__strtoul_internal@plt>
  403b14:	ldr	w1, [x20]
  403b18:	cbnz	w1, 403b44 <ferror@plt+0x1b94>
  403b1c:	ldr	x1, [sp, #56]
  403b20:	cmp	x1, x19
  403b24:	b.eq	403ae4 <ferror@plt+0x1b34>  // b.none
  403b28:	cbz	x1, 403b34 <ferror@plt+0x1b84>
  403b2c:	ldrsb	w1, [x1]
  403b30:	cbnz	w1, 403ae4 <ferror@plt+0x1b34>
  403b34:	ldp	x19, x20, [sp, #16]
  403b38:	ldp	x21, x22, [sp, #32]
  403b3c:	ldp	x29, x30, [sp], #64
  403b40:	ret
  403b44:	cmp	w1, #0x22
  403b48:	b.ne	403ae4 <ferror@plt+0x1b34>  // b.any
  403b4c:	mov	x3, x19
  403b50:	mov	x2, x22
  403b54:	adrp	x1, 407000 <ferror@plt+0x5050>
  403b58:	add	x1, x1, #0x80
  403b5c:	adrp	x0, 419000 <ferror@plt+0x17050>
  403b60:	ldr	w0, [x0, #656]
  403b64:	bl	401f90 <err@plt>
  403b68:	stp	x29, x30, [sp, #-32]!
  403b6c:	mov	x29, sp
  403b70:	stp	x19, x20, [sp, #16]
  403b74:	mov	x20, x0
  403b78:	mov	x19, x1
  403b7c:	bl	403aac <ferror@plt+0x1afc>
  403b80:	mov	x1, #0xffffffff            	// #4294967295
  403b84:	cmp	x0, x1
  403b88:	b.hi	403b98 <ferror@plt+0x1be8>  // b.pmore
  403b8c:	ldp	x19, x20, [sp, #16]
  403b90:	ldp	x29, x30, [sp], #32
  403b94:	ret
  403b98:	bl	401f50 <__errno_location@plt>
  403b9c:	mov	w1, #0x22                  	// #34
  403ba0:	str	w1, [x0]
  403ba4:	mov	x3, x20
  403ba8:	mov	x2, x19
  403bac:	adrp	x1, 407000 <ferror@plt+0x5050>
  403bb0:	add	x1, x1, #0x80
  403bb4:	adrp	x0, 419000 <ferror@plt+0x17050>
  403bb8:	ldr	w0, [x0, #656]
  403bbc:	bl	401f90 <err@plt>
  403bc0:	stp	x29, x30, [sp, #-32]!
  403bc4:	mov	x29, sp
  403bc8:	stp	x19, x20, [sp, #16]
  403bcc:	mov	x20, x0
  403bd0:	mov	x19, x1
  403bd4:	bl	403b68 <ferror@plt+0x1bb8>
  403bd8:	mov	w1, #0xffff                	// #65535
  403bdc:	cmp	w0, w1
  403be0:	b.hi	403bf0 <ferror@plt+0x1c40>  // b.pmore
  403be4:	ldp	x19, x20, [sp, #16]
  403be8:	ldp	x29, x30, [sp], #32
  403bec:	ret
  403bf0:	bl	401f50 <__errno_location@plt>
  403bf4:	mov	w1, #0x22                  	// #34
  403bf8:	str	w1, [x0]
  403bfc:	mov	x3, x20
  403c00:	mov	x2, x19
  403c04:	adrp	x1, 407000 <ferror@plt+0x5050>
  403c08:	add	x1, x1, #0x80
  403c0c:	adrp	x0, 419000 <ferror@plt+0x17050>
  403c10:	ldr	w0, [x0, #656]
  403c14:	bl	401f90 <err@plt>
  403c18:	adrp	x1, 419000 <ferror@plt+0x17050>
  403c1c:	str	w0, [x1, #656]
  403c20:	ret
  403c24:	stp	x29, x30, [sp, #-128]!
  403c28:	mov	x29, sp
  403c2c:	stp	x19, x20, [sp, #16]
  403c30:	str	xzr, [x1]
  403c34:	cbz	x0, 404044 <ferror@plt+0x2094>
  403c38:	stp	x21, x22, [sp, #32]
  403c3c:	mov	x19, x0
  403c40:	mov	x21, x1
  403c44:	mov	x22, x2
  403c48:	ldrsb	w0, [x0]
  403c4c:	cbz	w0, 40404c <ferror@plt+0x209c>
  403c50:	stp	x23, x24, [sp, #48]
  403c54:	bl	401e20 <__ctype_b_loc@plt>
  403c58:	mov	x24, x0
  403c5c:	ldr	x4, [x0]
  403c60:	mov	x1, x19
  403c64:	ldrsb	w2, [x1]
  403c68:	and	x0, x2, #0xff
  403c6c:	ldrh	w3, [x4, x0, lsl #1]
  403c70:	tbz	w3, #13, 403c7c <ferror@plt+0x1ccc>
  403c74:	add	x1, x1, #0x1
  403c78:	b	403c64 <ferror@plt+0x1cb4>
  403c7c:	cmp	w2, #0x2d
  403c80:	b.eq	404070 <ferror@plt+0x20c0>  // b.none
  403c84:	stp	x25, x26, [sp, #64]
  403c88:	bl	401f50 <__errno_location@plt>
  403c8c:	mov	x25, x0
  403c90:	str	wzr, [x0]
  403c94:	str	xzr, [sp, #120]
  403c98:	mov	w3, #0x0                   	// #0
  403c9c:	mov	w2, #0x0                   	// #0
  403ca0:	add	x1, sp, #0x78
  403ca4:	mov	x0, x19
  403ca8:	bl	401d20 <__strtoul_internal@plt>
  403cac:	mov	x26, x0
  403cb0:	ldr	x20, [sp, #120]
  403cb4:	cmp	x20, x19
  403cb8:	b.eq	403cf4 <ferror@plt+0x1d44>  // b.none
  403cbc:	ldr	w0, [x25]
  403cc0:	cbz	w0, 403cd0 <ferror@plt+0x1d20>
  403cc4:	sub	x1, x26, #0x1
  403cc8:	cmn	x1, #0x3
  403ccc:	b.hi	403d10 <ferror@plt+0x1d60>  // b.pmore
  403cd0:	cbz	x20, 404010 <ferror@plt+0x2060>
  403cd4:	ldrsb	w0, [x20]
  403cd8:	cbz	w0, 404018 <ferror@plt+0x2068>
  403cdc:	stp	x27, x28, [sp, #80]
  403ce0:	mov	w19, #0x0                   	// #0
  403ce4:	mov	x27, #0x0                   	// #0
  403ce8:	add	x0, sp, #0x78
  403cec:	str	x0, [sp, #104]
  403cf0:	b	403dfc <ferror@plt+0x1e4c>
  403cf4:	ldr	w0, [x25]
  403cf8:	mov	w20, #0xffffffea            	// #-22
  403cfc:	cbnz	w0, 403d10 <ferror@plt+0x1d60>
  403d00:	ldp	x21, x22, [sp, #32]
  403d04:	ldp	x23, x24, [sp, #48]
  403d08:	ldp	x25, x26, [sp, #64]
  403d0c:	b	404054 <ferror@plt+0x20a4>
  403d10:	neg	w20, w0
  403d14:	b	404020 <ferror@plt+0x2070>
  403d18:	ldrsb	w0, [x20, #2]
  403d1c:	and	w0, w0, #0xffffffdf
  403d20:	cmp	w0, #0x42
  403d24:	b.ne	403e1c <ferror@plt+0x1e6c>  // b.any
  403d28:	ldrsb	w0, [x20, #3]
  403d2c:	cbnz	w0, 403e1c <ferror@plt+0x1e6c>
  403d30:	mov	w23, #0x400                 	// #1024
  403d34:	b	403d40 <ferror@plt+0x1d90>
  403d38:	cbnz	w0, 403e1c <ferror@plt+0x1e6c>
  403d3c:	mov	w23, #0x400                 	// #1024
  403d40:	ldrsb	w20, [x20]
  403d44:	mov	w1, w20
  403d48:	adrp	x0, 407000 <ferror@plt+0x5050>
  403d4c:	add	x0, x0, #0x90
  403d50:	bl	401ea0 <strchr@plt>
  403d54:	cbz	x0, 403ef8 <ferror@plt+0x1f48>
  403d58:	adrp	x2, 407000 <ferror@plt+0x5050>
  403d5c:	add	x2, x2, #0x90
  403d60:	sub	x0, x0, x2
  403d64:	add	w2, w0, #0x1
  403d68:	cbz	w2, 404110 <ferror@plt+0x2160>
  403d6c:	sxtw	x3, w23
  403d70:	umulh	x0, x26, x3
  403d74:	cbnz	x0, 403f40 <ferror@plt+0x1f90>
  403d78:	sub	w1, w2, #0x2
  403d7c:	mul	x26, x26, x3
  403d80:	cmn	w1, #0x1
  403d84:	b.eq	403f20 <ferror@plt+0x1f70>  // b.none
  403d88:	umulh	x0, x26, x3
  403d8c:	sub	w1, w1, #0x1
  403d90:	cbz	x0, 403d7c <ferror@plt+0x1dcc>
  403d94:	mov	w20, #0xffffffde            	// #-34
  403d98:	b	403f24 <ferror@plt+0x1f74>
  403d9c:	ldrsb	w0, [x20]
  403da0:	cbz	w0, 4040b0 <ferror@plt+0x2100>
  403da4:	mov	x2, x23
  403da8:	mov	x1, x20
  403dac:	mov	x0, x28
  403db0:	bl	401cb0 <strncmp@plt>
  403db4:	cbnz	w0, 4040c8 <ferror@plt+0x2118>
  403db8:	add	x1, x20, x23
  403dbc:	ldrsb	w0, [x20, x23]
  403dc0:	cmp	w0, #0x30
  403dc4:	b.ne	403e54 <ferror@plt+0x1ea4>  // b.any
  403dc8:	mov	x20, x1
  403dcc:	add	w2, w19, #0x1
  403dd0:	sub	w19, w20, w1
  403dd4:	add	w19, w19, w2
  403dd8:	ldrsb	w0, [x20, #1]!
  403ddc:	cmp	w0, #0x30
  403de0:	b.eq	403dd0 <ferror@plt+0x1e20>  // b.none
  403de4:	sxtb	x0, w0
  403de8:	ldr	x1, [x24]
  403dec:	ldrh	w0, [x1, x0, lsl #1]
  403df0:	tbnz	w0, #11, 403e5c <ferror@plt+0x1eac>
  403df4:	str	x20, [sp, #120]
  403df8:	ldr	x20, [sp, #120]
  403dfc:	ldrsb	w0, [x20, #1]
  403e00:	cmp	w0, #0x69
  403e04:	b.eq	403d18 <ferror@plt+0x1d68>  // b.none
  403e08:	and	w1, w0, #0xffffffdf
  403e0c:	cmp	w1, #0x42
  403e10:	b.ne	403d38 <ferror@plt+0x1d88>  // b.any
  403e14:	ldrsb	w0, [x20, #2]
  403e18:	cbz	w0, 403ef0 <ferror@plt+0x1f40>
  403e1c:	bl	401c20 <localeconv@plt>
  403e20:	cbz	x0, 404080 <ferror@plt+0x20d0>
  403e24:	ldr	x28, [x0]
  403e28:	cbz	x28, 404098 <ferror@plt+0x20e8>
  403e2c:	mov	x0, x28
  403e30:	bl	401b00 <strlen@plt>
  403e34:	mov	x23, x0
  403e38:	cbz	x27, 403d9c <ferror@plt+0x1dec>
  403e3c:	mov	w20, #0xffffffea            	// #-22
  403e40:	ldp	x21, x22, [sp, #32]
  403e44:	ldp	x23, x24, [sp, #48]
  403e48:	ldp	x25, x26, [sp, #64]
  403e4c:	ldp	x27, x28, [sp, #80]
  403e50:	b	404054 <ferror@plt+0x20a4>
  403e54:	mov	x20, x1
  403e58:	b	403de4 <ferror@plt+0x1e34>
  403e5c:	str	wzr, [x25]
  403e60:	str	xzr, [sp, #120]
  403e64:	mov	w3, #0x0                   	// #0
  403e68:	mov	w2, #0x0                   	// #0
  403e6c:	ldr	x1, [sp, #104]
  403e70:	mov	x0, x20
  403e74:	bl	401d20 <__strtoul_internal@plt>
  403e78:	mov	x27, x0
  403e7c:	ldr	x0, [sp, #120]
  403e80:	cmp	x0, x20
  403e84:	b.eq	403ec4 <ferror@plt+0x1f14>  // b.none
  403e88:	ldr	w1, [x25]
  403e8c:	cbz	w1, 403e9c <ferror@plt+0x1eec>
  403e90:	sub	x2, x27, #0x1
  403e94:	cmn	x2, #0x3
  403e98:	b.hi	403ee4 <ferror@plt+0x1f34>  // b.pmore
  403e9c:	cbz	x27, 403df8 <ferror@plt+0x1e48>
  403ea0:	cbz	x0, 4040e0 <ferror@plt+0x2130>
  403ea4:	ldrsb	w0, [x0]
  403ea8:	cbnz	w0, 403df8 <ferror@plt+0x1e48>
  403eac:	mov	w20, #0xffffffea            	// #-22
  403eb0:	ldp	x21, x22, [sp, #32]
  403eb4:	ldp	x23, x24, [sp, #48]
  403eb8:	ldp	x25, x26, [sp, #64]
  403ebc:	ldp	x27, x28, [sp, #80]
  403ec0:	b	404054 <ferror@plt+0x20a4>
  403ec4:	ldr	w1, [x25]
  403ec8:	mov	w20, #0xffffffea            	// #-22
  403ecc:	cbnz	w1, 403ee4 <ferror@plt+0x1f34>
  403ed0:	ldp	x21, x22, [sp, #32]
  403ed4:	ldp	x23, x24, [sp, #48]
  403ed8:	ldp	x25, x26, [sp, #64]
  403edc:	ldp	x27, x28, [sp, #80]
  403ee0:	b	404054 <ferror@plt+0x20a4>
  403ee4:	neg	w20, w1
  403ee8:	ldp	x27, x28, [sp, #80]
  403eec:	b	404020 <ferror@plt+0x2070>
  403ef0:	mov	w23, #0x3e8                 	// #1000
  403ef4:	b	403d40 <ferror@plt+0x1d90>
  403ef8:	mov	w1, w20
  403efc:	adrp	x0, 407000 <ferror@plt+0x5050>
  403f00:	add	x0, x0, #0xa0
  403f04:	bl	401ea0 <strchr@plt>
  403f08:	cbz	x0, 4040f8 <ferror@plt+0x2148>
  403f0c:	adrp	x2, 407000 <ferror@plt+0x5050>
  403f10:	add	x2, x2, #0xa0
  403f14:	sub	x0, x0, x2
  403f18:	add	w2, w0, #0x1
  403f1c:	b	403d68 <ferror@plt+0x1db8>
  403f20:	mov	w20, #0x0                   	// #0
  403f24:	cbz	x22, 403f2c <ferror@plt+0x1f7c>
  403f28:	str	w2, [x22]
  403f2c:	cmp	x27, #0x0
  403f30:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403f34:	b.ne	403f48 <ferror@plt+0x1f98>  // b.any
  403f38:	ldp	x27, x28, [sp, #80]
  403f3c:	b	40401c <ferror@plt+0x206c>
  403f40:	mov	w20, #0xffffffde            	// #-34
  403f44:	b	403f24 <ferror@plt+0x1f74>
  403f48:	sxtw	x23, w23
  403f4c:	sub	w0, w2, #0x2
  403f50:	mov	x4, #0x1                   	// #1
  403f54:	mul	x4, x4, x23
  403f58:	cmn	w0, #0x1
  403f5c:	b.eq	403f6c <ferror@plt+0x1fbc>  // b.none
  403f60:	umulh	x1, x4, x23
  403f64:	sub	w0, w0, #0x1
  403f68:	cbz	x1, 403f54 <ferror@plt+0x1fa4>
  403f6c:	cmp	x27, #0xa
  403f70:	b.ls	403fbc <ferror@plt+0x200c>  // b.plast
  403f74:	mov	x0, #0xa                   	// #10
  403f78:	add	x0, x0, x0, lsl #2
  403f7c:	lsl	x1, x0, #1
  403f80:	mov	x0, x1
  403f84:	cmp	x27, x1
  403f88:	b.hi	403f78 <ferror@plt+0x1fc8>  // b.pmore
  403f8c:	cmp	w19, #0x0
  403f90:	b.le	403fac <ferror@plt+0x1ffc>
  403f94:	mov	w1, #0x0                   	// #0
  403f98:	add	x0, x0, x0, lsl #2
  403f9c:	lsl	x0, x0, #1
  403fa0:	add	w1, w1, #0x1
  403fa4:	cmp	w19, w1
  403fa8:	b.ne	403f98 <ferror@plt+0x1fe8>  // b.any
  403fac:	mov	x2, #0x1                   	// #1
  403fb0:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  403fb4:	movk	x6, #0xcccd
  403fb8:	b	403fcc <ferror@plt+0x201c>
  403fbc:	mov	x0, #0xa                   	// #10
  403fc0:	b	403f8c <ferror@plt+0x1fdc>
  403fc4:	cmp	x5, #0x9
  403fc8:	b.ls	404008 <ferror@plt+0x2058>  // b.plast
  403fcc:	umulh	x3, x27, x6
  403fd0:	lsr	x1, x3, #3
  403fd4:	add	x1, x1, x1, lsl #2
  403fd8:	sub	x1, x27, x1, lsl #1
  403fdc:	mov	x5, x27
  403fe0:	lsr	x27, x3, #3
  403fe4:	mov	x3, x2
  403fe8:	add	x2, x2, x2, lsl #2
  403fec:	lsl	x2, x2, #1
  403ff0:	cbz	w1, 403fc4 <ferror@plt+0x2014>
  403ff4:	udiv	x3, x0, x3
  403ff8:	udiv	x1, x3, x1
  403ffc:	udiv	x1, x4, x1
  404000:	add	x26, x26, x1
  404004:	b	403fc4 <ferror@plt+0x2014>
  404008:	ldp	x27, x28, [sp, #80]
  40400c:	b	40401c <ferror@plt+0x206c>
  404010:	mov	w20, #0x0                   	// #0
  404014:	b	40401c <ferror@plt+0x206c>
  404018:	mov	w20, #0x0                   	// #0
  40401c:	str	x26, [x21]
  404020:	tbnz	w20, #31, 404034 <ferror@plt+0x2084>
  404024:	ldp	x21, x22, [sp, #32]
  404028:	ldp	x23, x24, [sp, #48]
  40402c:	ldp	x25, x26, [sp, #64]
  404030:	b	404060 <ferror@plt+0x20b0>
  404034:	ldp	x21, x22, [sp, #32]
  404038:	ldp	x23, x24, [sp, #48]
  40403c:	ldp	x25, x26, [sp, #64]
  404040:	b	404054 <ferror@plt+0x20a4>
  404044:	mov	w20, #0xffffffea            	// #-22
  404048:	b	404054 <ferror@plt+0x20a4>
  40404c:	mov	w20, #0xffffffea            	// #-22
  404050:	ldp	x21, x22, [sp, #32]
  404054:	bl	401f50 <__errno_location@plt>
  404058:	neg	w1, w20
  40405c:	str	w1, [x0]
  404060:	mov	w0, w20
  404064:	ldp	x19, x20, [sp, #16]
  404068:	ldp	x29, x30, [sp], #128
  40406c:	ret
  404070:	mov	w20, #0xffffffea            	// #-22
  404074:	ldp	x21, x22, [sp, #32]
  404078:	ldp	x23, x24, [sp, #48]
  40407c:	b	404054 <ferror@plt+0x20a4>
  404080:	mov	w20, #0xffffffea            	// #-22
  404084:	ldp	x21, x22, [sp, #32]
  404088:	ldp	x23, x24, [sp, #48]
  40408c:	ldp	x25, x26, [sp, #64]
  404090:	ldp	x27, x28, [sp, #80]
  404094:	b	404054 <ferror@plt+0x20a4>
  404098:	mov	w20, #0xffffffea            	// #-22
  40409c:	ldp	x21, x22, [sp, #32]
  4040a0:	ldp	x23, x24, [sp, #48]
  4040a4:	ldp	x25, x26, [sp, #64]
  4040a8:	ldp	x27, x28, [sp, #80]
  4040ac:	b	404054 <ferror@plt+0x20a4>
  4040b0:	mov	w20, #0xffffffea            	// #-22
  4040b4:	ldp	x21, x22, [sp, #32]
  4040b8:	ldp	x23, x24, [sp, #48]
  4040bc:	ldp	x25, x26, [sp, #64]
  4040c0:	ldp	x27, x28, [sp, #80]
  4040c4:	b	404054 <ferror@plt+0x20a4>
  4040c8:	mov	w20, #0xffffffea            	// #-22
  4040cc:	ldp	x21, x22, [sp, #32]
  4040d0:	ldp	x23, x24, [sp, #48]
  4040d4:	ldp	x25, x26, [sp, #64]
  4040d8:	ldp	x27, x28, [sp, #80]
  4040dc:	b	404054 <ferror@plt+0x20a4>
  4040e0:	mov	w20, #0xffffffea            	// #-22
  4040e4:	ldp	x21, x22, [sp, #32]
  4040e8:	ldp	x23, x24, [sp, #48]
  4040ec:	ldp	x25, x26, [sp, #64]
  4040f0:	ldp	x27, x28, [sp, #80]
  4040f4:	b	404054 <ferror@plt+0x20a4>
  4040f8:	mov	w20, #0xffffffea            	// #-22
  4040fc:	ldp	x21, x22, [sp, #32]
  404100:	ldp	x23, x24, [sp, #48]
  404104:	ldp	x25, x26, [sp, #64]
  404108:	ldp	x27, x28, [sp, #80]
  40410c:	b	404054 <ferror@plt+0x20a4>
  404110:	mov	w20, w2
  404114:	cbnz	x22, 403f28 <ferror@plt+0x1f78>
  404118:	ldp	x27, x28, [sp, #80]
  40411c:	b	40401c <ferror@plt+0x206c>
  404120:	stp	x29, x30, [sp, #-16]!
  404124:	mov	x29, sp
  404128:	mov	x2, #0x0                   	// #0
  40412c:	bl	403c24 <ferror@plt+0x1c74>
  404130:	ldp	x29, x30, [sp], #16
  404134:	ret
  404138:	stp	x29, x30, [sp, #-48]!
  40413c:	mov	x29, sp
  404140:	stp	x19, x20, [sp, #16]
  404144:	stp	x21, x22, [sp, #32]
  404148:	mov	x21, x0
  40414c:	mov	x22, x1
  404150:	mov	x20, x0
  404154:	cbnz	x0, 404168 <ferror@plt+0x21b8>
  404158:	cbnz	x1, 404188 <ferror@plt+0x21d8>
  40415c:	mov	w0, #0x0                   	// #0
  404160:	b	4041a8 <ferror@plt+0x21f8>
  404164:	add	x20, x20, #0x1
  404168:	ldrsb	w19, [x20]
  40416c:	cbz	w19, 404184 <ferror@plt+0x21d4>
  404170:	bl	401e20 <__ctype_b_loc@plt>
  404174:	and	x19, x19, #0xff
  404178:	ldr	x2, [x0]
  40417c:	ldrh	w2, [x2, x19, lsl #1]
  404180:	tbnz	w2, #11, 404164 <ferror@plt+0x21b4>
  404184:	cbz	x22, 40418c <ferror@plt+0x21dc>
  404188:	str	x20, [x22]
  40418c:	cmp	x20, #0x0
  404190:	mov	w0, #0x0                   	// #0
  404194:	ccmp	x21, x20, #0x2, ne  // ne = any
  404198:	b.cs	4041a8 <ferror@plt+0x21f8>  // b.hs, b.nlast
  40419c:	ldrsb	w0, [x20]
  4041a0:	cmp	w0, #0x0
  4041a4:	cset	w0, eq  // eq = none
  4041a8:	ldp	x19, x20, [sp, #16]
  4041ac:	ldp	x21, x22, [sp, #32]
  4041b0:	ldp	x29, x30, [sp], #48
  4041b4:	ret
  4041b8:	stp	x29, x30, [sp, #-48]!
  4041bc:	mov	x29, sp
  4041c0:	stp	x19, x20, [sp, #16]
  4041c4:	stp	x21, x22, [sp, #32]
  4041c8:	mov	x21, x0
  4041cc:	mov	x22, x1
  4041d0:	mov	x20, x0
  4041d4:	cbnz	x0, 4041e8 <ferror@plt+0x2238>
  4041d8:	cbnz	x1, 404208 <ferror@plt+0x2258>
  4041dc:	mov	w0, #0x0                   	// #0
  4041e0:	b	404228 <ferror@plt+0x2278>
  4041e4:	add	x20, x20, #0x1
  4041e8:	ldrsb	w19, [x20]
  4041ec:	cbz	w19, 404204 <ferror@plt+0x2254>
  4041f0:	bl	401e20 <__ctype_b_loc@plt>
  4041f4:	and	x19, x19, #0xff
  4041f8:	ldr	x2, [x0]
  4041fc:	ldrh	w2, [x2, x19, lsl #1]
  404200:	tbnz	w2, #12, 4041e4 <ferror@plt+0x2234>
  404204:	cbz	x22, 40420c <ferror@plt+0x225c>
  404208:	str	x20, [x22]
  40420c:	cmp	x20, #0x0
  404210:	mov	w0, #0x0                   	// #0
  404214:	ccmp	x21, x20, #0x2, ne  // ne = any
  404218:	b.cs	404228 <ferror@plt+0x2278>  // b.hs, b.nlast
  40421c:	ldrsb	w0, [x20]
  404220:	cmp	w0, #0x0
  404224:	cset	w0, eq  // eq = none
  404228:	ldp	x19, x20, [sp, #16]
  40422c:	ldp	x21, x22, [sp, #32]
  404230:	ldp	x29, x30, [sp], #48
  404234:	ret
  404238:	stp	x29, x30, [sp, #-128]!
  40423c:	mov	x29, sp
  404240:	stp	x19, x20, [sp, #16]
  404244:	stp	x21, x22, [sp, #32]
  404248:	mov	x20, x0
  40424c:	mov	x22, x1
  404250:	str	x2, [sp, #80]
  404254:	str	x3, [sp, #88]
  404258:	str	x4, [sp, #96]
  40425c:	str	x5, [sp, #104]
  404260:	str	x6, [sp, #112]
  404264:	str	x7, [sp, #120]
  404268:	add	x0, sp, #0x80
  40426c:	str	x0, [sp, #48]
  404270:	str	x0, [sp, #56]
  404274:	add	x0, sp, #0x50
  404278:	str	x0, [sp, #64]
  40427c:	mov	w0, #0xffffffd0            	// #-48
  404280:	str	w0, [sp, #72]
  404284:	str	wzr, [sp, #76]
  404288:	add	x21, sp, #0x80
  40428c:	b	40432c <ferror@plt+0x237c>
  404290:	add	w0, w3, #0x8
  404294:	str	w0, [sp, #72]
  404298:	cmp	w0, #0x0
  40429c:	b.le	4042b0 <ferror@plt+0x2300>
  4042a0:	add	x0, x2, #0xf
  4042a4:	and	x0, x0, #0xfffffffffffffff8
  4042a8:	str	x0, [sp, #48]
  4042ac:	b	404344 <ferror@plt+0x2394>
  4042b0:	ldr	x1, [x21, w3, sxtw]
  4042b4:	cbz	x1, 40434c <ferror@plt+0x239c>
  4042b8:	cbz	w0, 4042fc <ferror@plt+0x234c>
  4042bc:	add	w3, w3, #0x10
  4042c0:	str	w3, [sp, #72]
  4042c4:	cmp	w3, #0x0
  4042c8:	b.le	4042dc <ferror@plt+0x232c>
  4042cc:	add	x0, x2, #0xf
  4042d0:	and	x0, x0, #0xfffffffffffffff8
  4042d4:	str	x0, [sp, #48]
  4042d8:	b	404308 <ferror@plt+0x2358>
  4042dc:	add	x2, x21, w0, sxtw
  4042e0:	b	404308 <ferror@plt+0x2358>
  4042e4:	mov	w0, #0x1                   	// #1
  4042e8:	ldp	x19, x20, [sp, #16]
  4042ec:	ldp	x21, x22, [sp, #32]
  4042f0:	ldp	x29, x30, [sp], #128
  4042f4:	ret
  4042f8:	ldr	x2, [sp, #48]
  4042fc:	add	x0, x2, #0xf
  404300:	and	x0, x0, #0xfffffffffffffff8
  404304:	str	x0, [sp, #48]
  404308:	ldr	x19, [x2]
  40430c:	cbz	x19, 40434c <ferror@plt+0x239c>
  404310:	mov	x0, x20
  404314:	bl	401e00 <strcmp@plt>
  404318:	cbz	w0, 4042e4 <ferror@plt+0x2334>
  40431c:	mov	x1, x19
  404320:	mov	x0, x20
  404324:	bl	401e00 <strcmp@plt>
  404328:	cbz	w0, 4042e8 <ferror@plt+0x2338>
  40432c:	ldr	w3, [sp, #72]
  404330:	ldr	x2, [sp, #48]
  404334:	tbnz	w3, #31, 404290 <ferror@plt+0x22e0>
  404338:	add	x0, x2, #0xf
  40433c:	and	x0, x0, #0xfffffffffffffff8
  404340:	str	x0, [sp, #48]
  404344:	ldr	x1, [x2]
  404348:	cbnz	x1, 4042f8 <ferror@plt+0x2348>
  40434c:	mov	x3, x20
  404350:	mov	x2, x22
  404354:	adrp	x1, 407000 <ferror@plt+0x5050>
  404358:	add	x1, x1, #0x80
  40435c:	adrp	x0, 419000 <ferror@plt+0x17050>
  404360:	ldr	w0, [x0, #656]
  404364:	bl	401f10 <errx@plt>
  404368:	cbz	x1, 4043a0 <ferror@plt+0x23f0>
  40436c:	add	x3, x0, x1
  404370:	sxtb	w2, w2
  404374:	ldrsb	w1, [x0]
  404378:	cbz	w1, 404398 <ferror@plt+0x23e8>
  40437c:	cmp	w2, w1
  404380:	b.eq	40439c <ferror@plt+0x23ec>  // b.none
  404384:	add	x0, x0, #0x1
  404388:	cmp	x3, x0
  40438c:	b.ne	404374 <ferror@plt+0x23c4>  // b.any
  404390:	mov	x0, #0x0                   	// #0
  404394:	b	40439c <ferror@plt+0x23ec>
  404398:	mov	x0, #0x0                   	// #0
  40439c:	ret
  4043a0:	mov	x0, #0x0                   	// #0
  4043a4:	b	40439c <ferror@plt+0x23ec>
  4043a8:	stp	x29, x30, [sp, #-16]!
  4043ac:	mov	x29, sp
  4043b0:	mov	w2, #0xa                   	// #10
  4043b4:	bl	403bc0 <ferror@plt+0x1c10>
  4043b8:	ldp	x29, x30, [sp], #16
  4043bc:	ret
  4043c0:	stp	x29, x30, [sp, #-16]!
  4043c4:	mov	x29, sp
  4043c8:	mov	w2, #0x10                  	// #16
  4043cc:	bl	403bc0 <ferror@plt+0x1c10>
  4043d0:	ldp	x29, x30, [sp], #16
  4043d4:	ret
  4043d8:	stp	x29, x30, [sp, #-16]!
  4043dc:	mov	x29, sp
  4043e0:	mov	w2, #0xa                   	// #10
  4043e4:	bl	403b68 <ferror@plt+0x1bb8>
  4043e8:	ldp	x29, x30, [sp], #16
  4043ec:	ret
  4043f0:	stp	x29, x30, [sp, #-16]!
  4043f4:	mov	x29, sp
  4043f8:	mov	w2, #0x10                  	// #16
  4043fc:	bl	403b68 <ferror@plt+0x1bb8>
  404400:	ldp	x29, x30, [sp], #16
  404404:	ret
  404408:	stp	x29, x30, [sp, #-64]!
  40440c:	mov	x29, sp
  404410:	stp	x19, x20, [sp, #16]
  404414:	str	x21, [sp, #32]
  404418:	mov	x19, x0
  40441c:	mov	x21, x1
  404420:	str	xzr, [sp, #56]
  404424:	bl	401f50 <__errno_location@plt>
  404428:	str	wzr, [x0]
  40442c:	cbz	x19, 40443c <ferror@plt+0x248c>
  404430:	mov	x20, x0
  404434:	ldrsb	w0, [x19]
  404438:	cbnz	w0, 404458 <ferror@plt+0x24a8>
  40443c:	mov	x3, x19
  404440:	mov	x2, x21
  404444:	adrp	x1, 407000 <ferror@plt+0x5050>
  404448:	add	x1, x1, #0x80
  40444c:	adrp	x0, 419000 <ferror@plt+0x17050>
  404450:	ldr	w0, [x0, #656]
  404454:	bl	401f10 <errx@plt>
  404458:	mov	w3, #0x0                   	// #0
  40445c:	mov	w2, #0xa                   	// #10
  404460:	add	x1, sp, #0x38
  404464:	mov	x0, x19
  404468:	bl	401ca0 <__strtol_internal@plt>
  40446c:	ldr	w1, [x20]
  404470:	cbnz	w1, 40449c <ferror@plt+0x24ec>
  404474:	ldr	x1, [sp, #56]
  404478:	cmp	x1, x19
  40447c:	b.eq	40443c <ferror@plt+0x248c>  // b.none
  404480:	cbz	x1, 40448c <ferror@plt+0x24dc>
  404484:	ldrsb	w1, [x1]
  404488:	cbnz	w1, 40443c <ferror@plt+0x248c>
  40448c:	ldp	x19, x20, [sp, #16]
  404490:	ldr	x21, [sp, #32]
  404494:	ldp	x29, x30, [sp], #64
  404498:	ret
  40449c:	cmp	w1, #0x22
  4044a0:	b.ne	40443c <ferror@plt+0x248c>  // b.any
  4044a4:	mov	x3, x19
  4044a8:	mov	x2, x21
  4044ac:	adrp	x1, 407000 <ferror@plt+0x5050>
  4044b0:	add	x1, x1, #0x80
  4044b4:	adrp	x0, 419000 <ferror@plt+0x17050>
  4044b8:	ldr	w0, [x0, #656]
  4044bc:	bl	401f90 <err@plt>
  4044c0:	stp	x29, x30, [sp, #-32]!
  4044c4:	mov	x29, sp
  4044c8:	stp	x19, x20, [sp, #16]
  4044cc:	mov	x20, x0
  4044d0:	mov	x19, x1
  4044d4:	bl	404408 <ferror@plt+0x2458>
  4044d8:	mov	x2, #0x80000000            	// #2147483648
  4044dc:	add	x2, x0, x2
  4044e0:	mov	x1, #0xffffffff            	// #4294967295
  4044e4:	cmp	x2, x1
  4044e8:	b.hi	4044f8 <ferror@plt+0x2548>  // b.pmore
  4044ec:	ldp	x19, x20, [sp, #16]
  4044f0:	ldp	x29, x30, [sp], #32
  4044f4:	ret
  4044f8:	bl	401f50 <__errno_location@plt>
  4044fc:	mov	w1, #0x22                  	// #34
  404500:	str	w1, [x0]
  404504:	mov	x3, x20
  404508:	mov	x2, x19
  40450c:	adrp	x1, 407000 <ferror@plt+0x5050>
  404510:	add	x1, x1, #0x80
  404514:	adrp	x0, 419000 <ferror@plt+0x17050>
  404518:	ldr	w0, [x0, #656]
  40451c:	bl	401f90 <err@plt>
  404520:	stp	x29, x30, [sp, #-32]!
  404524:	mov	x29, sp
  404528:	stp	x19, x20, [sp, #16]
  40452c:	mov	x20, x0
  404530:	mov	x19, x1
  404534:	bl	4044c0 <ferror@plt+0x2510>
  404538:	add	w2, w0, #0x8, lsl #12
  40453c:	mov	w1, #0xffff                	// #65535
  404540:	cmp	w2, w1
  404544:	b.hi	404554 <ferror@plt+0x25a4>  // b.pmore
  404548:	ldp	x19, x20, [sp, #16]
  40454c:	ldp	x29, x30, [sp], #32
  404550:	ret
  404554:	bl	401f50 <__errno_location@plt>
  404558:	mov	w1, #0x22                  	// #34
  40455c:	str	w1, [x0]
  404560:	mov	x3, x20
  404564:	mov	x2, x19
  404568:	adrp	x1, 407000 <ferror@plt+0x5050>
  40456c:	add	x1, x1, #0x80
  404570:	adrp	x0, 419000 <ferror@plt+0x17050>
  404574:	ldr	w0, [x0, #656]
  404578:	bl	401f90 <err@plt>
  40457c:	stp	x29, x30, [sp, #-16]!
  404580:	mov	x29, sp
  404584:	mov	w2, #0xa                   	// #10
  404588:	bl	403aac <ferror@plt+0x1afc>
  40458c:	ldp	x29, x30, [sp], #16
  404590:	ret
  404594:	stp	x29, x30, [sp, #-16]!
  404598:	mov	x29, sp
  40459c:	mov	w2, #0x10                  	// #16
  4045a0:	bl	403aac <ferror@plt+0x1afc>
  4045a4:	ldp	x29, x30, [sp], #16
  4045a8:	ret
  4045ac:	stp	x29, x30, [sp, #-64]!
  4045b0:	mov	x29, sp
  4045b4:	stp	x19, x20, [sp, #16]
  4045b8:	str	x21, [sp, #32]
  4045bc:	mov	x19, x0
  4045c0:	mov	x21, x1
  4045c4:	str	xzr, [sp, #56]
  4045c8:	bl	401f50 <__errno_location@plt>
  4045cc:	str	wzr, [x0]
  4045d0:	cbz	x19, 4045e0 <ferror@plt+0x2630>
  4045d4:	mov	x20, x0
  4045d8:	ldrsb	w0, [x19]
  4045dc:	cbnz	w0, 4045fc <ferror@plt+0x264c>
  4045e0:	mov	x3, x19
  4045e4:	mov	x2, x21
  4045e8:	adrp	x1, 407000 <ferror@plt+0x5050>
  4045ec:	add	x1, x1, #0x80
  4045f0:	adrp	x0, 419000 <ferror@plt+0x17050>
  4045f4:	ldr	w0, [x0, #656]
  4045f8:	bl	401f10 <errx@plt>
  4045fc:	add	x1, sp, #0x38
  404600:	mov	x0, x19
  404604:	bl	401b70 <strtod@plt>
  404608:	ldr	w0, [x20]
  40460c:	cbnz	w0, 404638 <ferror@plt+0x2688>
  404610:	ldr	x0, [sp, #56]
  404614:	cmp	x0, x19
  404618:	b.eq	4045e0 <ferror@plt+0x2630>  // b.none
  40461c:	cbz	x0, 404628 <ferror@plt+0x2678>
  404620:	ldrsb	w0, [x0]
  404624:	cbnz	w0, 4045e0 <ferror@plt+0x2630>
  404628:	ldp	x19, x20, [sp, #16]
  40462c:	ldr	x21, [sp, #32]
  404630:	ldp	x29, x30, [sp], #64
  404634:	ret
  404638:	cmp	w0, #0x22
  40463c:	b.ne	4045e0 <ferror@plt+0x2630>  // b.any
  404640:	mov	x3, x19
  404644:	mov	x2, x21
  404648:	adrp	x1, 407000 <ferror@plt+0x5050>
  40464c:	add	x1, x1, #0x80
  404650:	adrp	x0, 419000 <ferror@plt+0x17050>
  404654:	ldr	w0, [x0, #656]
  404658:	bl	401f90 <err@plt>
  40465c:	stp	x29, x30, [sp, #-64]!
  404660:	mov	x29, sp
  404664:	stp	x19, x20, [sp, #16]
  404668:	str	x21, [sp, #32]
  40466c:	mov	x19, x0
  404670:	mov	x21, x1
  404674:	str	xzr, [sp, #56]
  404678:	bl	401f50 <__errno_location@plt>
  40467c:	str	wzr, [x0]
  404680:	cbz	x19, 404690 <ferror@plt+0x26e0>
  404684:	mov	x20, x0
  404688:	ldrsb	w0, [x19]
  40468c:	cbnz	w0, 4046ac <ferror@plt+0x26fc>
  404690:	mov	x3, x19
  404694:	mov	x2, x21
  404698:	adrp	x1, 407000 <ferror@plt+0x5050>
  40469c:	add	x1, x1, #0x80
  4046a0:	adrp	x0, 419000 <ferror@plt+0x17050>
  4046a4:	ldr	w0, [x0, #656]
  4046a8:	bl	401f10 <errx@plt>
  4046ac:	mov	w2, #0xa                   	// #10
  4046b0:	add	x1, sp, #0x38
  4046b4:	mov	x0, x19
  4046b8:	bl	401e30 <strtol@plt>
  4046bc:	ldr	w1, [x20]
  4046c0:	cbnz	w1, 4046ec <ferror@plt+0x273c>
  4046c4:	ldr	x1, [sp, #56]
  4046c8:	cmp	x1, x19
  4046cc:	b.eq	404690 <ferror@plt+0x26e0>  // b.none
  4046d0:	cbz	x1, 4046dc <ferror@plt+0x272c>
  4046d4:	ldrsb	w1, [x1]
  4046d8:	cbnz	w1, 404690 <ferror@plt+0x26e0>
  4046dc:	ldp	x19, x20, [sp, #16]
  4046e0:	ldr	x21, [sp, #32]
  4046e4:	ldp	x29, x30, [sp], #64
  4046e8:	ret
  4046ec:	cmp	w1, #0x22
  4046f0:	b.ne	404690 <ferror@plt+0x26e0>  // b.any
  4046f4:	mov	x3, x19
  4046f8:	mov	x2, x21
  4046fc:	adrp	x1, 407000 <ferror@plt+0x5050>
  404700:	add	x1, x1, #0x80
  404704:	adrp	x0, 419000 <ferror@plt+0x17050>
  404708:	ldr	w0, [x0, #656]
  40470c:	bl	401f90 <err@plt>
  404710:	stp	x29, x30, [sp, #-64]!
  404714:	mov	x29, sp
  404718:	stp	x19, x20, [sp, #16]
  40471c:	str	x21, [sp, #32]
  404720:	mov	x19, x0
  404724:	mov	x21, x1
  404728:	str	xzr, [sp, #56]
  40472c:	bl	401f50 <__errno_location@plt>
  404730:	str	wzr, [x0]
  404734:	cbz	x19, 404744 <ferror@plt+0x2794>
  404738:	mov	x20, x0
  40473c:	ldrsb	w0, [x19]
  404740:	cbnz	w0, 404760 <ferror@plt+0x27b0>
  404744:	mov	x3, x19
  404748:	mov	x2, x21
  40474c:	adrp	x1, 407000 <ferror@plt+0x5050>
  404750:	add	x1, x1, #0x80
  404754:	adrp	x0, 419000 <ferror@plt+0x17050>
  404758:	ldr	w0, [x0, #656]
  40475c:	bl	401f10 <errx@plt>
  404760:	mov	w2, #0xa                   	// #10
  404764:	add	x1, sp, #0x38
  404768:	mov	x0, x19
  40476c:	bl	401af0 <strtoul@plt>
  404770:	ldr	w1, [x20]
  404774:	cbnz	w1, 4047a0 <ferror@plt+0x27f0>
  404778:	ldr	x1, [sp, #56]
  40477c:	cmp	x1, x19
  404780:	b.eq	404744 <ferror@plt+0x2794>  // b.none
  404784:	cbz	x1, 404790 <ferror@plt+0x27e0>
  404788:	ldrsb	w1, [x1]
  40478c:	cbnz	w1, 404744 <ferror@plt+0x2794>
  404790:	ldp	x19, x20, [sp, #16]
  404794:	ldr	x21, [sp, #32]
  404798:	ldp	x29, x30, [sp], #64
  40479c:	ret
  4047a0:	cmp	w1, #0x22
  4047a4:	b.ne	404744 <ferror@plt+0x2794>  // b.any
  4047a8:	mov	x3, x19
  4047ac:	mov	x2, x21
  4047b0:	adrp	x1, 407000 <ferror@plt+0x5050>
  4047b4:	add	x1, x1, #0x80
  4047b8:	adrp	x0, 419000 <ferror@plt+0x17050>
  4047bc:	ldr	w0, [x0, #656]
  4047c0:	bl	401f90 <err@plt>
  4047c4:	stp	x29, x30, [sp, #-48]!
  4047c8:	mov	x29, sp
  4047cc:	stp	x19, x20, [sp, #16]
  4047d0:	mov	x20, x0
  4047d4:	mov	x19, x1
  4047d8:	add	x1, sp, #0x28
  4047dc:	bl	404120 <ferror@plt+0x2170>
  4047e0:	cbz	w0, 40480c <ferror@plt+0x285c>
  4047e4:	bl	401f50 <__errno_location@plt>
  4047e8:	ldr	w0, [x0]
  4047ec:	cbz	w0, 40481c <ferror@plt+0x286c>
  4047f0:	mov	x3, x20
  4047f4:	mov	x2, x19
  4047f8:	adrp	x1, 407000 <ferror@plt+0x5050>
  4047fc:	add	x1, x1, #0x80
  404800:	adrp	x0, 419000 <ferror@plt+0x17050>
  404804:	ldr	w0, [x0, #656]
  404808:	bl	401f90 <err@plt>
  40480c:	ldr	x0, [sp, #40]
  404810:	ldp	x19, x20, [sp, #16]
  404814:	ldp	x29, x30, [sp], #48
  404818:	ret
  40481c:	mov	x3, x20
  404820:	mov	x2, x19
  404824:	adrp	x1, 407000 <ferror@plt+0x5050>
  404828:	add	x1, x1, #0x80
  40482c:	adrp	x0, 419000 <ferror@plt+0x17050>
  404830:	ldr	w0, [x0, #656]
  404834:	bl	401f10 <errx@plt>
  404838:	stp	x29, x30, [sp, #-32]!
  40483c:	mov	x29, sp
  404840:	str	x19, [sp, #16]
  404844:	mov	x19, x1
  404848:	mov	x1, x2
  40484c:	bl	4045ac <ferror@plt+0x25fc>
  404850:	fcvtzs	d1, d0
  404854:	str	d1, [x19]
  404858:	scvtf	d1, d1
  40485c:	fsub	d0, d0, d1
  404860:	mov	x0, #0x848000000000        	// #145685290680320
  404864:	movk	x0, #0x412e, lsl #48
  404868:	fmov	d1, x0
  40486c:	fmul	d0, d0, d1
  404870:	fcvtzs	d0, d0
  404874:	str	d0, [x19, #8]
  404878:	ldr	x19, [sp, #16]
  40487c:	ldp	x29, x30, [sp], #32
  404880:	ret
  404884:	mov	w2, w0
  404888:	mov	x0, x1
  40488c:	and	w1, w2, #0xf000
  404890:	cmp	w1, #0x4, lsl #12
  404894:	b.eq	4048dc <ferror@plt+0x292c>  // b.none
  404898:	cmp	w1, #0xa, lsl #12
  40489c:	b.eq	404a08 <ferror@plt+0x2a58>  // b.none
  4048a0:	cmp	w1, #0x2, lsl #12
  4048a4:	b.eq	404a18 <ferror@plt+0x2a68>  // b.none
  4048a8:	cmp	w1, #0x6, lsl #12
  4048ac:	b.eq	404a28 <ferror@plt+0x2a78>  // b.none
  4048b0:	cmp	w1, #0xc, lsl #12
  4048b4:	b.eq	404a38 <ferror@plt+0x2a88>  // b.none
  4048b8:	cmp	w1, #0x1, lsl #12
  4048bc:	b.eq	404a48 <ferror@plt+0x2a98>  // b.none
  4048c0:	mov	w3, #0x0                   	// #0
  4048c4:	cmp	w1, #0x8, lsl #12
  4048c8:	b.ne	4048e8 <ferror@plt+0x2938>  // b.any
  4048cc:	mov	w1, #0x2d                  	// #45
  4048d0:	strb	w1, [x0]
  4048d4:	mov	w3, #0x1                   	// #1
  4048d8:	b	4048e8 <ferror@plt+0x2938>
  4048dc:	mov	w1, #0x64                  	// #100
  4048e0:	strb	w1, [x0]
  4048e4:	mov	w3, #0x1                   	// #1
  4048e8:	tst	x2, #0x100
  4048ec:	mov	w1, #0x72                  	// #114
  4048f0:	mov	w4, #0x2d                  	// #45
  4048f4:	csel	w1, w1, w4, ne  // ne = any
  4048f8:	add	w4, w3, #0x1
  4048fc:	and	x5, x3, #0xffff
  404900:	strb	w1, [x0, x5]
  404904:	tst	x2, #0x80
  404908:	mov	w5, #0x77                  	// #119
  40490c:	mov	w1, #0x2d                  	// #45
  404910:	csel	w5, w5, w1, ne  // ne = any
  404914:	add	w1, w3, #0x2
  404918:	and	w1, w1, #0xffff
  40491c:	and	x4, x4, #0x3
  404920:	strb	w5, [x0, x4]
  404924:	tbz	w2, #11, 404a58 <ferror@plt+0x2aa8>
  404928:	tst	x2, #0x40
  40492c:	mov	w5, #0x73                  	// #115
  404930:	mov	w4, #0x53                  	// #83
  404934:	csel	w5, w5, w4, ne  // ne = any
  404938:	add	w4, w3, #0x3
  40493c:	and	x1, x1, #0xffff
  404940:	strb	w5, [x0, x1]
  404944:	tst	x2, #0x20
  404948:	mov	w5, #0x72                  	// #114
  40494c:	mov	w1, #0x2d                  	// #45
  404950:	csel	w5, w5, w1, ne  // ne = any
  404954:	add	w1, w3, #0x4
  404958:	and	x4, x4, #0x7
  40495c:	strb	w5, [x0, x4]
  404960:	tst	x2, #0x10
  404964:	mov	w5, #0x77                  	// #119
  404968:	mov	w4, #0x2d                  	// #45
  40496c:	csel	w5, w5, w4, ne  // ne = any
  404970:	add	w4, w3, #0x5
  404974:	and	w4, w4, #0xffff
  404978:	and	x1, x1, #0xf
  40497c:	strb	w5, [x0, x1]
  404980:	tbz	w2, #10, 404a6c <ferror@plt+0x2abc>
  404984:	tst	x2, #0x8
  404988:	mov	w5, #0x73                  	// #115
  40498c:	mov	w1, #0x53                  	// #83
  404990:	csel	w5, w5, w1, ne  // ne = any
  404994:	add	w1, w3, #0x6
  404998:	and	x4, x4, #0xffff
  40499c:	strb	w5, [x0, x4]
  4049a0:	tst	x2, #0x4
  4049a4:	mov	w5, #0x72                  	// #114
  4049a8:	mov	w4, #0x2d                  	// #45
  4049ac:	csel	w5, w5, w4, ne  // ne = any
  4049b0:	add	w4, w3, #0x7
  4049b4:	and	x1, x1, #0xf
  4049b8:	strb	w5, [x0, x1]
  4049bc:	tst	x2, #0x2
  4049c0:	mov	w5, #0x77                  	// #119
  4049c4:	mov	w1, #0x2d                  	// #45
  4049c8:	csel	w5, w5, w1, ne  // ne = any
  4049cc:	add	w1, w3, #0x8
  4049d0:	and	w1, w1, #0xffff
  4049d4:	and	x4, x4, #0xf
  4049d8:	strb	w5, [x0, x4]
  4049dc:	tbz	w2, #9, 404a80 <ferror@plt+0x2ad0>
  4049e0:	tst	x2, #0x1
  4049e4:	mov	w2, #0x74                  	// #116
  4049e8:	mov	w4, #0x54                  	// #84
  4049ec:	csel	w2, w2, w4, ne  // ne = any
  4049f0:	and	x1, x1, #0xffff
  4049f4:	strb	w2, [x0, x1]
  4049f8:	add	w3, w3, #0x9
  4049fc:	and	x3, x3, #0xffff
  404a00:	strb	wzr, [x0, x3]
  404a04:	ret
  404a08:	mov	w1, #0x6c                  	// #108
  404a0c:	strb	w1, [x0]
  404a10:	mov	w3, #0x1                   	// #1
  404a14:	b	4048e8 <ferror@plt+0x2938>
  404a18:	mov	w1, #0x63                  	// #99
  404a1c:	strb	w1, [x0]
  404a20:	mov	w3, #0x1                   	// #1
  404a24:	b	4048e8 <ferror@plt+0x2938>
  404a28:	mov	w1, #0x62                  	// #98
  404a2c:	strb	w1, [x0]
  404a30:	mov	w3, #0x1                   	// #1
  404a34:	b	4048e8 <ferror@plt+0x2938>
  404a38:	mov	w1, #0x73                  	// #115
  404a3c:	strb	w1, [x0]
  404a40:	mov	w3, #0x1                   	// #1
  404a44:	b	4048e8 <ferror@plt+0x2938>
  404a48:	mov	w1, #0x70                  	// #112
  404a4c:	strb	w1, [x0]
  404a50:	mov	w3, #0x1                   	// #1
  404a54:	b	4048e8 <ferror@plt+0x2938>
  404a58:	tst	x2, #0x40
  404a5c:	mov	w5, #0x78                  	// #120
  404a60:	mov	w4, #0x2d                  	// #45
  404a64:	csel	w5, w5, w4, ne  // ne = any
  404a68:	b	404938 <ferror@plt+0x2988>
  404a6c:	tst	x2, #0x8
  404a70:	mov	w5, #0x78                  	// #120
  404a74:	mov	w1, #0x2d                  	// #45
  404a78:	csel	w5, w5, w1, ne  // ne = any
  404a7c:	b	404994 <ferror@plt+0x29e4>
  404a80:	tst	x2, #0x1
  404a84:	mov	w2, #0x78                  	// #120
  404a88:	mov	w4, #0x2d                  	// #45
  404a8c:	csel	w2, w2, w4, ne  // ne = any
  404a90:	b	4049f0 <ferror@plt+0x2a40>
  404a94:	stp	x29, x30, [sp, #-80]!
  404a98:	mov	x29, sp
  404a9c:	stp	x19, x20, [sp, #16]
  404aa0:	add	x5, sp, #0x28
  404aa4:	tbz	w0, #1, 404ab4 <ferror@plt+0x2b04>
  404aa8:	mov	w2, #0x20                  	// #32
  404aac:	strb	w2, [sp, #40]
  404ab0:	add	x5, sp, #0x29
  404ab4:	cmp	x1, #0x3ff
  404ab8:	b.ls	404c48 <ferror@plt+0x2c98>  // b.plast
  404abc:	mov	x2, #0xfffff               	// #1048575
  404ac0:	cmp	x1, x2
  404ac4:	b.ls	404b60 <ferror@plt+0x2bb0>  // b.plast
  404ac8:	mov	x2, #0x3fffffff            	// #1073741823
  404acc:	cmp	x1, x2
  404ad0:	b.ls	404b68 <ferror@plt+0x2bb8>  // b.plast
  404ad4:	mov	x2, #0xffffffffff          	// #1099511627775
  404ad8:	cmp	x1, x2
  404adc:	b.ls	404b70 <ferror@plt+0x2bc0>  // b.plast
  404ae0:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  404ae4:	cmp	x1, x2
  404ae8:	b.ls	404b78 <ferror@plt+0x2bc8>  // b.plast
  404aec:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  404af0:	cmp	x1, x2
  404af4:	mov	w19, #0x3c                  	// #60
  404af8:	mov	w2, #0x46                  	// #70
  404afc:	csel	w19, w19, w2, ls  // ls = plast
  404b00:	sub	w4, w19, #0xa
  404b04:	mov	w3, #0x6667                	// #26215
  404b08:	movk	w3, #0x6666, lsl #16
  404b0c:	smull	x3, w4, w3
  404b10:	asr	x3, x3, #34
  404b14:	sub	w3, w3, w4, asr #31
  404b18:	adrp	x2, 407000 <ferror@plt+0x5050>
  404b1c:	add	x2, x2, #0xb0
  404b20:	ldrsb	w3, [x2, w3, sxtw]
  404b24:	lsr	x20, x1, x4
  404b28:	mov	x2, #0xffffffffffffffff    	// #-1
  404b2c:	lsl	x2, x2, x4
  404b30:	bic	x1, x1, x2
  404b34:	strb	w3, [x5]
  404b38:	and	w2, w0, #0x1
  404b3c:	cmp	w3, #0x42
  404b40:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  404b44:	b.eq	404c5c <ferror@plt+0x2cac>  // b.none
  404b48:	mov	w2, #0x69                  	// #105
  404b4c:	strb	w2, [x5, #1]
  404b50:	add	x2, x5, #0x3
  404b54:	mov	w3, #0x42                  	// #66
  404b58:	strb	w3, [x5, #2]
  404b5c:	b	404c60 <ferror@plt+0x2cb0>
  404b60:	mov	w19, #0x14                  	// #20
  404b64:	b	404b00 <ferror@plt+0x2b50>
  404b68:	mov	w19, #0x1e                  	// #30
  404b6c:	b	404b00 <ferror@plt+0x2b50>
  404b70:	mov	w19, #0x28                  	// #40
  404b74:	b	404b00 <ferror@plt+0x2b50>
  404b78:	mov	w19, #0x32                  	// #50
  404b7c:	b	404b00 <ferror@plt+0x2b50>
  404b80:	sub	w19, w19, #0x14
  404b84:	lsr	x19, x1, x19
  404b88:	add	x19, x19, #0x32
  404b8c:	lsr	x19, x19, #2
  404b90:	mov	x0, #0xf5c3                	// #62915
  404b94:	movk	x0, #0x5c28, lsl #16
  404b98:	movk	x0, #0xc28f, lsl #32
  404b9c:	movk	x0, #0x28f5, lsl #48
  404ba0:	umulh	x19, x19, x0
  404ba4:	lsr	x19, x19, #2
  404ba8:	cmp	x19, #0xa
  404bac:	b.eq	404bfc <ferror@plt+0x2c4c>  // b.none
  404bb0:	cbz	x19, 404c00 <ferror@plt+0x2c50>
  404bb4:	bl	401c20 <localeconv@plt>
  404bb8:	cbz	x0, 404c30 <ferror@plt+0x2c80>
  404bbc:	ldr	x4, [x0]
  404bc0:	cbz	x4, 404c3c <ferror@plt+0x2c8c>
  404bc4:	ldrsb	w1, [x4]
  404bc8:	adrp	x0, 407000 <ferror@plt+0x5050>
  404bcc:	add	x0, x0, #0x268
  404bd0:	cmp	w1, #0x0
  404bd4:	csel	x4, x0, x4, eq  // eq = none
  404bd8:	add	x6, sp, #0x28
  404bdc:	mov	x5, x19
  404be0:	mov	w3, w20
  404be4:	adrp	x2, 407000 <ferror@plt+0x5050>
  404be8:	add	x2, x2, #0xb8
  404bec:	mov	x1, #0x20                  	// #32
  404bf0:	add	x0, sp, #0x30
  404bf4:	bl	401c10 <snprintf@plt>
  404bf8:	b	404c1c <ferror@plt+0x2c6c>
  404bfc:	add	w20, w20, #0x1
  404c00:	add	x4, sp, #0x28
  404c04:	mov	w3, w20
  404c08:	adrp	x2, 407000 <ferror@plt+0x5050>
  404c0c:	add	x2, x2, #0xc8
  404c10:	mov	x1, #0x20                  	// #32
  404c14:	add	x0, sp, #0x30
  404c18:	bl	401c10 <snprintf@plt>
  404c1c:	add	x0, sp, #0x30
  404c20:	bl	401d30 <strdup@plt>
  404c24:	ldp	x19, x20, [sp, #16]
  404c28:	ldp	x29, x30, [sp], #80
  404c2c:	ret
  404c30:	adrp	x4, 407000 <ferror@plt+0x5050>
  404c34:	add	x4, x4, #0x268
  404c38:	b	404bd8 <ferror@plt+0x2c28>
  404c3c:	adrp	x4, 407000 <ferror@plt+0x5050>
  404c40:	add	x4, x4, #0x268
  404c44:	b	404bd8 <ferror@plt+0x2c28>
  404c48:	mov	w20, w1
  404c4c:	mov	w1, #0x42                  	// #66
  404c50:	strb	w1, [x5]
  404c54:	mov	w19, #0xa                   	// #10
  404c58:	mov	x1, #0x0                   	// #0
  404c5c:	add	x2, x5, #0x1
  404c60:	strb	wzr, [x2]
  404c64:	cbz	x1, 404c00 <ferror@plt+0x2c50>
  404c68:	tbz	w0, #2, 404b80 <ferror@plt+0x2bd0>
  404c6c:	sub	w19, w19, #0x14
  404c70:	lsr	x19, x1, x19
  404c74:	add	x19, x19, #0x5
  404c78:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404c7c:	movk	x0, #0xcccd
  404c80:	umulh	x19, x19, x0
  404c84:	lsr	x19, x19, #3
  404c88:	umulh	x0, x19, x0
  404c8c:	lsr	x0, x0, #3
  404c90:	add	x0, x0, x0, lsl #2
  404c94:	cmp	x19, x0, lsl #1
  404c98:	b.ne	404bb0 <ferror@plt+0x2c00>  // b.any
  404c9c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404ca0:	movk	x0, #0xcccd
  404ca4:	umulh	x19, x19, x0
  404ca8:	lsr	x19, x19, #3
  404cac:	b	404bb0 <ferror@plt+0x2c00>
  404cb0:	cbz	x0, 404d90 <ferror@plt+0x2de0>
  404cb4:	stp	x29, x30, [sp, #-64]!
  404cb8:	mov	x29, sp
  404cbc:	stp	x19, x20, [sp, #16]
  404cc0:	stp	x21, x22, [sp, #32]
  404cc4:	stp	x23, x24, [sp, #48]
  404cc8:	mov	x19, x0
  404ccc:	mov	x24, x1
  404cd0:	mov	x22, x2
  404cd4:	mov	x23, x3
  404cd8:	ldrsb	w4, [x0]
  404cdc:	cbz	w4, 404d98 <ferror@plt+0x2de8>
  404ce0:	cmp	x1, #0x0
  404ce4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404ce8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  404cec:	b.eq	404da0 <ferror@plt+0x2df0>  // b.none
  404cf0:	mov	x21, #0x0                   	// #0
  404cf4:	mov	x0, #0x0                   	// #0
  404cf8:	b	404d50 <ferror@plt+0x2da0>
  404cfc:	ldrsb	w1, [x19, #1]
  404d00:	mov	x20, x19
  404d04:	cbnz	w1, 404d0c <ferror@plt+0x2d5c>
  404d08:	add	x20, x19, #0x1
  404d0c:	cmp	x0, #0x0
  404d10:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404d14:	b.eq	404d48 <ferror@plt+0x2d98>  // b.none
  404d18:	cmp	x0, x20
  404d1c:	b.cs	404db0 <ferror@plt+0x2e00>  // b.hs, b.nlast
  404d20:	sub	x1, x20, x0
  404d24:	blr	x23
  404d28:	cmn	w0, #0x1
  404d2c:	b.eq	404d7c <ferror@plt+0x2dcc>  // b.none
  404d30:	add	x1, x21, #0x1
  404d34:	str	w0, [x24, x21, lsl #2]
  404d38:	ldrsb	w0, [x20]
  404d3c:	cbz	w0, 404d74 <ferror@plt+0x2dc4>
  404d40:	mov	x21, x1
  404d44:	mov	x0, #0x0                   	// #0
  404d48:	ldrsb	w4, [x19, #1]!
  404d4c:	cbz	w4, 404d78 <ferror@plt+0x2dc8>
  404d50:	cmp	x22, x21
  404d54:	b.ls	404da8 <ferror@plt+0x2df8>  // b.plast
  404d58:	cmp	x0, #0x0
  404d5c:	csel	x0, x0, x19, ne  // ne = any
  404d60:	cmp	w4, #0x2c
  404d64:	b.eq	404cfc <ferror@plt+0x2d4c>  // b.none
  404d68:	ldrsb	w1, [x19, #1]
  404d6c:	cbz	w1, 404d08 <ferror@plt+0x2d58>
  404d70:	b	404d48 <ferror@plt+0x2d98>
  404d74:	mov	x21, x1
  404d78:	mov	w0, w21
  404d7c:	ldp	x19, x20, [sp, #16]
  404d80:	ldp	x21, x22, [sp, #32]
  404d84:	ldp	x23, x24, [sp, #48]
  404d88:	ldp	x29, x30, [sp], #64
  404d8c:	ret
  404d90:	mov	w0, #0xffffffff            	// #-1
  404d94:	ret
  404d98:	mov	w0, #0xffffffff            	// #-1
  404d9c:	b	404d7c <ferror@plt+0x2dcc>
  404da0:	mov	w0, #0xffffffff            	// #-1
  404da4:	b	404d7c <ferror@plt+0x2dcc>
  404da8:	mov	w0, #0xfffffffe            	// #-2
  404dac:	b	404d7c <ferror@plt+0x2dcc>
  404db0:	mov	w0, #0xffffffff            	// #-1
  404db4:	b	404d7c <ferror@plt+0x2dcc>
  404db8:	cbz	x0, 404e30 <ferror@plt+0x2e80>
  404dbc:	stp	x29, x30, [sp, #-32]!
  404dc0:	mov	x29, sp
  404dc4:	str	x19, [sp, #16]
  404dc8:	mov	x19, x3
  404dcc:	mov	x3, x4
  404dd0:	ldrsb	w4, [x0]
  404dd4:	cmp	x19, #0x0
  404dd8:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  404ddc:	b.eq	404e38 <ferror@plt+0x2e88>  // b.none
  404de0:	ldr	x5, [x19]
  404de4:	cmp	x5, x2
  404de8:	b.hi	404e40 <ferror@plt+0x2e90>  // b.pmore
  404dec:	cmp	w4, #0x2b
  404df0:	b.eq	404e28 <ferror@plt+0x2e78>  // b.none
  404df4:	str	xzr, [x19]
  404df8:	ldr	x4, [x19]
  404dfc:	sub	x2, x2, x4
  404e00:	add	x1, x1, x4, lsl #2
  404e04:	bl	404cb0 <ferror@plt+0x2d00>
  404e08:	cmp	w0, #0x0
  404e0c:	b.le	404e1c <ferror@plt+0x2e6c>
  404e10:	ldr	x1, [x19]
  404e14:	add	x1, x1, w0, sxtw
  404e18:	str	x1, [x19]
  404e1c:	ldr	x19, [sp, #16]
  404e20:	ldp	x29, x30, [sp], #32
  404e24:	ret
  404e28:	add	x0, x0, #0x1
  404e2c:	b	404df8 <ferror@plt+0x2e48>
  404e30:	mov	w0, #0xffffffff            	// #-1
  404e34:	ret
  404e38:	mov	w0, #0xffffffff            	// #-1
  404e3c:	b	404e1c <ferror@plt+0x2e6c>
  404e40:	mov	w0, #0xffffffff            	// #-1
  404e44:	b	404e1c <ferror@plt+0x2e6c>
  404e48:	cmp	x2, #0x0
  404e4c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404e50:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404e54:	b.eq	404f30 <ferror@plt+0x2f80>  // b.none
  404e58:	stp	x29, x30, [sp, #-64]!
  404e5c:	mov	x29, sp
  404e60:	stp	x19, x20, [sp, #16]
  404e64:	stp	x21, x22, [sp, #32]
  404e68:	str	x23, [sp, #48]
  404e6c:	mov	x19, x0
  404e70:	mov	x21, x1
  404e74:	mov	x22, x2
  404e78:	mov	x0, #0x0                   	// #0
  404e7c:	mov	w23, #0x1                   	// #1
  404e80:	b	404ef4 <ferror@plt+0x2f44>
  404e84:	ldrsb	w1, [x19, #1]
  404e88:	mov	x20, x19
  404e8c:	cbnz	w1, 404e94 <ferror@plt+0x2ee4>
  404e90:	add	x20, x19, #0x1
  404e94:	cmp	x0, #0x0
  404e98:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404e9c:	b.eq	404ef0 <ferror@plt+0x2f40>  // b.none
  404ea0:	cmp	x0, x20
  404ea4:	b.cs	404f38 <ferror@plt+0x2f88>  // b.hs, b.nlast
  404ea8:	sub	x1, x20, x0
  404eac:	blr	x22
  404eb0:	tbnz	w0, #31, 404f1c <ferror@plt+0x2f6c>
  404eb4:	add	w1, w0, #0x7
  404eb8:	cmp	w0, #0x0
  404ebc:	csel	w1, w1, w0, lt  // lt = tstop
  404ec0:	asr	w1, w1, #3
  404ec4:	negs	w3, w0
  404ec8:	and	w0, w0, #0x7
  404ecc:	and	w3, w3, #0x7
  404ed0:	csneg	w0, w0, w3, mi  // mi = first
  404ed4:	lsl	w3, w23, w0
  404ed8:	ldrb	w0, [x21, w1, sxtw]
  404edc:	orr	w3, w3, w0
  404ee0:	strb	w3, [x21, w1, sxtw]
  404ee4:	ldrsb	w0, [x20]
  404ee8:	cbz	w0, 404f40 <ferror@plt+0x2f90>
  404eec:	mov	x0, #0x0                   	// #0
  404ef0:	add	x19, x19, #0x1
  404ef4:	ldrsb	w1, [x19]
  404ef8:	cbz	w1, 404f18 <ferror@plt+0x2f68>
  404efc:	cmp	x0, #0x0
  404f00:	csel	x0, x0, x19, ne  // ne = any
  404f04:	cmp	w1, #0x2c
  404f08:	b.eq	404e84 <ferror@plt+0x2ed4>  // b.none
  404f0c:	ldrsb	w1, [x19, #1]
  404f10:	cbz	w1, 404e90 <ferror@plt+0x2ee0>
  404f14:	b	404ef0 <ferror@plt+0x2f40>
  404f18:	mov	w0, #0x0                   	// #0
  404f1c:	ldp	x19, x20, [sp, #16]
  404f20:	ldp	x21, x22, [sp, #32]
  404f24:	ldr	x23, [sp, #48]
  404f28:	ldp	x29, x30, [sp], #64
  404f2c:	ret
  404f30:	mov	w0, #0xffffffea            	// #-22
  404f34:	ret
  404f38:	mov	w0, #0xffffffff            	// #-1
  404f3c:	b	404f1c <ferror@plt+0x2f6c>
  404f40:	mov	w0, #0x0                   	// #0
  404f44:	b	404f1c <ferror@plt+0x2f6c>
  404f48:	cmp	x2, #0x0
  404f4c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404f50:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404f54:	b.eq	405000 <ferror@plt+0x3050>  // b.none
  404f58:	stp	x29, x30, [sp, #-48]!
  404f5c:	mov	x29, sp
  404f60:	stp	x19, x20, [sp, #16]
  404f64:	stp	x21, x22, [sp, #32]
  404f68:	mov	x19, x0
  404f6c:	mov	x21, x1
  404f70:	mov	x22, x2
  404f74:	mov	x0, #0x0                   	// #0
  404f78:	b	404fc8 <ferror@plt+0x3018>
  404f7c:	ldrsb	w1, [x19, #1]
  404f80:	mov	x20, x19
  404f84:	cbnz	w1, 404f8c <ferror@plt+0x2fdc>
  404f88:	add	x20, x19, #0x1
  404f8c:	cmp	x0, #0x0
  404f90:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404f94:	b.eq	404fc4 <ferror@plt+0x3014>  // b.none
  404f98:	cmp	x0, x20
  404f9c:	b.cs	405008 <ferror@plt+0x3058>  // b.hs, b.nlast
  404fa0:	sub	x1, x20, x0
  404fa4:	blr	x22
  404fa8:	tbnz	x0, #63, 404ff0 <ferror@plt+0x3040>
  404fac:	ldr	x3, [x21]
  404fb0:	orr	x0, x3, x0
  404fb4:	str	x0, [x21]
  404fb8:	ldrsb	w0, [x20]
  404fbc:	cbz	w0, 405010 <ferror@plt+0x3060>
  404fc0:	mov	x0, #0x0                   	// #0
  404fc4:	add	x19, x19, #0x1
  404fc8:	ldrsb	w3, [x19]
  404fcc:	cbz	w3, 404fec <ferror@plt+0x303c>
  404fd0:	cmp	x0, #0x0
  404fd4:	csel	x0, x0, x19, ne  // ne = any
  404fd8:	cmp	w3, #0x2c
  404fdc:	b.eq	404f7c <ferror@plt+0x2fcc>  // b.none
  404fe0:	ldrsb	w1, [x19, #1]
  404fe4:	cbz	w1, 404f88 <ferror@plt+0x2fd8>
  404fe8:	b	404fc4 <ferror@plt+0x3014>
  404fec:	mov	w0, #0x0                   	// #0
  404ff0:	ldp	x19, x20, [sp, #16]
  404ff4:	ldp	x21, x22, [sp, #32]
  404ff8:	ldp	x29, x30, [sp], #48
  404ffc:	ret
  405000:	mov	w0, #0xffffffea            	// #-22
  405004:	ret
  405008:	mov	w0, #0xffffffff            	// #-1
  40500c:	b	404ff0 <ferror@plt+0x3040>
  405010:	mov	w0, #0x0                   	// #0
  405014:	b	404ff0 <ferror@plt+0x3040>
  405018:	stp	x29, x30, [sp, #-80]!
  40501c:	mov	x29, sp
  405020:	str	xzr, [sp, #72]
  405024:	cbz	x0, 405170 <ferror@plt+0x31c0>
  405028:	stp	x19, x20, [sp, #16]
  40502c:	stp	x21, x22, [sp, #32]
  405030:	str	x23, [sp, #48]
  405034:	mov	x19, x0
  405038:	mov	x23, x1
  40503c:	mov	x20, x2
  405040:	mov	w21, w3
  405044:	str	w3, [x1]
  405048:	str	w3, [x2]
  40504c:	bl	401f50 <__errno_location@plt>
  405050:	mov	x22, x0
  405054:	str	wzr, [x0]
  405058:	ldrsb	w0, [x19]
  40505c:	cmp	w0, #0x3a
  405060:	b.eq	4050bc <ferror@plt+0x310c>  // b.none
  405064:	mov	w2, #0xa                   	// #10
  405068:	add	x1, sp, #0x48
  40506c:	mov	x0, x19
  405070:	bl	401e30 <strtol@plt>
  405074:	str	w0, [x23]
  405078:	str	w0, [x20]
  40507c:	ldr	w0, [x22]
  405080:	cbnz	w0, 4051a0 <ferror@plt+0x31f0>
  405084:	ldr	x1, [sp, #72]
  405088:	cmp	x1, #0x0
  40508c:	ccmp	x1, x19, #0x4, ne  // ne = any
  405090:	b.eq	4051b4 <ferror@plt+0x3204>  // b.none
  405094:	ldrsb	w2, [x1]
  405098:	cmp	w2, #0x3a
  40509c:	b.eq	405104 <ferror@plt+0x3154>  // b.none
  4050a0:	cmp	w2, #0x2d
  4050a4:	b.eq	405120 <ferror@plt+0x3170>  // b.none
  4050a8:	ldp	x19, x20, [sp, #16]
  4050ac:	ldp	x21, x22, [sp, #32]
  4050b0:	ldr	x23, [sp, #48]
  4050b4:	ldp	x29, x30, [sp], #80
  4050b8:	ret
  4050bc:	add	x19, x19, #0x1
  4050c0:	mov	w2, #0xa                   	// #10
  4050c4:	add	x1, sp, #0x48
  4050c8:	mov	x0, x19
  4050cc:	bl	401e30 <strtol@plt>
  4050d0:	str	w0, [x20]
  4050d4:	ldr	w0, [x22]
  4050d8:	cbnz	w0, 405178 <ferror@plt+0x31c8>
  4050dc:	ldr	x0, [sp, #72]
  4050e0:	cbz	x0, 40518c <ferror@plt+0x31dc>
  4050e4:	ldrsb	w1, [x0]
  4050e8:	cmp	w1, #0x0
  4050ec:	ccmp	x0, x19, #0x4, eq  // eq = none
  4050f0:	csetm	w0, eq  // eq = none
  4050f4:	ldp	x19, x20, [sp, #16]
  4050f8:	ldp	x21, x22, [sp, #32]
  4050fc:	ldr	x23, [sp, #48]
  405100:	b	4050b4 <ferror@plt+0x3104>
  405104:	ldrsb	w2, [x1, #1]
  405108:	cbnz	w2, 405120 <ferror@plt+0x3170>
  40510c:	str	w21, [x20]
  405110:	ldp	x19, x20, [sp, #16]
  405114:	ldp	x21, x22, [sp, #32]
  405118:	ldr	x23, [sp, #48]
  40511c:	b	4050b4 <ferror@plt+0x3104>
  405120:	add	x19, x1, #0x1
  405124:	str	xzr, [sp, #72]
  405128:	str	wzr, [x22]
  40512c:	mov	w2, #0xa                   	// #10
  405130:	add	x1, sp, #0x48
  405134:	mov	x0, x19
  405138:	bl	401e30 <strtol@plt>
  40513c:	str	w0, [x20]
  405140:	ldr	w0, [x22]
  405144:	cbnz	w0, 4051c8 <ferror@plt+0x3218>
  405148:	ldr	x0, [sp, #72]
  40514c:	cbz	x0, 4051dc <ferror@plt+0x322c>
  405150:	ldrsb	w1, [x0]
  405154:	cmp	w1, #0x0
  405158:	ccmp	x0, x19, #0x4, eq  // eq = none
  40515c:	csetm	w0, eq  // eq = none
  405160:	ldp	x19, x20, [sp, #16]
  405164:	ldp	x21, x22, [sp, #32]
  405168:	ldr	x23, [sp, #48]
  40516c:	b	4050b4 <ferror@plt+0x3104>
  405170:	mov	w0, #0x0                   	// #0
  405174:	b	4050b4 <ferror@plt+0x3104>
  405178:	mov	w0, #0xffffffff            	// #-1
  40517c:	ldp	x19, x20, [sp, #16]
  405180:	ldp	x21, x22, [sp, #32]
  405184:	ldr	x23, [sp, #48]
  405188:	b	4050b4 <ferror@plt+0x3104>
  40518c:	mov	w0, #0xffffffff            	// #-1
  405190:	ldp	x19, x20, [sp, #16]
  405194:	ldp	x21, x22, [sp, #32]
  405198:	ldr	x23, [sp, #48]
  40519c:	b	4050b4 <ferror@plt+0x3104>
  4051a0:	mov	w0, #0xffffffff            	// #-1
  4051a4:	ldp	x19, x20, [sp, #16]
  4051a8:	ldp	x21, x22, [sp, #32]
  4051ac:	ldr	x23, [sp, #48]
  4051b0:	b	4050b4 <ferror@plt+0x3104>
  4051b4:	mov	w0, #0xffffffff            	// #-1
  4051b8:	ldp	x19, x20, [sp, #16]
  4051bc:	ldp	x21, x22, [sp, #32]
  4051c0:	ldr	x23, [sp, #48]
  4051c4:	b	4050b4 <ferror@plt+0x3104>
  4051c8:	mov	w0, #0xffffffff            	// #-1
  4051cc:	ldp	x19, x20, [sp, #16]
  4051d0:	ldp	x21, x22, [sp, #32]
  4051d4:	ldr	x23, [sp, #48]
  4051d8:	b	4050b4 <ferror@plt+0x3104>
  4051dc:	mov	w0, #0xffffffff            	// #-1
  4051e0:	ldp	x19, x20, [sp, #16]
  4051e4:	ldp	x21, x22, [sp, #32]
  4051e8:	ldr	x23, [sp, #48]
  4051ec:	b	4050b4 <ferror@plt+0x3104>
  4051f0:	cmp	x0, #0x0
  4051f4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4051f8:	b.eq	4052c0 <ferror@plt+0x3310>  // b.none
  4051fc:	stp	x29, x30, [sp, #-80]!
  405200:	mov	x29, sp
  405204:	stp	x19, x20, [sp, #16]
  405208:	stp	x21, x22, [sp, #32]
  40520c:	stp	x23, x24, [sp, #48]
  405210:	mov	x20, x1
  405214:	add	x24, sp, #0x40
  405218:	add	x23, sp, #0x48
  40521c:	b	40524c <ferror@plt+0x329c>
  405220:	cmp	x19, #0x0
  405224:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405228:	ccmp	x21, x22, #0x0, ne  // ne = any
  40522c:	b.ne	4052a8 <ferror@plt+0x32f8>  // b.any
  405230:	mov	x2, x21
  405234:	mov	x1, x20
  405238:	mov	x0, x19
  40523c:	bl	401cb0 <strncmp@plt>
  405240:	cbnz	w0, 4052a8 <ferror@plt+0x32f8>
  405244:	add	x0, x19, x21
  405248:	add	x20, x20, x22
  40524c:	mov	x1, x24
  405250:	bl	403990 <ferror@plt+0x19e0>
  405254:	mov	x19, x0
  405258:	mov	x1, x23
  40525c:	mov	x0, x20
  405260:	bl	403990 <ferror@plt+0x19e0>
  405264:	mov	x20, x0
  405268:	ldr	x21, [sp, #64]
  40526c:	ldr	x22, [sp, #72]
  405270:	adds	x0, x21, x22
  405274:	b.eq	4052a0 <ferror@plt+0x32f0>  // b.none
  405278:	cmp	x0, #0x1
  40527c:	b.ne	405220 <ferror@plt+0x3270>  // b.any
  405280:	cbz	x19, 405290 <ferror@plt+0x32e0>
  405284:	ldrsb	w0, [x19]
  405288:	cmp	w0, #0x2f
  40528c:	b.eq	4052a0 <ferror@plt+0x32f0>  // b.none
  405290:	cbz	x20, 4052a8 <ferror@plt+0x32f8>
  405294:	ldrsb	w0, [x20]
  405298:	cmp	w0, #0x2f
  40529c:	b.ne	405220 <ferror@plt+0x3270>  // b.any
  4052a0:	mov	w0, #0x1                   	// #1
  4052a4:	b	4052ac <ferror@plt+0x32fc>
  4052a8:	mov	w0, #0x0                   	// #0
  4052ac:	ldp	x19, x20, [sp, #16]
  4052b0:	ldp	x21, x22, [sp, #32]
  4052b4:	ldp	x23, x24, [sp, #48]
  4052b8:	ldp	x29, x30, [sp], #80
  4052bc:	ret
  4052c0:	mov	w0, #0x0                   	// #0
  4052c4:	ret
  4052c8:	stp	x29, x30, [sp, #-64]!
  4052cc:	mov	x29, sp
  4052d0:	stp	x19, x20, [sp, #16]
  4052d4:	mov	x19, x0
  4052d8:	orr	x0, x0, x1
  4052dc:	cbz	x0, 405360 <ferror@plt+0x33b0>
  4052e0:	stp	x21, x22, [sp, #32]
  4052e4:	mov	x21, x1
  4052e8:	mov	x22, x2
  4052ec:	cbz	x19, 405374 <ferror@plt+0x33c4>
  4052f0:	cbz	x1, 40538c <ferror@plt+0x33dc>
  4052f4:	stp	x23, x24, [sp, #48]
  4052f8:	mov	x0, x19
  4052fc:	bl	401b00 <strlen@plt>
  405300:	mov	x23, x0
  405304:	mvn	x0, x0
  405308:	mov	x20, #0x0                   	// #0
  40530c:	cmp	x0, x22
  405310:	b.cc	4053a0 <ferror@plt+0x33f0>  // b.lo, b.ul, b.last
  405314:	add	x24, x23, x22
  405318:	add	x0, x24, #0x1
  40531c:	bl	401c70 <malloc@plt>
  405320:	mov	x20, x0
  405324:	cbz	x0, 4053ac <ferror@plt+0x33fc>
  405328:	mov	x2, x23
  40532c:	mov	x1, x19
  405330:	bl	401ac0 <memcpy@plt>
  405334:	mov	x2, x22
  405338:	mov	x1, x21
  40533c:	add	x0, x20, x23
  405340:	bl	401ac0 <memcpy@plt>
  405344:	strb	wzr, [x20, x24]
  405348:	ldp	x21, x22, [sp, #32]
  40534c:	ldp	x23, x24, [sp, #48]
  405350:	mov	x0, x20
  405354:	ldp	x19, x20, [sp, #16]
  405358:	ldp	x29, x30, [sp], #64
  40535c:	ret
  405360:	adrp	x0, 406000 <ferror@plt+0x4050>
  405364:	add	x0, x0, #0x558
  405368:	bl	401d30 <strdup@plt>
  40536c:	mov	x20, x0
  405370:	b	405350 <ferror@plt+0x33a0>
  405374:	mov	x1, x2
  405378:	mov	x0, x21
  40537c:	bl	401e80 <strndup@plt>
  405380:	mov	x20, x0
  405384:	ldp	x21, x22, [sp, #32]
  405388:	b	405350 <ferror@plt+0x33a0>
  40538c:	mov	x0, x19
  405390:	bl	401d30 <strdup@plt>
  405394:	mov	x20, x0
  405398:	ldp	x21, x22, [sp, #32]
  40539c:	b	405350 <ferror@plt+0x33a0>
  4053a0:	ldp	x21, x22, [sp, #32]
  4053a4:	ldp	x23, x24, [sp, #48]
  4053a8:	b	405350 <ferror@plt+0x33a0>
  4053ac:	ldp	x21, x22, [sp, #32]
  4053b0:	ldp	x23, x24, [sp, #48]
  4053b4:	b	405350 <ferror@plt+0x33a0>
  4053b8:	stp	x29, x30, [sp, #-32]!
  4053bc:	mov	x29, sp
  4053c0:	stp	x19, x20, [sp, #16]
  4053c4:	mov	x20, x0
  4053c8:	mov	x19, x1
  4053cc:	mov	x2, #0x0                   	// #0
  4053d0:	cbz	x1, 4053e0 <ferror@plt+0x3430>
  4053d4:	mov	x0, x1
  4053d8:	bl	401b00 <strlen@plt>
  4053dc:	mov	x2, x0
  4053e0:	mov	x1, x19
  4053e4:	mov	x0, x20
  4053e8:	bl	4052c8 <ferror@plt+0x3318>
  4053ec:	ldp	x19, x20, [sp, #16]
  4053f0:	ldp	x29, x30, [sp], #32
  4053f4:	ret
  4053f8:	stp	x29, x30, [sp, #-288]!
  4053fc:	mov	x29, sp
  405400:	str	x19, [sp, #16]
  405404:	mov	x19, x0
  405408:	str	x2, [sp, #240]
  40540c:	str	x3, [sp, #248]
  405410:	str	x4, [sp, #256]
  405414:	str	x5, [sp, #264]
  405418:	str	x6, [sp, #272]
  40541c:	str	x7, [sp, #280]
  405420:	str	q0, [sp, #112]
  405424:	str	q1, [sp, #128]
  405428:	str	q2, [sp, #144]
  40542c:	str	q3, [sp, #160]
  405430:	str	q4, [sp, #176]
  405434:	str	q5, [sp, #192]
  405438:	str	q6, [sp, #208]
  40543c:	str	q7, [sp, #224]
  405440:	add	x0, sp, #0x120
  405444:	str	x0, [sp, #80]
  405448:	str	x0, [sp, #88]
  40544c:	add	x0, sp, #0xf0
  405450:	str	x0, [sp, #96]
  405454:	mov	w0, #0xffffffd0            	// #-48
  405458:	str	w0, [sp, #104]
  40545c:	mov	w0, #0xffffff80            	// #-128
  405460:	str	w0, [sp, #108]
  405464:	ldp	x2, x3, [sp, #80]
  405468:	stp	x2, x3, [sp, #32]
  40546c:	ldp	x2, x3, [sp, #96]
  405470:	stp	x2, x3, [sp, #48]
  405474:	add	x2, sp, #0x20
  405478:	add	x0, sp, #0x48
  40547c:	bl	401e70 <vasprintf@plt>
  405480:	tbnz	w0, #31, 4054b0 <ferror@plt+0x3500>
  405484:	sxtw	x2, w0
  405488:	ldr	x1, [sp, #72]
  40548c:	mov	x0, x19
  405490:	bl	4052c8 <ferror@plt+0x3318>
  405494:	mov	x19, x0
  405498:	ldr	x0, [sp, #72]
  40549c:	bl	401e40 <free@plt>
  4054a0:	mov	x0, x19
  4054a4:	ldr	x19, [sp, #16]
  4054a8:	ldp	x29, x30, [sp], #288
  4054ac:	ret
  4054b0:	mov	x19, #0x0                   	// #0
  4054b4:	b	4054a0 <ferror@plt+0x34f0>
  4054b8:	stp	x29, x30, [sp, #-80]!
  4054bc:	mov	x29, sp
  4054c0:	stp	x19, x20, [sp, #16]
  4054c4:	stp	x21, x22, [sp, #32]
  4054c8:	mov	x19, x0
  4054cc:	ldr	x21, [x0]
  4054d0:	ldrsb	w0, [x21]
  4054d4:	cbz	w0, 405608 <ferror@plt+0x3658>
  4054d8:	stp	x23, x24, [sp, #48]
  4054dc:	mov	x24, x1
  4054e0:	mov	x22, x2
  4054e4:	mov	w23, w3
  4054e8:	mov	x1, x2
  4054ec:	mov	x0, x21
  4054f0:	bl	401e90 <strspn@plt>
  4054f4:	add	x20, x21, x0
  4054f8:	ldrsb	w21, [x21, x0]
  4054fc:	cbz	w21, 405574 <ferror@plt+0x35c4>
  405500:	cbz	w23, 4055d8 <ferror@plt+0x3628>
  405504:	mov	w1, w21
  405508:	adrp	x0, 407000 <ferror@plt+0x5050>
  40550c:	add	x0, x0, #0xd0
  405510:	bl	401ea0 <strchr@plt>
  405514:	cbz	x0, 405594 <ferror@plt+0x35e4>
  405518:	strb	w21, [sp, #72]
  40551c:	strb	wzr, [sp, #73]
  405520:	add	x23, x20, #0x1
  405524:	add	x1, sp, #0x48
  405528:	mov	x0, x23
  40552c:	bl	403a04 <ferror@plt+0x1a54>
  405530:	str	x0, [x24]
  405534:	add	x1, x20, x0
  405538:	ldrsb	w1, [x1, #1]
  40553c:	cmp	w1, #0x0
  405540:	ccmp	w21, w1, #0x0, ne  // ne = any
  405544:	b.ne	405584 <ferror@plt+0x35d4>  // b.any
  405548:	add	x0, x0, #0x2
  40554c:	add	x21, x20, x0
  405550:	ldrsb	w1, [x20, x0]
  405554:	cbz	w1, 405564 <ferror@plt+0x35b4>
  405558:	mov	x0, x22
  40555c:	bl	401ea0 <strchr@plt>
  405560:	cbz	x0, 405584 <ferror@plt+0x35d4>
  405564:	str	x21, [x19]
  405568:	mov	x20, x23
  40556c:	ldp	x23, x24, [sp, #48]
  405570:	b	4055f4 <ferror@plt+0x3644>
  405574:	str	x20, [x19]
  405578:	mov	x20, #0x0                   	// #0
  40557c:	ldp	x23, x24, [sp, #48]
  405580:	b	4055f4 <ferror@plt+0x3644>
  405584:	str	x20, [x19]
  405588:	mov	x20, #0x0                   	// #0
  40558c:	ldp	x23, x24, [sp, #48]
  405590:	b	4055f4 <ferror@plt+0x3644>
  405594:	mov	x1, x22
  405598:	mov	x0, x20
  40559c:	bl	403a04 <ferror@plt+0x1a54>
  4055a0:	str	x0, [x24]
  4055a4:	add	x21, x20, x0
  4055a8:	ldrsb	w1, [x20, x0]
  4055ac:	cbz	w1, 4055bc <ferror@plt+0x360c>
  4055b0:	mov	x0, x22
  4055b4:	bl	401ea0 <strchr@plt>
  4055b8:	cbz	x0, 4055c8 <ferror@plt+0x3618>
  4055bc:	str	x21, [x19]
  4055c0:	ldp	x23, x24, [sp, #48]
  4055c4:	b	4055f4 <ferror@plt+0x3644>
  4055c8:	str	x20, [x19]
  4055cc:	mov	x20, x0
  4055d0:	ldp	x23, x24, [sp, #48]
  4055d4:	b	4055f4 <ferror@plt+0x3644>
  4055d8:	mov	x1, x22
  4055dc:	mov	x0, x20
  4055e0:	bl	401f20 <strcspn@plt>
  4055e4:	str	x0, [x24]
  4055e8:	add	x0, x20, x0
  4055ec:	str	x0, [x19]
  4055f0:	ldp	x23, x24, [sp, #48]
  4055f4:	mov	x0, x20
  4055f8:	ldp	x19, x20, [sp, #16]
  4055fc:	ldp	x21, x22, [sp, #32]
  405600:	ldp	x29, x30, [sp], #80
  405604:	ret
  405608:	mov	x20, #0x0                   	// #0
  40560c:	b	4055f4 <ferror@plt+0x3644>
  405610:	stp	x29, x30, [sp, #-32]!
  405614:	mov	x29, sp
  405618:	str	x19, [sp, #16]
  40561c:	mov	x19, x0
  405620:	mov	x0, x19
  405624:	bl	401ce0 <fgetc@plt>
  405628:	cmn	w0, #0x1
  40562c:	b.eq	405640 <ferror@plt+0x3690>  // b.none
  405630:	cmp	w0, #0xa
  405634:	b.ne	405620 <ferror@plt+0x3670>  // b.any
  405638:	mov	w0, #0x0                   	// #0
  40563c:	b	405644 <ferror@plt+0x3694>
  405640:	mov	w0, #0x1                   	// #1
  405644:	ldr	x19, [sp, #16]
  405648:	ldp	x29, x30, [sp], #32
  40564c:	ret
  405650:	stp	x29, x30, [sp, #-144]!
  405654:	mov	x29, sp
  405658:	stp	x19, x20, [sp, #16]
  40565c:	stp	x21, x22, [sp, #32]
  405660:	stp	x23, x24, [sp, #48]
  405664:	stp	x25, x26, [sp, #64]
  405668:	stp	x27, x28, [sp, #80]
  40566c:	str	x1, [sp, #120]
  405670:	cbz	x0, 4056b0 <ferror@plt+0x3700>
  405674:	mov	x19, x0
  405678:	ldr	x0, [sp, #120]
  40567c:	cbz	x0, 4056d0 <ferror@plt+0x3720>
  405680:	mov	w20, #0x0                   	// #0
  405684:	str	xzr, [sp, #104]
  405688:	adrp	x0, 407000 <ferror@plt+0x5050>
  40568c:	add	x0, x0, #0xf8
  405690:	str	x0, [sp, #96]
  405694:	add	x0, sp, #0x88
  405698:	str	x0, [sp, #112]
  40569c:	adrp	x0, 418000 <ferror@plt+0x16050>
  4056a0:	add	x28, x0, #0xb48
  4056a4:	mov	x27, #0xcccccccccccccccc    	// #-3689348814741910324
  4056a8:	movk	x27, #0xcccd
  4056ac:	b	405804 <ferror@plt+0x3854>
  4056b0:	adrp	x3, 407000 <ferror@plt+0x5050>
  4056b4:	add	x3, x3, #0x3d8
  4056b8:	mov	w2, #0x4d                  	// #77
  4056bc:	adrp	x1, 407000 <ferror@plt+0x5050>
  4056c0:	add	x1, x1, #0xd8
  4056c4:	adrp	x0, 407000 <ferror@plt+0x5050>
  4056c8:	add	x0, x0, #0xe8
  4056cc:	bl	401f40 <__assert_fail@plt>
  4056d0:	adrp	x3, 407000 <ferror@plt+0x5050>
  4056d4:	add	x3, x3, #0x3d8
  4056d8:	mov	w2, #0x4e                  	// #78
  4056dc:	adrp	x1, 407000 <ferror@plt+0x5050>
  4056e0:	add	x1, x1, #0xd8
  4056e4:	adrp	x0, 407000 <ferror@plt+0x5050>
  4056e8:	add	x0, x0, #0xf0
  4056ec:	bl	401f40 <__assert_fail@plt>
  4056f0:	mov	w0, #0xffffffea            	// #-22
  4056f4:	cbz	w20, 405898 <ferror@plt+0x38e8>
  4056f8:	ldr	x0, [sp, #120]
  4056fc:	ldr	x1, [sp, #104]
  405700:	str	x1, [x0]
  405704:	mov	w0, #0x0                   	// #0
  405708:	b	405898 <ferror@plt+0x38e8>
  40570c:	neg	w0, w0
  405710:	b	405898 <ferror@plt+0x38e8>
  405714:	add	x20, x20, #0x1
  405718:	str	wzr, [x19]
  40571c:	mov	w2, #0xa                   	// #10
  405720:	ldr	x1, [sp, #112]
  405724:	mov	x0, x20
  405728:	bl	401b60 <strtoll@plt>
  40572c:	mov	x23, x0
  405730:	ldr	w0, [x19]
  405734:	cmp	w0, #0x0
  405738:	b.gt	405754 <ferror@plt+0x37a4>
  40573c:	tbnz	x23, #63, 405764 <ferror@plt+0x37b4>
  405740:	ldr	x24, [sp, #136]
  405744:	cmp	x24, x20
  405748:	b.eq	40576c <ferror@plt+0x37bc>  // b.none
  40574c:	sub	w24, w24, w20
  405750:	b	40586c <ferror@plt+0x38bc>
  405754:	neg	w0, w0
  405758:	b	405898 <ferror@plt+0x38e8>
  40575c:	mov	w0, #0xffffffde            	// #-34
  405760:	b	405898 <ferror@plt+0x38e8>
  405764:	mov	w0, #0xffffffde            	// #-34
  405768:	b	405898 <ferror@plt+0x38e8>
  40576c:	mov	w0, #0xffffffea            	// #-22
  405770:	b	405898 <ferror@plt+0x38e8>
  405774:	mov	w0, #0xffffffea            	// #-22
  405778:	b	405898 <ferror@plt+0x38e8>
  40577c:	mov	w0, #0xffffffea            	// #-22
  405780:	b	405898 <ferror@plt+0x38e8>
  405784:	add	w21, w21, #0x1
  405788:	add	x22, x22, #0x10
  40578c:	cmp	w21, #0x1c
  405790:	b.eq	405894 <ferror@plt+0x38e4>  // b.none
  405794:	ldr	x20, [x22]
  405798:	cbz	x20, 405784 <ferror@plt+0x37d4>
  40579c:	mov	x0, x20
  4057a0:	bl	401b00 <strlen@plt>
  4057a4:	mov	x19, x0
  4057a8:	cbz	x0, 405784 <ferror@plt+0x37d4>
  4057ac:	mov	x2, x0
  4057b0:	mov	x1, x20
  4057b4:	mov	x0, x25
  4057b8:	bl	401cb0 <strncmp@plt>
  4057bc:	cbnz	w0, 405784 <ferror@plt+0x37d4>
  4057c0:	ubfiz	x0, x21, #4, #32
  4057c4:	add	x0, x28, x0
  4057c8:	ldr	x0, [x0, #8]
  4057cc:	mul	x23, x23, x0
  4057d0:	cbz	w24, 4057e4 <ferror@plt+0x3834>
  4057d4:	umulh	x23, x23, x27
  4057d8:	lsr	x23, x23, #3
  4057dc:	subs	w24, w24, #0x1
  4057e0:	b.ne	4057d4 <ferror@plt+0x3824>  // b.any
  4057e4:	madd	x23, x26, x0, x23
  4057e8:	ldr	x0, [sp, #104]
  4057ec:	add	x0, x0, x23
  4057f0:	str	x0, [sp, #104]
  4057f4:	add	x19, x25, x19
  4057f8:	cmp	w21, #0x1b
  4057fc:	b.hi	40577c <ferror@plt+0x37cc>  // b.pmore
  405800:	mov	w20, #0x1                   	// #1
  405804:	ldr	x1, [sp, #96]
  405808:	mov	x0, x19
  40580c:	bl	401e90 <strspn@plt>
  405810:	add	x21, x19, x0
  405814:	ldrsb	w0, [x19, x0]
  405818:	cbz	w0, 4056f0 <ferror@plt+0x3740>
  40581c:	bl	401f50 <__errno_location@plt>
  405820:	mov	x19, x0
  405824:	str	wzr, [x0]
  405828:	mov	w2, #0xa                   	// #10
  40582c:	ldr	x1, [sp, #112]
  405830:	mov	x0, x21
  405834:	bl	401b60 <strtoll@plt>
  405838:	mov	x26, x0
  40583c:	ldr	w0, [x19]
  405840:	cmp	w0, #0x0
  405844:	b.gt	40570c <ferror@plt+0x375c>
  405848:	tbnz	x26, #63, 40575c <ferror@plt+0x37ac>
  40584c:	ldr	x20, [sp, #136]
  405850:	ldrsb	w0, [x20]
  405854:	cmp	w0, #0x2e
  405858:	b.eq	405714 <ferror@plt+0x3764>  // b.none
  40585c:	cmp	x20, x21
  405860:	b.eq	405774 <ferror@plt+0x37c4>  // b.none
  405864:	mov	w24, #0x0                   	// #0
  405868:	mov	x23, #0x0                   	// #0
  40586c:	ldr	x25, [sp, #136]
  405870:	ldr	x1, [sp, #96]
  405874:	mov	x0, x25
  405878:	bl	401e90 <strspn@plt>
  40587c:	add	x25, x25, x0
  405880:	str	x25, [sp, #136]
  405884:	adrp	x0, 418000 <ferror@plt+0x16050>
  405888:	add	x22, x0, #0xb48
  40588c:	mov	w21, #0x0                   	// #0
  405890:	b	405794 <ferror@plt+0x37e4>
  405894:	mov	w0, #0xffffffea            	// #-22
  405898:	ldp	x19, x20, [sp, #16]
  40589c:	ldp	x21, x22, [sp, #32]
  4058a0:	ldp	x23, x24, [sp, #48]
  4058a4:	ldp	x25, x26, [sp, #64]
  4058a8:	ldp	x27, x28, [sp, #80]
  4058ac:	ldp	x29, x30, [sp], #144
  4058b0:	ret
  4058b4:	stp	x29, x30, [sp, #-208]!
  4058b8:	mov	x29, sp
  4058bc:	str	xzr, [sp, #80]
  4058c0:	str	xzr, [sp, #72]
  4058c4:	cbz	x0, 4059c4 <ferror@plt+0x3a14>
  4058c8:	stp	x19, x20, [sp, #16]
  4058cc:	mov	x19, x0
  4058d0:	mov	x20, x1
  4058d4:	cbz	x1, 4059f4 <ferror@plt+0x3a44>
  4058d8:	mov	x0, #0x0                   	// #0
  4058dc:	bl	401c60 <time@plt>
  4058e0:	str	x0, [sp, #88]
  4058e4:	add	x1, sp, #0x98
  4058e8:	add	x0, sp, #0x58
  4058ec:	bl	401ba0 <localtime_r@plt>
  4058f0:	mov	w0, #0xffffffff            	// #-1
  4058f4:	str	w0, [sp, #184]
  4058f8:	adrp	x1, 407000 <ferror@plt+0x5050>
  4058fc:	add	x1, x1, #0x100
  405900:	mov	x0, x19
  405904:	bl	401e00 <strcmp@plt>
  405908:	cbz	w0, 405a2c <ferror@plt+0x3a7c>
  40590c:	adrp	x1, 407000 <ferror@plt+0x5050>
  405910:	add	x1, x1, #0x108
  405914:	mov	x0, x19
  405918:	bl	401e00 <strcmp@plt>
  40591c:	cbz	w0, 405a20 <ferror@plt+0x3a70>
  405920:	adrp	x1, 407000 <ferror@plt+0x5050>
  405924:	add	x1, x1, #0x110
  405928:	mov	x0, x19
  40592c:	bl	401e00 <strcmp@plt>
  405930:	cbz	w0, 405a44 <ferror@plt+0x3a94>
  405934:	adrp	x1, 407000 <ferror@plt+0x5050>
  405938:	add	x1, x1, #0x120
  40593c:	mov	x0, x19
  405940:	bl	401e00 <strcmp@plt>
  405944:	cbz	w0, 405a60 <ferror@plt+0x3ab0>
  405948:	ldrsb	w0, [x19]
  40594c:	cmp	w0, #0x2b
  405950:	b.eq	405a7c <ferror@plt+0x3acc>  // b.none
  405954:	cmp	w0, #0x2d
  405958:	b.eq	405a94 <ferror@plt+0x3ae4>  // b.none
  40595c:	stp	x21, x22, [sp, #32]
  405960:	mov	x0, x19
  405964:	bl	401b00 <strlen@plt>
  405968:	cmp	x0, #0x3
  40596c:	b.ls	405abc <ferror@plt+0x3b0c>  // b.plast
  405970:	sub	x21, x0, #0x4
  405974:	mov	x2, #0x4                   	// #4
  405978:	adrp	x1, 407000 <ferror@plt+0x5050>
  40597c:	add	x1, x1, #0x130
  405980:	add	x0, x19, x21
  405984:	bl	401dd0 <memcmp@plt>
  405988:	cbnz	w0, 405aac <ferror@plt+0x3afc>
  40598c:	mov	x1, x21
  405990:	mov	x0, x19
  405994:	bl	401e80 <strndup@plt>
  405998:	mov	x21, x0
  40599c:	cbz	x0, 405ea8 <ferror@plt+0x3ef8>
  4059a0:	add	x1, sp, #0x48
  4059a4:	mov	x0, x21
  4059a8:	bl	405650 <ferror@plt+0x36a0>
  4059ac:	mov	w19, w0
  4059b0:	mov	x0, x21
  4059b4:	bl	401e40 <free@plt>
  4059b8:	tbnz	w19, #31, 405ab4 <ferror@plt+0x3b04>
  4059bc:	ldp	x21, x22, [sp, #32]
  4059c0:	b	405a2c <ferror@plt+0x3a7c>
  4059c4:	stp	x19, x20, [sp, #16]
  4059c8:	stp	x21, x22, [sp, #32]
  4059cc:	stp	x23, x24, [sp, #48]
  4059d0:	adrp	x3, 407000 <ferror@plt+0x5050>
  4059d4:	add	x3, x3, #0x3d8
  4059d8:	add	x3, x3, #0x10
  4059dc:	mov	w2, #0xc4                  	// #196
  4059e0:	adrp	x1, 407000 <ferror@plt+0x5050>
  4059e4:	add	x1, x1, #0xd8
  4059e8:	adrp	x0, 407000 <ferror@plt+0x5050>
  4059ec:	add	x0, x0, #0xe8
  4059f0:	bl	401f40 <__assert_fail@plt>
  4059f4:	stp	x21, x22, [sp, #32]
  4059f8:	stp	x23, x24, [sp, #48]
  4059fc:	adrp	x3, 407000 <ferror@plt+0x5050>
  405a00:	add	x3, x3, #0x3d8
  405a04:	add	x3, x3, #0x10
  405a08:	mov	w2, #0xc5                  	// #197
  405a0c:	adrp	x1, 407000 <ferror@plt+0x5050>
  405a10:	add	x1, x1, #0xd8
  405a14:	adrp	x0, 407000 <ferror@plt+0x5050>
  405a18:	add	x0, x0, #0xf0
  405a1c:	bl	401f40 <__assert_fail@plt>
  405a20:	str	wzr, [sp, #160]
  405a24:	str	wzr, [sp, #156]
  405a28:	str	wzr, [sp, #152]
  405a2c:	add	x0, sp, #0x98
  405a30:	bl	401d80 <mktime@plt>
  405a34:	mov	w19, #0xffffffea            	// #-22
  405a38:	cmn	x0, #0x1
  405a3c:	b.eq	405e1c <ferror@plt+0x3e6c>  // b.none
  405a40:	b	405df4 <ferror@plt+0x3e44>
  405a44:	ldr	w0, [sp, #164]
  405a48:	sub	w0, w0, #0x1
  405a4c:	str	w0, [sp, #164]
  405a50:	str	wzr, [sp, #160]
  405a54:	str	wzr, [sp, #156]
  405a58:	str	wzr, [sp, #152]
  405a5c:	b	405a2c <ferror@plt+0x3a7c>
  405a60:	ldr	w0, [sp, #164]
  405a64:	add	w0, w0, #0x1
  405a68:	str	w0, [sp, #164]
  405a6c:	str	wzr, [sp, #160]
  405a70:	str	wzr, [sp, #156]
  405a74:	str	wzr, [sp, #152]
  405a78:	b	405a2c <ferror@plt+0x3a7c>
  405a7c:	add	x1, sp, #0x50
  405a80:	add	x0, x19, #0x1
  405a84:	bl	405650 <ferror@plt+0x36a0>
  405a88:	mov	w19, w0
  405a8c:	tbz	w0, #31, 405a2c <ferror@plt+0x3a7c>
  405a90:	b	405e1c <ferror@plt+0x3e6c>
  405a94:	add	x1, sp, #0x48
  405a98:	add	x0, x19, #0x1
  405a9c:	bl	405650 <ferror@plt+0x36a0>
  405aa0:	mov	w19, w0
  405aa4:	tbz	w0, #31, 405a2c <ferror@plt+0x3a7c>
  405aa8:	b	405e1c <ferror@plt+0x3e6c>
  405aac:	stp	x23, x24, [sp, #48]
  405ab0:	b	405ac0 <ferror@plt+0x3b10>
  405ab4:	ldp	x21, x22, [sp, #32]
  405ab8:	b	405e1c <ferror@plt+0x3e6c>
  405abc:	stp	x23, x24, [sp, #48]
  405ac0:	adrp	x21, 418000 <ferror@plt+0x16050>
  405ac4:	add	x21, x21, #0xb48
  405ac8:	add	x21, x21, #0x1c0
  405acc:	mov	w24, #0x0                   	// #0
  405ad0:	b	405ae4 <ferror@plt+0x3b34>
  405ad4:	add	w24, w24, #0x1
  405ad8:	add	x21, x21, #0x10
  405adc:	cmp	w24, #0xe
  405ae0:	b.eq	405dc0 <ferror@plt+0x3e10>  // b.none
  405ae4:	ldr	x23, [x21]
  405ae8:	cbz	x23, 405ad4 <ferror@plt+0x3b24>
  405aec:	mov	x0, x23
  405af0:	bl	401b00 <strlen@plt>
  405af4:	mov	x22, x0
  405af8:	cbz	x0, 405ad4 <ferror@plt+0x3b24>
  405afc:	mov	x2, x0
  405b00:	mov	x1, x23
  405b04:	mov	x0, x19
  405b08:	bl	401e60 <strncasecmp@plt>
  405b0c:	cbnz	w0, 405ad4 <ferror@plt+0x3b24>
  405b10:	ldrsb	w0, [x19, x22]
  405b14:	cmp	w0, #0x20
  405b18:	b.ne	405ad4 <ferror@plt+0x3b24>  // b.any
  405b1c:	ubfiz	x24, x24, #4, #32
  405b20:	adrp	x0, 418000 <ferror@plt+0x16050>
  405b24:	add	x0, x0, #0xb48
  405b28:	add	x24, x0, x24
  405b2c:	ldr	w21, [x24, #456]
  405b30:	add	x22, x22, #0x1
  405b34:	add	x19, x19, x22
  405b38:	ldp	x0, x1, [sp, #152]
  405b3c:	stp	x0, x1, [sp, #96]
  405b40:	ldp	x0, x1, [sp, #168]
  405b44:	stp	x0, x1, [sp, #112]
  405b48:	ldp	x0, x1, [sp, #184]
  405b4c:	stp	x0, x1, [sp, #128]
  405b50:	ldr	x0, [sp, #200]
  405b54:	str	x0, [sp, #144]
  405b58:	add	x2, sp, #0x98
  405b5c:	adrp	x1, 407000 <ferror@plt+0x5050>
  405b60:	add	x1, x1, #0x138
  405b64:	mov	x0, x19
  405b68:	bl	401c00 <strptime@plt>
  405b6c:	cbz	x0, 405b78 <ferror@plt+0x3bc8>
  405b70:	ldrsb	w0, [x0]
  405b74:	cbz	w0, 405dcc <ferror@plt+0x3e1c>
  405b78:	ldp	x0, x1, [sp, #96]
  405b7c:	stp	x0, x1, [sp, #152]
  405b80:	ldp	x0, x1, [sp, #112]
  405b84:	stp	x0, x1, [sp, #168]
  405b88:	ldp	x0, x1, [sp, #128]
  405b8c:	stp	x0, x1, [sp, #184]
  405b90:	ldr	x0, [sp, #144]
  405b94:	str	x0, [sp, #200]
  405b98:	add	x2, sp, #0x98
  405b9c:	adrp	x1, 407000 <ferror@plt+0x5050>
  405ba0:	add	x1, x1, #0x150
  405ba4:	mov	x0, x19
  405ba8:	bl	401c00 <strptime@plt>
  405bac:	cbz	x0, 405bb8 <ferror@plt+0x3c08>
  405bb0:	ldrsb	w0, [x0]
  405bb4:	cbz	w0, 405dcc <ferror@plt+0x3e1c>
  405bb8:	ldp	x0, x1, [sp, #96]
  405bbc:	stp	x0, x1, [sp, #152]
  405bc0:	ldp	x0, x1, [sp, #112]
  405bc4:	stp	x0, x1, [sp, #168]
  405bc8:	ldp	x0, x1, [sp, #128]
  405bcc:	stp	x0, x1, [sp, #184]
  405bd0:	ldr	x0, [sp, #144]
  405bd4:	str	x0, [sp, #200]
  405bd8:	add	x2, sp, #0x98
  405bdc:	adrp	x1, 407000 <ferror@plt+0x5050>
  405be0:	add	x1, x1, #0x168
  405be4:	mov	x0, x19
  405be8:	bl	401c00 <strptime@plt>
  405bec:	cbz	x0, 405bf8 <ferror@plt+0x3c48>
  405bf0:	ldrsb	w0, [x0]
  405bf4:	cbz	w0, 405dcc <ferror@plt+0x3e1c>
  405bf8:	ldp	x0, x1, [sp, #96]
  405bfc:	stp	x0, x1, [sp, #152]
  405c00:	ldp	x0, x1, [sp, #112]
  405c04:	stp	x0, x1, [sp, #168]
  405c08:	ldp	x0, x1, [sp, #128]
  405c0c:	stp	x0, x1, [sp, #184]
  405c10:	ldr	x0, [sp, #144]
  405c14:	str	x0, [sp, #200]
  405c18:	add	x2, sp, #0x98
  405c1c:	adrp	x1, 407000 <ferror@plt+0x5050>
  405c20:	add	x1, x1, #0x180
  405c24:	mov	x0, x19
  405c28:	bl	401c00 <strptime@plt>
  405c2c:	cbz	x0, 405c38 <ferror@plt+0x3c88>
  405c30:	ldrsb	w0, [x0]
  405c34:	cbz	w0, 405dc8 <ferror@plt+0x3e18>
  405c38:	ldp	x0, x1, [sp, #96]
  405c3c:	stp	x0, x1, [sp, #152]
  405c40:	ldp	x0, x1, [sp, #112]
  405c44:	stp	x0, x1, [sp, #168]
  405c48:	ldp	x0, x1, [sp, #128]
  405c4c:	stp	x0, x1, [sp, #184]
  405c50:	ldr	x0, [sp, #144]
  405c54:	str	x0, [sp, #200]
  405c58:	add	x2, sp, #0x98
  405c5c:	adrp	x1, 407000 <ferror@plt+0x5050>
  405c60:	add	x1, x1, #0x190
  405c64:	mov	x0, x19
  405c68:	bl	401c00 <strptime@plt>
  405c6c:	cbz	x0, 405c78 <ferror@plt+0x3cc8>
  405c70:	ldrsb	w0, [x0]
  405c74:	cbz	w0, 405e2c <ferror@plt+0x3e7c>
  405c78:	ldp	x0, x1, [sp, #96]
  405c7c:	stp	x0, x1, [sp, #152]
  405c80:	ldp	x0, x1, [sp, #112]
  405c84:	stp	x0, x1, [sp, #168]
  405c88:	ldp	x0, x1, [sp, #128]
  405c8c:	stp	x0, x1, [sp, #184]
  405c90:	ldr	x0, [sp, #144]
  405c94:	str	x0, [sp, #200]
  405c98:	add	x2, sp, #0x98
  405c9c:	adrp	x1, 407000 <ferror@plt+0x5050>
  405ca0:	add	x1, x1, #0x1a0
  405ca4:	mov	x0, x19
  405ca8:	bl	401c00 <strptime@plt>
  405cac:	cbz	x0, 405cb8 <ferror@plt+0x3d08>
  405cb0:	ldrsb	w0, [x0]
  405cb4:	cbz	w0, 405e34 <ferror@plt+0x3e84>
  405cb8:	ldp	x0, x1, [sp, #96]
  405cbc:	stp	x0, x1, [sp, #152]
  405cc0:	ldp	x0, x1, [sp, #112]
  405cc4:	stp	x0, x1, [sp, #168]
  405cc8:	ldp	x0, x1, [sp, #128]
  405ccc:	stp	x0, x1, [sp, #184]
  405cd0:	ldr	x0, [sp, #144]
  405cd4:	str	x0, [sp, #200]
  405cd8:	add	x2, sp, #0x98
  405cdc:	adrp	x1, 407000 <ferror@plt+0x5050>
  405ce0:	add	x1, x1, #0x1b0
  405ce4:	mov	x0, x19
  405ce8:	bl	401c00 <strptime@plt>
  405cec:	cbz	x0, 405cf8 <ferror@plt+0x3d48>
  405cf0:	ldrsb	w0, [x0]
  405cf4:	cbz	w0, 405e44 <ferror@plt+0x3e94>
  405cf8:	ldp	x0, x1, [sp, #96]
  405cfc:	stp	x0, x1, [sp, #152]
  405d00:	ldp	x0, x1, [sp, #112]
  405d04:	stp	x0, x1, [sp, #168]
  405d08:	ldp	x0, x1, [sp, #128]
  405d0c:	stp	x0, x1, [sp, #184]
  405d10:	ldr	x0, [sp, #144]
  405d14:	str	x0, [sp, #200]
  405d18:	add	x2, sp, #0x98
  405d1c:	adrp	x1, 407000 <ferror@plt+0x5050>
  405d20:	add	x1, x1, #0x1c0
  405d24:	mov	x0, x19
  405d28:	bl	401c00 <strptime@plt>
  405d2c:	cbz	x0, 405d38 <ferror@plt+0x3d88>
  405d30:	ldrsb	w0, [x0]
  405d34:	cbz	w0, 405dcc <ferror@plt+0x3e1c>
  405d38:	ldp	x0, x1, [sp, #96]
  405d3c:	stp	x0, x1, [sp, #152]
  405d40:	ldp	x0, x1, [sp, #112]
  405d44:	stp	x0, x1, [sp, #168]
  405d48:	ldp	x0, x1, [sp, #128]
  405d4c:	stp	x0, x1, [sp, #184]
  405d50:	ldr	x0, [sp, #144]
  405d54:	str	x0, [sp, #200]
  405d58:	add	x2, sp, #0x98
  405d5c:	adrp	x1, 407000 <ferror@plt+0x5050>
  405d60:	add	x1, x1, #0x1d0
  405d64:	mov	x0, x19
  405d68:	bl	401c00 <strptime@plt>
  405d6c:	cbz	x0, 405d78 <ferror@plt+0x3dc8>
  405d70:	ldrsb	w0, [x0]
  405d74:	cbz	w0, 405e54 <ferror@plt+0x3ea4>
  405d78:	ldp	x0, x1, [sp, #96]
  405d7c:	stp	x0, x1, [sp, #152]
  405d80:	ldp	x0, x1, [sp, #112]
  405d84:	stp	x0, x1, [sp, #168]
  405d88:	ldp	x0, x1, [sp, #128]
  405d8c:	stp	x0, x1, [sp, #184]
  405d90:	ldr	x0, [sp, #144]
  405d94:	str	x0, [sp, #200]
  405d98:	add	x2, sp, #0x98
  405d9c:	adrp	x1, 407000 <ferror@plt+0x5050>
  405da0:	add	x1, x1, #0x1d8
  405da4:	mov	x0, x19
  405da8:	bl	401c00 <strptime@plt>
  405dac:	cbz	x0, 405e68 <ferror@plt+0x3eb8>
  405db0:	ldrsb	w0, [x0]
  405db4:	cbnz	w0, 405e78 <ferror@plt+0x3ec8>
  405db8:	str	wzr, [sp, #152]
  405dbc:	b	405dcc <ferror@plt+0x3e1c>
  405dc0:	mov	w21, #0xffffffff            	// #-1
  405dc4:	b	405b38 <ferror@plt+0x3b88>
  405dc8:	str	wzr, [sp, #152]
  405dcc:	add	x0, sp, #0x98
  405dd0:	bl	401d80 <mktime@plt>
  405dd4:	cmn	x0, #0x1
  405dd8:	b.eq	405e88 <ferror@plt+0x3ed8>  // b.none
  405ddc:	tbnz	w21, #31, 405e5c <ferror@plt+0x3eac>
  405de0:	ldr	w1, [sp, #176]
  405de4:	cmp	w1, w21
  405de8:	b.ne	405e98 <ferror@plt+0x3ee8>  // b.any
  405dec:	ldp	x21, x22, [sp, #32]
  405df0:	ldp	x23, x24, [sp, #48]
  405df4:	mov	x2, #0x4240                	// #16960
  405df8:	movk	x2, #0xf, lsl #16
  405dfc:	ldr	x1, [sp, #80]
  405e00:	madd	x0, x0, x2, x1
  405e04:	ldr	x2, [sp, #72]
  405e08:	sub	x1, x0, x2
  405e0c:	cmp	x2, x0
  405e10:	csel	x0, x1, xzr, cc  // cc = lo, ul, last
  405e14:	str	x0, [x20]
  405e18:	mov	w19, #0x0                   	// #0
  405e1c:	mov	w0, w19
  405e20:	ldp	x19, x20, [sp, #16]
  405e24:	ldp	x29, x30, [sp], #208
  405e28:	ret
  405e2c:	str	wzr, [sp, #152]
  405e30:	b	405dcc <ferror@plt+0x3e1c>
  405e34:	str	wzr, [sp, #160]
  405e38:	str	wzr, [sp, #156]
  405e3c:	str	wzr, [sp, #152]
  405e40:	b	405dcc <ferror@plt+0x3e1c>
  405e44:	str	wzr, [sp, #160]
  405e48:	str	wzr, [sp, #156]
  405e4c:	str	wzr, [sp, #152]
  405e50:	b	405dcc <ferror@plt+0x3e1c>
  405e54:	str	wzr, [sp, #152]
  405e58:	b	405dcc <ferror@plt+0x3e1c>
  405e5c:	ldp	x21, x22, [sp, #32]
  405e60:	ldp	x23, x24, [sp, #48]
  405e64:	b	405df4 <ferror@plt+0x3e44>
  405e68:	mov	w19, #0xffffffea            	// #-22
  405e6c:	ldp	x21, x22, [sp, #32]
  405e70:	ldp	x23, x24, [sp, #48]
  405e74:	b	405e1c <ferror@plt+0x3e6c>
  405e78:	mov	w19, #0xffffffea            	// #-22
  405e7c:	ldp	x21, x22, [sp, #32]
  405e80:	ldp	x23, x24, [sp, #48]
  405e84:	b	405e1c <ferror@plt+0x3e6c>
  405e88:	mov	w19, #0xffffffea            	// #-22
  405e8c:	ldp	x21, x22, [sp, #32]
  405e90:	ldp	x23, x24, [sp, #48]
  405e94:	b	405e1c <ferror@plt+0x3e6c>
  405e98:	mov	w19, #0xffffffea            	// #-22
  405e9c:	ldp	x21, x22, [sp, #32]
  405ea0:	ldp	x23, x24, [sp, #48]
  405ea4:	b	405e1c <ferror@plt+0x3e6c>
  405ea8:	mov	w19, #0xfffffff4            	// #-12
  405eac:	ldp	x21, x22, [sp, #32]
  405eb0:	b	405e1c <ferror@plt+0x3e6c>
  405eb4:	ldr	w1, [x0, #32]
  405eb8:	tbnz	w1, #31, 405ec4 <ferror@plt+0x3f14>
  405ebc:	ldr	w0, [x0, #40]
  405ec0:	ret
  405ec4:	mov	w0, #0x0                   	// #0
  405ec8:	b	405ec0 <ferror@plt+0x3f10>
  405ecc:	stp	x29, x30, [sp, #-64]!
  405ed0:	mov	x29, sp
  405ed4:	stp	x19, x20, [sp, #16]
  405ed8:	stp	x21, x22, [sp, #32]
  405edc:	str	x23, [sp, #48]
  405ee0:	mov	x22, x0
  405ee4:	mov	x23, x1
  405ee8:	mov	w19, w2
  405eec:	mov	x21, x3
  405ef0:	mov	x20, x4
  405ef4:	tbnz	w19, #0, 405f2c <ferror@plt+0x3f7c>
  405ef8:	and	w0, w19, #0x3
  405efc:	cmp	w0, #0x3
  405f00:	b.eq	405f70 <ferror@plt+0x3fc0>  // b.none
  405f04:	tbnz	w19, #1, 405f90 <ferror@plt+0x3fe0>
  405f08:	tbnz	w19, #3, 405fcc <ferror@plt+0x401c>
  405f0c:	tbnz	w19, #4, 406000 <ferror@plt+0x4050>
  405f10:	and	w0, w19, #0x4
  405f14:	tbnz	w19, #2, 406034 <ferror@plt+0x4084>
  405f18:	ldp	x19, x20, [sp, #16]
  405f1c:	ldp	x21, x22, [sp, #32]
  405f20:	ldr	x23, [sp, #48]
  405f24:	ldp	x29, x30, [sp], #64
  405f28:	ret
  405f2c:	ldr	w4, [x0, #16]
  405f30:	ldrsw	x3, [x0, #20]
  405f34:	ldr	w5, [x0, #12]
  405f38:	add	w4, w4, #0x1
  405f3c:	add	x3, x3, #0x76c
  405f40:	adrp	x2, 407000 <ferror@plt+0x5050>
  405f44:	add	x2, x2, #0x1e8
  405f48:	mov	x1, x20
  405f4c:	mov	x0, x21
  405f50:	bl	401c10 <snprintf@plt>
  405f54:	tbnz	w0, #31, 4060a4 <ferror@plt+0x40f4>
  405f58:	sxtw	x1, w0
  405f5c:	cmp	x20, w0, sxtw
  405f60:	b.cc	4060a4 <ferror@plt+0x40f4>  // b.lo, b.ul, b.last
  405f64:	sub	x20, x20, x1
  405f68:	add	x21, x21, x1
  405f6c:	b	405ef8 <ferror@plt+0x3f48>
  405f70:	cbz	x20, 4060a4 <ferror@plt+0x40f4>
  405f74:	tst	x19, #0x20
  405f78:	mov	w0, #0x54                  	// #84
  405f7c:	mov	w1, #0x20                  	// #32
  405f80:	csel	w0, w0, w1, ne  // ne = any
  405f84:	strb	w0, [x21], #1
  405f88:	sub	x20, x20, #0x1
  405f8c:	b	405f04 <ferror@plt+0x3f54>
  405f90:	ldr	w5, [x22]
  405f94:	ldr	w4, [x22, #4]
  405f98:	ldr	w3, [x22, #8]
  405f9c:	adrp	x2, 407000 <ferror@plt+0x5050>
  405fa0:	add	x2, x2, #0x1f8
  405fa4:	mov	x1, x20
  405fa8:	mov	x0, x21
  405fac:	bl	401c10 <snprintf@plt>
  405fb0:	tbnz	w0, #31, 4060a4 <ferror@plt+0x40f4>
  405fb4:	sxtw	x1, w0
  405fb8:	cmp	x20, w0, sxtw
  405fbc:	b.cc	4060a4 <ferror@plt+0x40f4>  // b.lo, b.ul, b.last
  405fc0:	sub	x20, x20, x1
  405fc4:	add	x21, x21, x1
  405fc8:	b	405f08 <ferror@plt+0x3f58>
  405fcc:	mov	x3, x23
  405fd0:	adrp	x2, 407000 <ferror@plt+0x5050>
  405fd4:	add	x2, x2, #0x208
  405fd8:	mov	x1, x20
  405fdc:	mov	x0, x21
  405fe0:	bl	401c10 <snprintf@plt>
  405fe4:	tbnz	w0, #31, 4060a4 <ferror@plt+0x40f4>
  405fe8:	sxtw	x1, w0
  405fec:	cmp	x20, w0, sxtw
  405ff0:	b.cc	4060a4 <ferror@plt+0x40f4>  // b.lo, b.ul, b.last
  405ff4:	sub	x20, x20, x1
  405ff8:	add	x21, x21, x1
  405ffc:	b	405f10 <ferror@plt+0x3f60>
  406000:	mov	x3, x23
  406004:	adrp	x2, 407000 <ferror@plt+0x5050>
  406008:	add	x2, x2, #0x210
  40600c:	mov	x1, x20
  406010:	mov	x0, x21
  406014:	bl	401c10 <snprintf@plt>
  406018:	tbnz	w0, #31, 4060a4 <ferror@plt+0x40f4>
  40601c:	sxtw	x1, w0
  406020:	cmp	x20, w0, sxtw
  406024:	b.cc	4060a4 <ferror@plt+0x40f4>  // b.lo, b.ul, b.last
  406028:	sub	x20, x20, x1
  40602c:	add	x21, x21, x1
  406030:	b	405f10 <ferror@plt+0x3f60>
  406034:	mov	x0, x22
  406038:	bl	405eb4 <ferror@plt+0x3f04>
  40603c:	mov	w1, #0x8889                	// #34953
  406040:	movk	w1, #0x8888, lsl #16
  406044:	smull	x4, w0, w1
  406048:	lsr	x4, x4, #32
  40604c:	add	w4, w0, w4
  406050:	asr	w4, w4, #5
  406054:	sub	w4, w4, w0, asr #31
  406058:	smull	x3, w4, w1
  40605c:	lsr	x3, x3, #32
  406060:	add	w3, w4, w3
  406064:	asr	w3, w3, #5
  406068:	sub	w3, w3, w4, asr #31
  40606c:	lsl	w0, w3, #4
  406070:	sub	w0, w0, w3
  406074:	subs	w4, w4, w0, lsl #2
  406078:	cneg	w4, w4, mi  // mi = first
  40607c:	adrp	x2, 407000 <ferror@plt+0x5050>
  406080:	add	x2, x2, #0x218
  406084:	mov	x1, x20
  406088:	mov	x0, x21
  40608c:	bl	401c10 <snprintf@plt>
  406090:	mov	w1, w0
  406094:	tbnz	w0, #31, 4060a4 <ferror@plt+0x40f4>
  406098:	mov	w0, #0x0                   	// #0
  40609c:	cmp	x20, w1, sxtw
  4060a0:	b.cs	405f18 <ferror@plt+0x3f68>  // b.hs, b.nlast
  4060a4:	mov	w2, #0x5                   	// #5
  4060a8:	adrp	x1, 407000 <ferror@plt+0x5050>
  4060ac:	add	x1, x1, #0x228
  4060b0:	mov	x0, #0x0                   	// #0
  4060b4:	bl	401f00 <dcgettext@plt>
  4060b8:	bl	401ee0 <warnx@plt>
  4060bc:	mov	w0, #0xffffffff            	// #-1
  4060c0:	b	405f18 <ferror@plt+0x3f68>
  4060c4:	stp	x29, x30, [sp, #-112]!
  4060c8:	mov	x29, sp
  4060cc:	stp	x19, x20, [sp, #16]
  4060d0:	stp	x21, x22, [sp, #32]
  4060d4:	mov	x19, x0
  4060d8:	mov	w20, w1
  4060dc:	mov	x21, x2
  4060e0:	mov	x22, x3
  4060e4:	tbz	w20, #6, 40611c <ferror@plt+0x416c>
  4060e8:	add	x1, sp, #0x38
  4060ec:	bl	401d00 <gmtime_r@plt>
  4060f0:	cbz	x0, 406128 <ferror@plt+0x4178>
  4060f4:	mov	x4, x22
  4060f8:	mov	x3, x21
  4060fc:	mov	w2, w20
  406100:	ldr	x1, [x19, #8]
  406104:	add	x0, sp, #0x38
  406108:	bl	405ecc <ferror@plt+0x3f1c>
  40610c:	ldp	x19, x20, [sp, #16]
  406110:	ldp	x21, x22, [sp, #32]
  406114:	ldp	x29, x30, [sp], #112
  406118:	ret
  40611c:	add	x1, sp, #0x38
  406120:	bl	401ba0 <localtime_r@plt>
  406124:	b	4060f0 <ferror@plt+0x4140>
  406128:	mov	w2, #0x5                   	// #5
  40612c:	adrp	x1, 407000 <ferror@plt+0x5050>
  406130:	add	x1, x1, #0x250
  406134:	mov	x0, #0x0                   	// #0
  406138:	bl	401f00 <dcgettext@plt>
  40613c:	ldr	x1, [x19]
  406140:	bl	401ee0 <warnx@plt>
  406144:	mov	w0, #0xffffffff            	// #-1
  406148:	b	40610c <ferror@plt+0x415c>
  40614c:	stp	x29, x30, [sp, #-16]!
  406150:	mov	x29, sp
  406154:	mov	x4, x3
  406158:	mov	x3, x2
  40615c:	mov	w2, w1
  406160:	mov	x1, #0x0                   	// #0
  406164:	bl	405ecc <ferror@plt+0x3f1c>
  406168:	ldp	x29, x30, [sp], #16
  40616c:	ret
  406170:	stp	x29, x30, [sp, #-112]!
  406174:	mov	x29, sp
  406178:	stp	x19, x20, [sp, #16]
  40617c:	stp	x21, x22, [sp, #32]
  406180:	mov	x20, x0
  406184:	mov	w19, w1
  406188:	mov	x21, x2
  40618c:	mov	x22, x3
  406190:	tbz	w19, #6, 4061c8 <ferror@plt+0x4218>
  406194:	add	x1, sp, #0x38
  406198:	bl	401d00 <gmtime_r@plt>
  40619c:	cbz	x0, 4061d4 <ferror@plt+0x4224>
  4061a0:	mov	x4, x22
  4061a4:	mov	x3, x21
  4061a8:	mov	w2, w19
  4061ac:	mov	x1, #0x0                   	// #0
  4061b0:	add	x0, sp, #0x38
  4061b4:	bl	405ecc <ferror@plt+0x3f1c>
  4061b8:	ldp	x19, x20, [sp, #16]
  4061bc:	ldp	x21, x22, [sp, #32]
  4061c0:	ldp	x29, x30, [sp], #112
  4061c4:	ret
  4061c8:	add	x1, sp, #0x38
  4061cc:	bl	401ba0 <localtime_r@plt>
  4061d0:	b	40619c <ferror@plt+0x41ec>
  4061d4:	mov	w2, #0x5                   	// #5
  4061d8:	adrp	x1, 407000 <ferror@plt+0x5050>
  4061dc:	add	x1, x1, #0x250
  4061e0:	mov	x0, #0x0                   	// #0
  4061e4:	bl	401f00 <dcgettext@plt>
  4061e8:	mov	x1, x20
  4061ec:	bl	401ee0 <warnx@plt>
  4061f0:	mov	w0, #0xffffffff            	// #-1
  4061f4:	b	4061b8 <ferror@plt+0x4208>
  4061f8:	stp	x29, x30, [sp, #-176]!
  4061fc:	mov	x29, sp
  406200:	stp	x19, x20, [sp, #16]
  406204:	stp	x21, x22, [sp, #32]
  406208:	str	x23, [sp, #48]
  40620c:	mov	x21, x0
  406210:	mov	x19, x1
  406214:	mov	w23, w2
  406218:	mov	x22, x3
  40621c:	mov	x20, x4
  406220:	ldr	x0, [x1]
  406224:	cbz	x0, 406280 <ferror@plt+0x42d0>
  406228:	add	x1, sp, #0x78
  40622c:	mov	x0, x21
  406230:	bl	401ba0 <localtime_r@plt>
  406234:	add	x1, sp, #0x40
  406238:	mov	x0, x19
  40623c:	bl	401ba0 <localtime_r@plt>
  406240:	ldr	w1, [sp, #92]
  406244:	ldr	w0, [sp, #148]
  406248:	cmp	w1, w0
  40624c:	b.eq	406290 <ferror@plt+0x42e0>  // b.none
  406250:	ldr	w1, [sp, #140]
  406254:	ldr	w0, [sp, #84]
  406258:	cmp	w1, w0
  40625c:	b.ne	4062a0 <ferror@plt+0x42f0>  // b.any
  406260:	tbz	w23, #1, 406300 <ferror@plt+0x4350>
  406264:	add	x3, sp, #0x78
  406268:	adrp	x2, 407000 <ferror@plt+0x5050>
  40626c:	add	x2, x2, #0x280
  406270:	mov	x1, x20
  406274:	mov	x0, x22
  406278:	bl	401bb0 <strftime@plt>
  40627c:	b	4062b8 <ferror@plt+0x4308>
  406280:	mov	x1, #0x0                   	// #0
  406284:	mov	x0, x19
  406288:	bl	401cf0 <gettimeofday@plt>
  40628c:	b	406228 <ferror@plt+0x4278>
  406290:	ldr	w1, [sp, #140]
  406294:	ldr	w0, [sp, #84]
  406298:	cmp	w1, w0
  40629c:	b.eq	4062d4 <ferror@plt+0x4324>  // b.none
  4062a0:	add	x3, sp, #0x78
  4062a4:	adrp	x2, 407000 <ferror@plt+0x5050>
  4062a8:	add	x2, x2, #0x298
  4062ac:	mov	x1, x20
  4062b0:	mov	x0, x22
  4062b4:	bl	401bb0 <strftime@plt>
  4062b8:	cmp	w0, #0x0
  4062bc:	csetm	w0, le
  4062c0:	ldp	x19, x20, [sp, #16]
  4062c4:	ldp	x21, x22, [sp, #32]
  4062c8:	ldr	x23, [sp, #48]
  4062cc:	ldp	x29, x30, [sp], #176
  4062d0:	ret
  4062d4:	ldr	w4, [sp, #124]
  4062d8:	ldr	w3, [sp, #128]
  4062dc:	adrp	x2, 407000 <ferror@plt+0x5050>
  4062e0:	add	x2, x2, #0x270
  4062e4:	mov	x1, x20
  4062e8:	mov	x0, x22
  4062ec:	bl	401c10 <snprintf@plt>
  4062f0:	tbnz	w0, #31, 40631c <ferror@plt+0x436c>
  4062f4:	cmp	x20, w0, sxtw
  4062f8:	csetm	w0, cc  // cc = lo, ul, last
  4062fc:	b	4062c0 <ferror@plt+0x4310>
  406300:	add	x3, sp, #0x78
  406304:	adrp	x2, 407000 <ferror@plt+0x5050>
  406308:	add	x2, x2, #0x290
  40630c:	mov	x1, x20
  406310:	mov	x0, x22
  406314:	bl	401bb0 <strftime@plt>
  406318:	b	4062b8 <ferror@plt+0x4308>
  40631c:	mov	w0, #0xffffffff            	// #-1
  406320:	b	4062c0 <ferror@plt+0x4310>
  406324:	nop
  406328:	stp	x29, x30, [sp, #-64]!
  40632c:	mov	x29, sp
  406330:	stp	x19, x20, [sp, #16]
  406334:	adrp	x20, 418000 <ferror@plt+0x16050>
  406338:	add	x20, x20, #0xb40
  40633c:	stp	x21, x22, [sp, #32]
  406340:	adrp	x21, 418000 <ferror@plt+0x16050>
  406344:	add	x21, x21, #0xb38
  406348:	sub	x20, x20, x21
  40634c:	mov	w22, w0
  406350:	stp	x23, x24, [sp, #48]
  406354:	mov	x23, x1
  406358:	mov	x24, x2
  40635c:	bl	401a88 <memcpy@plt-0x38>
  406360:	cmp	xzr, x20, asr #3
  406364:	b.eq	406390 <ferror@plt+0x43e0>  // b.none
  406368:	asr	x20, x20, #3
  40636c:	mov	x19, #0x0                   	// #0
  406370:	ldr	x3, [x21, x19, lsl #3]
  406374:	mov	x2, x24
  406378:	add	x19, x19, #0x1
  40637c:	mov	x1, x23
  406380:	mov	w0, w22
  406384:	blr	x3
  406388:	cmp	x20, x19
  40638c:	b.ne	406370 <ferror@plt+0x43c0>  // b.any
  406390:	ldp	x19, x20, [sp, #16]
  406394:	ldp	x21, x22, [sp, #32]
  406398:	ldp	x23, x24, [sp, #48]
  40639c:	ldp	x29, x30, [sp], #64
  4063a0:	ret
  4063a4:	nop
  4063a8:	ret
  4063ac:	nop
  4063b0:	adrp	x2, 419000 <ferror@plt+0x17050>
  4063b4:	mov	x1, #0x0                   	// #0
  4063b8:	ldr	x2, [x2, #648]
  4063bc:	b	401bd0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004063c0 <.fini>:
  4063c0:	stp	x29, x30, [sp, #-16]!
  4063c4:	mov	x29, sp
  4063c8:	ldp	x29, x30, [sp], #16
  4063cc:	ret
