   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"serial_stm32l4x.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.srl_init,"ax",%progbits
  18              		.align	1
  19              		.global	srl_init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	srl_init:
  26              	.LFB382:
  27              		.file 1 "../system/src/drivers/l4/serial_stm32l4x.c"
   1:../system/src/drivers/l4/serial_stm32l4x.c **** #include "drivers/serial.h"
   2:../system/src/drivers/l4/serial_stm32l4x.c **** 
   3:../system/src/drivers/l4/serial_stm32l4x.c **** #include "station_config.h"
   4:../system/src/drivers/l4/serial_stm32l4x.c **** #include "station_config_target_hw.h"
   5:../system/src/drivers/l4/serial_stm32l4x.c **** 
   6:../system/src/drivers/l4/serial_stm32l4x.c **** #include "diag/Trace.h"
   7:../system/src/drivers/l4/serial_stm32l4x.c **** 
   8:../system/src/drivers/l4/serial_stm32l4x.c **** #include "main.h" 	// global_time is here
   9:../system/src/drivers/l4/serial_stm32l4x.c **** 
  10:../system/src/drivers/l4/serial_stm32l4x.c **** #include <string.h>
  11:../system/src/drivers/l4/serial_stm32l4x.c **** 
  12:../system/src/drivers/l4/serial_stm32l4x.c **** #include <stm32l4xx.h>
  13:../system/src/drivers/l4/serial_stm32l4x.c **** #include <stm32l4xx_ll_gpio.h>
  14:../system/src/drivers/l4/serial_stm32l4x.c **** #include <stm32l4xx_ll_usart.h>
  15:../system/src/drivers/l4/serial_stm32l4x.c **** 
  16:../system/src/drivers/l4/serial_stm32l4x.c **** #ifdef SEPARATE_TX_BUFF
  17:../system/src/drivers/l4/serial_stm32l4x.c **** uint8_t srl_usart1_tx_buffer[TX_BUFFER_1_LN] = {'\0'};
  18:../system/src/drivers/l4/serial_stm32l4x.c **** #endif
  19:../system/src/drivers/l4/serial_stm32l4x.c **** 
  20:../system/src/drivers/l4/serial_stm32l4x.c **** #ifdef SEPARATE_RX_BUFF
  21:../system/src/drivers/l4/serial_stm32l4x.c **** uint8_t srl_usart1_rx_buffer[RX_BUFFER_1_LN] = {'\0'};
  22:../system/src/drivers/l4/serial_stm32l4x.c **** #endif
  23:../system/src/drivers/l4/serial_stm32l4x.c **** 
  24:../system/src/drivers/l4/serial_stm32l4x.c **** #ifdef SEPARATE_TX_BUFF
  25:../system/src/drivers/l4/serial_stm32l4x.c **** uint8_t srl_usart2_tx_buffer[TX_BUFFER_2_LN] = {'\0'};
  26:../system/src/drivers/l4/serial_stm32l4x.c **** #endif
  27:../system/src/drivers/l4/serial_stm32l4x.c **** 
  28:../system/src/drivers/l4/serial_stm32l4x.c **** #ifdef SEPARATE_RX_BUFF
  29:../system/src/drivers/l4/serial_stm32l4x.c **** uint8_t srl_usart2_rx_buffer[RX_BUFFER_2_LN] = {'\0'};
  30:../system/src/drivers/l4/serial_stm32l4x.c **** #endif
  31:../system/src/drivers/l4/serial_stm32l4x.c **** 
  32:../system/src/drivers/l4/serial_stm32l4x.c **** 
  33:../system/src/drivers/l4/serial_stm32l4x.c **** void srl_init(
  34:../system/src/drivers/l4/serial_stm32l4x.c **** 			srl_context_t *ctx,
  35:../system/src/drivers/l4/serial_stm32l4x.c **** 			USART_TypeDef *port,
  36:../system/src/drivers/l4/serial_stm32l4x.c **** 			uint8_t *rx_buffer,
  37:../system/src/drivers/l4/serial_stm32l4x.c **** 			uint16_t rx_buffer_size,
  38:../system/src/drivers/l4/serial_stm32l4x.c **** 			uint8_t *tx_buffer,
  39:../system/src/drivers/l4/serial_stm32l4x.c **** 			uint16_t tx_buffer_size,
  40:../system/src/drivers/l4/serial_stm32l4x.c **** 			uint32_t baudrate,
  41:../system/src/drivers/l4/serial_stm32l4x.c **** 			uint8_t stop_bits
  42:../system/src/drivers/l4/serial_stm32l4x.c **** 			) {
  28              		.loc 1 42 0
  29              		.cfi_startproc
  30              		@ args = 16, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              	.LVL0:
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              		.cfi_def_cfa_offset 20
  35              		.cfi_offset 4, -20
  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  40 0002 89B0     		sub	sp, sp, #36
  41              		.cfi_def_cfa_offset 56
  42 0004 BDF83C70 		ldrh	r7, [sp, #60]
  43:../system/src/drivers/l4/serial_stm32l4x.c **** 
  44:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (ctx->srl_rx_state == SRL_RX_IDLE)
  43              		.loc 1 44 0
  44 0008 90F84440 		ldrb	r4, [r0, #68]	@ zero_extendqisi2
  45 000c 012C     		cmp	r4, #1
  46 000e 01D1     		bne	.L7
  47              	.LVL1:
  48              	.L1:
  45:../system/src/drivers/l4/serial_stm32l4x.c **** 		return;
  46:../system/src/drivers/l4/serial_stm32l4x.c **** 
  47:../system/src/drivers/l4/serial_stm32l4x.c **** 	#ifdef SEPARATE_TX_BUFF
  48:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_tx_buf_pointer = tx_buffer;
  49:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_buf_ln = tx_buffer_size;
  50:../system/src/drivers/l4/serial_stm32l4x.c **** 	#endif
  51:../system/src/drivers/l4/serial_stm32l4x.c **** 
  52:../system/src/drivers/l4/serial_stm32l4x.c **** 	#ifdef SEPARATE_RX_BUFF
  53:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_buf_pointer = rx_buffer;
  54:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_tx_buf_ln = rx_buffer_size;
  55:../system/src/drivers/l4/serial_stm32l4x.c **** 	#endif
  56:../system/src/drivers/l4/serial_stm32l4x.c **** 
  57:../system/src/drivers/l4/serial_stm32l4x.c **** 	memset(ctx->srl_rx_buf_pointer, 0x00, ctx->srl_rx_buf_ln);
  58:../system/src/drivers/l4/serial_stm32l4x.c **** 	memset(ctx->srl_tx_buf_pointer, 0x00, ctx->srl_tx_buf_ln);
  59:../system/src/drivers/l4/serial_stm32l4x.c **** 
  60:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->port = port;
  61:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->port_baurate = baudrate;
  62:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->port_stopbits = stop_bits;
  63:../system/src/drivers/l4/serial_stm32l4x.c **** 
  64:../system/src/drivers/l4/serial_stm32l4x.c **** 	//ctx->te_port = 0;
  65:../system/src/drivers/l4/serial_stm32l4x.c **** 	//ctx->te_pin = 0;
  66:../system/src/drivers/l4/serial_stm32l4x.c **** 
  67:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_tx_start_time = 0xFFFFFFFFu;
  68:../system/src/drivers/l4/serial_stm32l4x.c **** 
  69:../system/src/drivers/l4/serial_stm32l4x.c **** 	LL_USART_InitTypeDef USART_InitStructure;
  70:../system/src/drivers/l4/serial_stm32l4x.c **** 
  71:../system/src/drivers/l4/serial_stm32l4x.c **** 	USART_InitStructure.BaudRate = baudrate;
  72:../system/src/drivers/l4/serial_stm32l4x.c **** 	USART_InitStructure.DataWidth = LL_USART_DATAWIDTH_8B;
  73:../system/src/drivers/l4/serial_stm32l4x.c **** 	USART_InitStructure.StopBits = LL_USART_STOPBITS_1;
  74:../system/src/drivers/l4/serial_stm32l4x.c **** 	USART_InitStructure.Parity = LL_USART_PARITY_NONE;
  75:../system/src/drivers/l4/serial_stm32l4x.c **** 	USART_InitStructure.TransferDirection = LL_USART_DIRECTION_RX;
  76:../system/src/drivers/l4/serial_stm32l4x.c **** 	USART_InitStructure.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
  77:../system/src/drivers/l4/serial_stm32l4x.c **** 	USART_InitStructure.OverSampling = LL_USART_OVERSAMPLING_16;
  78:../system/src/drivers/l4/serial_stm32l4x.c **** 
  79:../system/src/drivers/l4/serial_stm32l4x.c **** 	LL_USART_Init(port, &USART_InitStructure);
  80:../system/src/drivers/l4/serial_stm32l4x.c **** 
  81:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (port == USART1) {
  82:../system/src/drivers/l4/serial_stm32l4x.c **** 		NVIC_EnableIRQ( USART1_IRQn );
  83:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
  84:../system/src/drivers/l4/serial_stm32l4x.c **** 	else if (port == USART2) {
  85:../system/src/drivers/l4/serial_stm32l4x.c **** 		NVIC_EnableIRQ( USART2_IRQn );
  86:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
  87:../system/src/drivers/l4/serial_stm32l4x.c **** 
  88:../system/src/drivers/l4/serial_stm32l4x.c **** 	port->CR1 |= USART_CR1_UE;
  89:../system/src/drivers/l4/serial_stm32l4x.c **** 	port->ISR &= (0xFFFFFFFF ^ USART_ISR_TC);
  90:../system/src/drivers/l4/serial_stm32l4x.c **** 
  91:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_state = SRL_RX_IDLE;
  92:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_tx_state = SRL_TX_IDLE;
  93:../system/src/drivers/l4/serial_stm32l4x.c **** 
  94:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_error_reason = SRL_ERR_NONE;
  95:../system/src/drivers/l4/serial_stm32l4x.c **** 
  96:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_timeout_calc_started = 0;
  97:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->total_idle_counter = 0;
  98:../system/src/drivers/l4/serial_stm32l4x.c **** 
  99:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_start_time = 0;
 100:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_waiting_start_time = 0;
 101:../system/src/drivers/l4/serial_stm32l4x.c **** 
 102:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_timeout_enable = 0;
 103:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_timeout_waiting_enable = 0;
 104:../system/src/drivers/l4/serial_stm32l4x.c **** }
  49              		.loc 1 104 0
  50 0010 09B0     		add	sp, sp, #36
  51              		.cfi_remember_state
  52              		.cfi_def_cfa_offset 20
  53              		@ sp needed
  54 0012 F0BD     		pop	{r4, r5, r6, r7, pc}
  55              	.LVL2:
  56              	.L7:
  57              		.cfi_restore_state
  58 0014 1546     		mov	r5, r2
  59 0016 0E46     		mov	r6, r1
  60 0018 0446     		mov	r4, r0
  48:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_buf_ln = tx_buffer_size;
  61              		.loc 1 48 0
  62 001a 0E9A     		ldr	r2, [sp, #56]
  63              	.LVL3:
  64 001c 4261     		str	r2, [r0, #20]
  49:../system/src/drivers/l4/serial_stm32l4x.c **** 	#endif
  65              		.loc 1 49 0
  66 001e 8783     		strh	r7, [r0, #28]	@ movhi
  53:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_tx_buf_ln = rx_buffer_size;
  67              		.loc 1 53 0
  68 0020 8561     		str	r5, [r0, #24]
  54:../system/src/drivers/l4/serial_stm32l4x.c **** 	#endif
  69              		.loc 1 54 0
  70 0022 C383     		strh	r3, [r0, #30]	@ movhi
  57:../system/src/drivers/l4/serial_stm32l4x.c **** 	memset(ctx->srl_tx_buf_pointer, 0x00, ctx->srl_tx_buf_ln);
  71              		.loc 1 57 0
  72 0024 3A46     		mov	r2, r7
  73 0026 0021     		movs	r1, #0
  74              	.LVL4:
  75 0028 2846     		mov	r0, r5
  76              	.LVL5:
  77 002a FFF7FEFF 		bl	memset
  78              	.LVL6:
  58:../system/src/drivers/l4/serial_stm32l4x.c **** 
  79              		.loc 1 58 0
  80 002e E28B     		ldrh	r2, [r4, #30]
  81 0030 0021     		movs	r1, #0
  82 0032 6069     		ldr	r0, [r4, #20]
  83 0034 FFF7FEFF 		bl	memset
  84              	.LVL7:
  60:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->port_baurate = baudrate;
  85              		.loc 1 60 0
  86 0038 2660     		str	r6, [r4]
  61:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->port_stopbits = stop_bits;
  87              		.loc 1 61 0
  88 003a 109B     		ldr	r3, [sp, #64]
  89 003c 6360     		str	r3, [r4, #4]
  62:../system/src/drivers/l4/serial_stm32l4x.c **** 
  90              		.loc 1 62 0
  91 003e 9DF84430 		ldrb	r3, [sp, #68]	@ zero_extendqisi2
  92 0042 2372     		strb	r3, [r4, #8]
  67:../system/src/drivers/l4/serial_stm32l4x.c **** 
  93              		.loc 1 67 0
  94 0044 4FF0FF33 		mov	r3, #-1
  95 0048 2364     		str	r3, [r4, #64]
  71:../system/src/drivers/l4/serial_stm32l4x.c **** 	USART_InitStructure.DataWidth = LL_USART_DATAWIDTH_8B;
  96              		.loc 1 71 0
  97 004a 109B     		ldr	r3, [sp, #64]
  98 004c 0193     		str	r3, [sp, #4]
  72:../system/src/drivers/l4/serial_stm32l4x.c **** 	USART_InitStructure.StopBits = LL_USART_STOPBITS_1;
  99              		.loc 1 72 0
 100 004e 0023     		movs	r3, #0
 101 0050 0293     		str	r3, [sp, #8]
  73:../system/src/drivers/l4/serial_stm32l4x.c **** 	USART_InitStructure.Parity = LL_USART_PARITY_NONE;
 102              		.loc 1 73 0
 103 0052 0393     		str	r3, [sp, #12]
  74:../system/src/drivers/l4/serial_stm32l4x.c **** 	USART_InitStructure.TransferDirection = LL_USART_DIRECTION_RX;
 104              		.loc 1 74 0
 105 0054 0493     		str	r3, [sp, #16]
  75:../system/src/drivers/l4/serial_stm32l4x.c **** 	USART_InitStructure.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 106              		.loc 1 75 0
 107 0056 0422     		movs	r2, #4
 108 0058 0592     		str	r2, [sp, #20]
  76:../system/src/drivers/l4/serial_stm32l4x.c **** 	USART_InitStructure.OverSampling = LL_USART_OVERSAMPLING_16;
 109              		.loc 1 76 0
 110 005a 0693     		str	r3, [sp, #24]
  77:../system/src/drivers/l4/serial_stm32l4x.c **** 
 111              		.loc 1 77 0
 112 005c 0793     		str	r3, [sp, #28]
  79:../system/src/drivers/l4/serial_stm32l4x.c **** 
 113              		.loc 1 79 0
 114 005e 0DEB0201 		add	r1, sp, r2
 115 0062 3046     		mov	r0, r6
 116 0064 FFF7FEFF 		bl	LL_USART_Init
 117              	.LVL8:
  81:../system/src/drivers/l4/serial_stm32l4x.c **** 		NVIC_EnableIRQ( USART1_IRQn );
 118              		.loc 1 81 0
 119 0068 144B     		ldr	r3, .L10
 120 006a 9E42     		cmp	r6, r3
 121 006c 1DD0     		beq	.L8
  84:../system/src/drivers/l4/serial_stm32l4x.c **** 		NVIC_EnableIRQ( USART2_IRQn );
 122              		.loc 1 84 0
 123 006e 144B     		ldr	r3, .L10+4
 124 0070 9E42     		cmp	r6, r3
 125 0072 1ED0     		beq	.L9
 126              	.LVL9:
 127              	.L4:
  88:../system/src/drivers/l4/serial_stm32l4x.c **** 	port->ISR &= (0xFFFFFFFF ^ USART_ISR_TC);
 128              		.loc 1 88 0
 129 0074 3368     		ldr	r3, [r6]
 130 0076 43F00103 		orr	r3, r3, #1
 131 007a 3360     		str	r3, [r6]
  89:../system/src/drivers/l4/serial_stm32l4x.c **** 
 132              		.loc 1 89 0
 133 007c F369     		ldr	r3, [r6, #28]
 134 007e 23F04003 		bic	r3, r3, #64
 135 0082 F361     		str	r3, [r6, #28]
  91:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_tx_state = SRL_TX_IDLE;
 136              		.loc 1 91 0
 137 0084 0123     		movs	r3, #1
 138 0086 84F84430 		strb	r3, [r4, #68]
  92:../system/src/drivers/l4/serial_stm32l4x.c **** 
 139              		.loc 1 92 0
 140 008a 84F84530 		strb	r3, [r4, #69]
  94:../system/src/drivers/l4/serial_stm32l4x.c **** 
 141              		.loc 1 94 0
 142 008e 0023     		movs	r3, #0
 143 0090 84F84630 		strb	r3, [r4, #70]
  96:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->total_idle_counter = 0;
 144              		.loc 1 96 0
 145 0094 84F82F30 		strb	r3, [r4, #47]
  97:../system/src/drivers/l4/serial_stm32l4x.c **** 
 146              		.loc 1 97 0
 147 0098 84F84730 		strb	r3, [r4, #71]
  99:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_waiting_start_time = 0;
 148              		.loc 1 99 0
 149 009c A363     		str	r3, [r4, #56]
 100:../system/src/drivers/l4/serial_stm32l4x.c **** 
 150              		.loc 1 100 0
 151 009e E363     		str	r3, [r4, #60]
 102:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_timeout_waiting_enable = 0;
 152              		.loc 1 102 0
 153 00a0 84F82D30 		strb	r3, [r4, #45]
 103:../system/src/drivers/l4/serial_stm32l4x.c **** }
 154              		.loc 1 103 0
 155 00a4 84F82E30 		strb	r3, [r4, #46]
 156 00a8 B2E7     		b	.L1
 157              	.LVL10:
 158              	.L8:
 159              	.LBB18:
 160              	.LBB19:
 161              		.file 2 "../system/include/cmsis/stm32l4xx/core_cm4.h"
   1:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**************************************************************************//**
   2:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * @file     core_cm4.h
   3:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * @version  V5.1.0
   5:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * @date     13. March 2019
   6:../system/include/cmsis/stm32l4xx/core_cm4.h ****  ******************************************************************************/
   7:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*
   8:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *
  10:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *
  12:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * not use this file except in compliance with the License.
  14:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * You may obtain a copy of the License at
  15:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *
  16:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *
  18:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * limitations under the License.
  23:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
  24:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  25:../system/include/cmsis/stm32l4xx/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined (__clang__)
  28:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
  30:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  31:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  34:../system/include/cmsis/stm32l4xx/core_cm4.h **** #include <stdint.h>
  35:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  36:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifdef __cplusplus
  37:../system/include/cmsis/stm32l4xx/core_cm4.h ****  extern "C" {
  38:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
  39:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  40:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
  41:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:../system/include/cmsis/stm32l4xx/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  44:../system/include/cmsis/stm32l4xx/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:../system/include/cmsis/stm32l4xx/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  47:../system/include/cmsis/stm32l4xx/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:../system/include/cmsis/stm32l4xx/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  50:../system/include/cmsis/stm32l4xx/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:../system/include/cmsis/stm32l4xx/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
  53:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  54:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  55:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*******************************************************************************
  56:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *                 CMSIS definitions
  57:../system/include/cmsis/stm32l4xx/core_cm4.h ****  ******************************************************************************/
  58:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
  59:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup Cortex_M4
  60:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
  61:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
  62:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  63:../system/include/cmsis/stm32l4xx/core_cm4.h **** #include "cmsis_version.h"
  64:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  65:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* CMSIS CM4 definitions */
  66:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:../system/include/cmsis/stm32l4xx/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  71:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  73:../system/include/cmsis/stm32l4xx/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:../system/include/cmsis/stm32l4xx/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:../system/include/cmsis/stm32l4xx/core_cm4.h **** */
  76:../system/include/cmsis/stm32l4xx/core_cm4.h **** #if defined ( __CC_ARM )
  77:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
  80:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
  81:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
  83:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
  84:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
  85:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
  86:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
  87:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  88:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if defined __ARM_FP
  90:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
  92:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
  93:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
  95:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
  96:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
  97:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
  98:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
  99:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 100:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined ( __GNUC__ )
 101:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
 104:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
 105:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
 107:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
 108:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
 109:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
 110:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 111:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 112:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if defined __ARMVFP__
 114:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
 116:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
 117:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
 119:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
 120:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
 121:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
 122:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 123:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 124:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
 128:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
 129:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
 131:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
 132:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
 133:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
 134:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 135:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 136:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined ( __TASKING__ )
 137:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if defined __FPU_VFP__
 138:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
 140:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
 141:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
 143:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
 144:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
 145:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
 146:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 147:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 148:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined ( __CSMC__ )
 149:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
 152:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
 153:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
 155:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
 156:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
 157:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
 158:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 159:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 160:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
 161:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 162:../system/include/cmsis/stm32l4xx/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 164:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 165:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifdef __cplusplus
 166:../system/include/cmsis/stm32l4xx/core_cm4.h **** }
 167:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
 168:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 169:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 171:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 173:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 176:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifdef __cplusplus
 177:../system/include/cmsis/stm32l4xx/core_cm4.h ****  extern "C" {
 178:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
 179:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 180:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* check device defines and use defaults */
 181:../system/include/cmsis/stm32l4xx/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef __CM4_REV
 183:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 186:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 187:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 191:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 192:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 196:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 197:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 201:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 202:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 206:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
 207:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 208:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 210:../system/include/cmsis/stm32l4xx/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 212:../system/include/cmsis/stm32l4xx/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:../system/include/cmsis/stm32l4xx/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:../system/include/cmsis/stm32l4xx/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:../system/include/cmsis/stm32l4xx/core_cm4.h **** */
 216:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifdef __cplusplus
 217:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:../system/include/cmsis/stm32l4xx/core_cm4.h **** #else
 219:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
 221:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 224:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* following defines should be used for structure members */
 225:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 229:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 231:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 232:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 233:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*******************************************************************************
 234:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *                 Register Abstraction
 235:../system/include/cmsis/stm32l4xx/core_cm4.h ****   Core Register contain:
 236:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core Register
 237:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core NVIC Register
 238:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core SCB Register
 239:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core SysTick Register
 240:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core Debug Register
 241:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core MPU Register
 242:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core FPU Register
 243:../system/include/cmsis/stm32l4xx/core_cm4.h ****  ******************************************************************************/
 244:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 245:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:../system/include/cmsis/stm32l4xx/core_cm4.h **** */
 248:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 249:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 250:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief      Core Register type definitions.
 253:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 254:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 255:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 256:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 257:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 259:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef union
 260:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 261:../system/include/cmsis/stm32l4xx/core_cm4.h ****   struct
 262:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
 263:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:../system/include/cmsis/stm32l4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:../system/include/cmsis/stm32l4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:../system/include/cmsis/stm32l4xx/core_cm4.h **** } APSR_Type;
 274:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 275:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* APSR Register Definitions */
 276:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 279:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 282:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 285:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 288:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 291:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 294:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 295:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 296:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 298:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef union
 299:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 300:../system/include/cmsis/stm32l4xx/core_cm4.h ****   struct
 301:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
 302:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:../system/include/cmsis/stm32l4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:../system/include/cmsis/stm32l4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:../system/include/cmsis/stm32l4xx/core_cm4.h **** } IPSR_Type;
 307:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 308:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* IPSR Register Definitions */
 309:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 312:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 313:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 314:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 316:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef union
 317:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 318:../system/include/cmsis/stm32l4xx/core_cm4.h ****   struct
 319:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
 320:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:../system/include/cmsis/stm32l4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:../system/include/cmsis/stm32l4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:../system/include/cmsis/stm32l4xx/core_cm4.h **** } xPSR_Type;
 335:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 336:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* xPSR Register Definitions */
 337:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 340:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 343:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 346:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 349:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 352:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 355:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 358:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 361:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 364:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 367:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 368:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 369:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 371:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef union
 372:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 373:../system/include/cmsis/stm32l4xx/core_cm4.h ****   struct
 374:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
 375:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:../system/include/cmsis/stm32l4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:../system/include/cmsis/stm32l4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:../system/include/cmsis/stm32l4xx/core_cm4.h **** } CONTROL_Type;
 382:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 383:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* CONTROL Register Definitions */
 384:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 387:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 390:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 393:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 395:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 396:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 397:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 401:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 402:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 403:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 404:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 406:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
 407:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 408:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED1[24U];
 412:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:../system/include/cmsis/stm32l4xx/core_cm4.h **** }  NVIC_Type;
 422:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 423:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 427:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 429:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 430:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 431:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 435:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 436:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 437:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 438:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 440:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
 441:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 442:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:../system/include/cmsis/stm32l4xx/core_cm4.h **** } SCB_Type;
 464:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 465:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 469:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 472:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 475:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 478:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 481:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 485:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 488:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 491:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 494:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 497:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 500:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 503:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 506:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 509:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 512:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 516:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 520:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 523:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 526:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 529:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 532:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 535:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 538:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB System Control Register Definitions */
 539:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 542:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 545:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 548:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 552:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 555:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 558:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 561:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 564:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 567:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 571:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 574:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 577:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 580:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 583:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 586:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 589:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 592:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 595:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 598:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 601:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 604:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 607:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 610:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 614:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 617:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 620:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 624:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 627:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 630:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 633:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 636:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 639:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 643:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 646:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 649:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 652:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 655:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 658:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 661:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 665:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 668:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 671:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 674:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 677:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 680:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 684:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 687:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 690:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 694:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 697:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 700:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 703:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 706:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 708:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 709:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 710:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 714:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 715:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 716:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 717:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 719:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
 720:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 721:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:../system/include/cmsis/stm32l4xx/core_cm4.h **** } SCnSCB_Type;
 725:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 726:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 730:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 734:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 737:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 740:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 743:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 746:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 748:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 749:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 750:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 754:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 755:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 756:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 757:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 759:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
 760:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 761:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:../system/include/cmsis/stm32l4xx/core_cm4.h **** } SysTick_Type;
 766:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 767:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 771:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 774:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 777:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 780:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 784:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SysTick Current Register Definitions */
 785:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 788:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 792:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 795:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 798:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 800:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 801:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 802:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 806:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 807:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 808:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 809:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 811:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
 812:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 813:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __OM  union
 814:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
 815:../system/include/cmsis/stm32l4xx/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:../system/include/cmsis/stm32l4xx/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:../system/include/cmsis/stm32l4xx/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:../system/include/cmsis/stm32l4xx/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED3[32U];
 826:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED4[43U];
 827:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 828:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 829:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED5[6U];
 830:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 831:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 832:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 833:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 834:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 835:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 836:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 837:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 838:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 839:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 840:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 841:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 842:../system/include/cmsis/stm32l4xx/core_cm4.h **** } ITM_Type;
 843:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 844:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 845:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 846:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 847:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 848:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* ITM Trace Control Register Definitions */
 849:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 850:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 851:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 852:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 853:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 854:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 855:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 856:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 857:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 858:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 859:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 860:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 861:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 862:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 863:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 864:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 865:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 866:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 867:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 868:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 869:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 870:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 871:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 872:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 873:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 874:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 875:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 876:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 880:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 883:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 886:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 888:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 889:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 890:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 894:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 895:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 896:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 897:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 899:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
 900:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 901:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:../system/include/cmsis/stm32l4xx/core_cm4.h **** } DWT_Type;
 925:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 926:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT Control Register Definitions */
 927:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 930:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 933:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 936:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 939:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 942:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 945:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 948:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 951:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 954:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 957:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 960:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 963:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 966:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 969:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 972:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 975:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 978:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 981:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 985:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 989:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 993:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 997:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1001:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1005:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1009:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1012:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1015:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1018:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1021:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1024:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1027:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1030:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1033:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1035:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1036:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1037:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1041:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1042:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1043:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1044:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1046:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
1047:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1048:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1060:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:../system/include/cmsis/stm32l4xx/core_cm4.h **** } TPI_Type;
1073:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1074:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1078:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1082:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1086:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1089:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1092:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1095:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1099:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1102:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1106:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1110:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1113:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1116:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1119:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1122:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1125:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1128:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1130:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1131:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1132:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1133:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1134:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1135:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1136:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1137:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1138:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1139:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1140:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1141:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1142:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1143:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1144:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1145:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1146:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1147:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1148:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1149:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1150:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1151:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1152:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1153:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1154:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1155:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1156:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1157:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1158:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1159:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1160:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1161:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1162:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1163:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1164:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1165:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1166:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1167:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1168:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI DEVID Register Definitions */
1169:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1170:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1171:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1172:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1173:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1174:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1175:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1176:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1177:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1178:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1179:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1180:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1181:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1182:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1183:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1184:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1185:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1186:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1187:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1188:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1189:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1190:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1191:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1192:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1193:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1194:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1195:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1196:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1197:../system/include/cmsis/stm32l4xx/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1198:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1199:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
1200:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1201:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1202:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1203:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1204:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1205:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1206:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1207:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1208:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
1209:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1210:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1211:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1212:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1213:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1214:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1215:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1216:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1217:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1218:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1219:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1220:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1221:../system/include/cmsis/stm32l4xx/core_cm4.h **** } MPU_Type;
1222:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1223:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1224:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1225:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* MPU Type Register Definitions */
1226:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1227:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1228:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1229:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1230:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1231:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1232:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1233:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1234:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1235:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* MPU Control Register Definitions */
1236:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1237:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1238:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1239:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1240:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1241:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1242:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1243:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1244:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1245:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* MPU Region Number Register Definitions */
1246:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1247:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1248:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1249:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1250:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1251:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1252:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1253:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1254:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1255:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1256:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1257:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1258:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1259:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1260:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1261:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1262:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1263:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1264:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1265:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1266:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1267:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1268:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1269:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1270:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1271:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1272:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1273:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1274:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1275:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1276:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1277:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1278:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1279:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1280:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1281:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1282:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1283:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1284:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1285:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1286:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1287:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1288:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1289:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1290:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_MPU */
1291:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1292:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1293:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1294:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1295:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
1296:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1297:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1298:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1299:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1300:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1301:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1302:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1303:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1304:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
1305:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1306:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[1U];
1307:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1308:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1309:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1310:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1311:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1312:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1313:../system/include/cmsis/stm32l4xx/core_cm4.h **** } FPU_Type;
1314:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1315:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1316:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1317:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1318:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1319:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1320:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1321:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1322:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1323:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1324:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1325:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1326:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1327:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1328:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1329:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1330:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1331:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1332:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1333:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1334:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1335:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1336:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1337:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1338:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1339:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1340:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1341:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1342:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1343:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1344:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1345:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1346:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1347:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1348:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1349:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1350:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1351:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1352:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1353:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1354:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1355:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1356:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1357:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1358:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1359:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1360:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1361:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1362:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1363:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1364:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1365:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1366:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1367:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1368:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1369:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1370:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1371:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1372:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1373:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1374:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1375:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1376:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1377:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1378:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1379:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1380:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1381:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1382:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1383:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1384:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1385:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1386:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1387:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1388:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1389:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1390:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1391:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1392:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1393:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1394:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1395:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1396:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1397:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1398:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1399:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1400:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1401:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1402:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1403:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_FPU */
1404:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1405:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1406:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1407:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
1408:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1409:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1410:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1411:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1412:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1413:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1414:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1415:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1416:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
1417:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1418:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1419:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1420:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1421:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1422:../system/include/cmsis/stm32l4xx/core_cm4.h **** } CoreDebug_Type;
1423:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1424:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1425:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1426:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1427:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1428:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1429:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1430:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1431:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1432:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1433:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1434:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1435:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1436:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1437:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1438:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1439:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1440:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1441:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1442:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1443:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1444:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1445:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1446:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1447:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1448:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1449:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1450:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1451:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1452:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1453:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1454:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1455:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1456:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1457:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1458:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1459:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1460:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1461:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1462:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1463:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1464:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1465:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1466:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1467:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1468:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1469:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1470:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1471:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1472:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1473:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1474:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1475:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1476:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1477:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1478:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1479:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1480:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1481:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1482:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1483:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1484:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1485:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1486:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1487:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1488:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1489:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1490:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1491:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1492:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1493:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1494:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1495:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1496:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1497:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1498:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1499:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1500:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1501:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1502:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1503:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1504:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1505:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1506:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1507:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1508:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1509:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1510:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1511:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1512:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup    CMSIS_core_register
1513:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1514:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1515:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1516:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1517:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1518:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1519:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1520:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param[in] field  Name of the register bit field.
1521:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1522:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \return           Masked and shifted value.
1523:../system/include/cmsis/stm32l4xx/core_cm4.h **** */
1524:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1525:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1526:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1527:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1528:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param[in] field  Name of the register bit field.
1529:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1530:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \return           Masked and shifted bit field value.
1531:../system/include/cmsis/stm32l4xx/core_cm4.h **** */
1532:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1533:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1534:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1535:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1536:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1537:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1538:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup    CMSIS_core_register
1539:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1540:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1541:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1542:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1543:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1544:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Memory mapping of Core Hardware */
1545:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1546:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1547:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1548:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1549:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1550:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1551:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1552:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1553:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1554:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1555:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1556:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1557:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1558:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1559:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1560:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1561:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1562:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1563:../system/include/cmsis/stm32l4xx/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1564:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1565:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1566:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
1567:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1568:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1569:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1570:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1571:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} */
1572:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1573:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1574:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1575:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*******************************************************************************
1576:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *                Hardware Abstraction Layer
1577:../system/include/cmsis/stm32l4xx/core_cm4.h ****   Core Function Interface contains:
1578:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core NVIC Functions
1579:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core SysTick Functions
1580:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core Debug Functions
1581:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core Register Access Functions
1582:../system/include/cmsis/stm32l4xx/core_cm4.h ****  ******************************************************************************/
1583:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1584:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1585:../system/include/cmsis/stm32l4xx/core_cm4.h **** */
1586:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1587:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1588:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1589:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1590:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1591:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1592:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1593:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1594:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1595:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1596:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1597:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1598:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1599:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1600:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
1601:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1602:../system/include/cmsis/stm32l4xx/core_cm4.h **** #else
1603:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1604:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1605:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1606:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1607:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1608:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1609:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1610:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1611:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1612:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1613:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1614:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1615:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1616:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1617:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1618:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1619:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1620:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
1621:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1622:../system/include/cmsis/stm32l4xx/core_cm4.h **** #else
1623:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1624:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1625:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1626:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1627:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1628:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1629:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1630:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1631:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1632:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1633:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1634:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1635:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1636:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1637:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1638:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1639:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1640:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Set Priority Grouping
1641:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1642:../system/include/cmsis/stm32l4xx/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1643:../system/include/cmsis/stm32l4xx/core_cm4.h ****            Only values from 0..7 are used.
1644:../system/include/cmsis/stm32l4xx/core_cm4.h ****            In case of a conflict between priority grouping and available
1645:../system/include/cmsis/stm32l4xx/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1646:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1647:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1648:../system/include/cmsis/stm32l4xx/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1649:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1650:../system/include/cmsis/stm32l4xx/core_cm4.h ****   uint32_t reg_value;
1651:../system/include/cmsis/stm32l4xx/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1652:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1653:../system/include/cmsis/stm32l4xx/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1654:../system/include/cmsis/stm32l4xx/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1655:../system/include/cmsis/stm32l4xx/core_cm4.h ****   reg_value  =  (reg_value                                   |
1656:../system/include/cmsis/stm32l4xx/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1657:../system/include/cmsis/stm32l4xx/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1658:../system/include/cmsis/stm32l4xx/core_cm4.h ****   SCB->AIRCR =  reg_value;
1659:../system/include/cmsis/stm32l4xx/core_cm4.h **** }
1660:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1661:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1662:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1663:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Get Priority Grouping
1664:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1665:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1666:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1667:../system/include/cmsis/stm32l4xx/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1668:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1669:../system/include/cmsis/stm32l4xx/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1670:../system/include/cmsis/stm32l4xx/core_cm4.h **** }
1671:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1672:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1673:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1674:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Enable Interrupt
1675:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1676:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1677:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \note    IRQn must not be negative.
1678:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1679:../system/include/cmsis/stm32l4xx/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1680:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1681:../system/include/cmsis/stm32l4xx/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1682:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
1683:../system/include/cmsis/stm32l4xx/core_cm4.h ****     __COMPILER_BARRIER();
 162              		.loc 2 1683 0
1684:../system/include/cmsis/stm32l4xx/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 163              		.loc 2 1684 0
 164 00aa 064B     		ldr	r3, .L10+8
 165 00ac 2022     		movs	r2, #32
 166 00ae 5A60     		str	r2, [r3, #4]
 167              	.LVL11:
1685:../system/include/cmsis/stm32l4xx/core_cm4.h ****     __COMPILER_BARRIER();
 168              		.loc 2 1685 0
 169 00b0 E0E7     		b	.L4
 170              	.LVL12:
 171              	.L9:
 172              	.LBE19:
 173              	.LBE18:
 174              	.LBB20:
 175              	.LBB21:
1683:../system/include/cmsis/stm32l4xx/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 176              		.loc 2 1683 0
1684:../system/include/cmsis/stm32l4xx/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 177              		.loc 2 1684 0
 178 00b2 044B     		ldr	r3, .L10+8
 179 00b4 4022     		movs	r2, #64
 180 00b6 5A60     		str	r2, [r3, #4]
 181              	.LVL13:
 182              		.loc 2 1685 0
 183 00b8 DCE7     		b	.L4
 184              	.L11:
 185 00ba 00BF     		.align	2
 186              	.L10:
 187 00bc 00380140 		.word	1073821696
 188 00c0 00440040 		.word	1073759232
 189 00c4 00E100E0 		.word	-536813312
 190              	.LBE21:
 191              	.LBE20:
 192              		.cfi_endproc
 193              	.LFE382:
 195              		.section	.text.srl_close,"ax",%progbits
 196              		.align	1
 197              		.global	srl_close
 198              		.syntax unified
 199              		.thumb
 200              		.thumb_func
 201              		.fpu fpv4-sp-d16
 203              	srl_close:
 204              	.LFB383:
 105:../system/src/drivers/l4/serial_stm32l4x.c **** 
 106:../system/src/drivers/l4/serial_stm32l4x.c **** void srl_close(srl_context_t *ctx) {
 205              		.loc 1 106 0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209              	.LVL14:
 210 0000 10B5     		push	{r4, lr}
 211              		.cfi_def_cfa_offset 8
 212              		.cfi_offset 4, -8
 213              		.cfi_offset 14, -4
 214 0002 0446     		mov	r4, r0
 107:../system/src/drivers/l4/serial_stm32l4x.c **** 	LL_USART_DeInit(ctx->port);
 215              		.loc 1 107 0
 216 0004 0068     		ldr	r0, [r0]
 217              	.LVL15:
 218 0006 FFF7FEFF 		bl	LL_USART_DeInit
 219              	.LVL16:
 108:../system/src/drivers/l4/serial_stm32l4x.c **** 
 109:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (ctx->te_port != NULL && ctx->te_pin != 0) {
 220              		.loc 1 109 0
 221 000a E368     		ldr	r3, [r4, #12]
 222 000c 13B1     		cbz	r3, .L13
 223              		.loc 1 109 0 is_stmt 0 discriminator 1
 224 000e 228A     		ldrh	r2, [r4, #16]
 225 0010 02B1     		cbz	r2, .L13
 226              	.LVL17:
 227              	.LBB22:
 228              	.LBB23:
 229              		.file 3 "../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h"
   1:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
   2:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   ******************************************************************************
   3:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @file    stm32l4xx_ll_gpio.h
   4:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @author  MCD Application Team
   5:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   ******************************************************************************
   7:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @attention
   8:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *
   9:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  10:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * All rights reserved.</center></h2>
  11:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *
  12:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * the "License"; You may not use this file except in compliance with the
  14:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * License. You may obtain a copy of the License at:
  15:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *
  17:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   ******************************************************************************
  18:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
  19:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  20:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #ifndef STM32L4xx_LL_GPIO_H
  22:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define STM32L4xx_LL_GPIO_H
  23:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  24:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #ifdef __cplusplus
  25:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** extern "C" {
  26:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #endif
  27:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  28:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  29:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #include "stm32l4xx.h"
  30:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  31:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @addtogroup STM32L4xx_LL_Driver
  32:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
  33:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
  34:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  35:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  36:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  37:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  38:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
  39:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
  40:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** MISRA C:2012 deviation rule has been granted for following rules:
  41:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * Rule-18.1_d - Medium: Array pointer `GPIOx' is accessed with index [..,..]
  42:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * which may be out of array bounds [..,UNKNOWN] in following APIs:
  43:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_0_7
  44:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_0_7
  45:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_8_15
  46:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_8_15
  47:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
  48:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  49:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  50:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  51:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  52:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  53:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  54:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  55:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
  56:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
  57:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  58:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
  59:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
  60:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
  61:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
  62:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  63:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  64:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  65:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  66:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
  67:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
  68:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  69:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
  70:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  71:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
  72:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** typedef struct
  73:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
  74:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  75:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  76:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  77:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  78:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  79:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  80:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  81:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  82:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  83:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  84:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  85:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  86:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  87:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  88:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  89:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  90:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  91:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  92:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
  93:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
  94:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  95:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  96:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  97:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
  98:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
  99:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 100:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
 101:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
 102:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 103:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 104:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 105:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 106:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
 107:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 108:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 109:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 110:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 111:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 112:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 113:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 114:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 115:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 116:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS0 /*!< Select pin 0 */
 117:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS1 /*!< Select pin 1 */
 118:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS2 /*!< Select pin 2 */
 119:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS3 /*!< Select pin 3 */
 120:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS4 /*!< Select pin 4 */
 121:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS5 /*!< Select pin 5 */
 122:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS6 /*!< Select pin 6 */
 123:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS7 /*!< Select pin 7 */
 124:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS8 /*!< Select pin 8 */
 125:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS9 /*!< Select pin 9 */
 126:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS10 /*!< Select pin 10 */
 127:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS11 /*!< Select pin 11 */
 128:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS12 /*!< Select pin 12 */
 129:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS13 /*!< Select pin 13 */
 130:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS14 /*!< Select pin 14 */
 131:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS15 /*!< Select pin 15 */
 132:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS0 | GPIO_BSRR_BS1  | GPIO_BSRR_BS2  | \
 133:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS3  | GPIO_BSRR_BS4  | GPIO_BSRR_BS5  | \
 134:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS6  | GPIO_BSRR_BS7  | GPIO_BSRR_BS8  | \
 135:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS9  | GPIO_BSRR_BS10 | GPIO_BSRR_BS11 | \
 136:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS12 | GPIO_BSRR_BS13 | GPIO_BSRR_BS14 | \
 137:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS15) /*!< Select all pins */
 138:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 139:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 140:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 141:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 142:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 143:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 144:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 145:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
 146:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODE0_0  /*!< Select output mode */
 147:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODE0_1  /*!< Select alternate function mode 
 148:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODE0    /*!< Select analog mode */
 149:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 150:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 151:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 152:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 153:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 154:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 155:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 156:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
 157:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT0 /*!< Select open-drain as output type */
 158:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 159:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 160:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 161:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 162:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 163:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 164:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 165:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
 166:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDR_OSPEED0_0 /*!< Select I/O medium output spe
 167:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDR_OSPEED0_1 /*!< Select I/O fast output speed
 168:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_VERY_HIGH       GPIO_OSPEEDR_OSPEED0   /*!< Select I/O high output speed
 169:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 170:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 171:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 172:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_LOW                  LL_GPIO_SPEED_FREQ_LOW
 173:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_MEDIUM               LL_GPIO_SPEED_FREQ_MEDIUM
 174:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FAST                 LL_GPIO_SPEED_FREQ_HIGH
 175:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_HIGH                 LL_GPIO_SPEED_FREQ_VERY_HIGH
 176:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 177:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 178:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 179:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 180:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
 181:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPD0_0 /*!< Select I/O pull up */
 182:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPD0_1 /*!< Select I/O pull down */
 183:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 184:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 185:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 186:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 187:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
 188:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 189:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 190:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 191:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
 192:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 193:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 194:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 195:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 196:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 197:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 198:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_8                       (0x0000008U) /*!< Select alternate function 8 */
 199:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_9                       (0x0000009U) /*!< Select alternate function 9 */
 200:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_10                      (0x000000AU) /*!< Select alternate function 10 */
 201:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_11                      (0x000000BU) /*!< Select alternate function 11 */
 202:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_12                      (0x000000CU) /*!< Select alternate function 12 */
 203:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_13                      (0x000000DU) /*!< Select alternate function 13 */
 204:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_14                      (0x000000EU) /*!< Select alternate function 14 */
 205:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_15                      (0x000000FU) /*!< Select alternate function 15 */
 206:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 207:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 208:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 209:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 210:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 211:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 212:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 213:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 214:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 215:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 216:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 217:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 218:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 219:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 220:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 221:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 222:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 223:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 224:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 225:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 226:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 227:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 228:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 229:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 230:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 231:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 232:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 233:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 234:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 235:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 236:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval Register value
 237:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 238:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 239:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 240:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 241:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 242:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 243:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 244:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 245:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 246:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 247:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 248:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 249:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 250:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 251:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 252:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 253:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 254:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 255:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 256:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 257:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 258:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 259:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 260:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 261:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 262:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 263:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 264:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 265:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 266:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 267:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 268:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 269:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 270:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 271:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 272:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 273:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 274:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 275:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 276:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 277:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 278:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 279:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 280:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 281:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 282:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 283:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 284:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 285:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 286:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 287:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 288:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(P
 289:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 290:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 291:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 292:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 293:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 294:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 295:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
 296:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 297:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 298:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 299:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 300:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 301:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 302:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 303:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 304:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 305:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 306:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 307:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 308:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 309:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 310:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 311:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 312:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 313:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 314:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 315:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 316:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 317:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 318:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 319:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 320:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 321:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 322:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->MODER,
 323:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                              (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 324:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 325:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 326:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 327:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
 328:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 329:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 330:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
 331:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 332:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 333:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 334:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 335:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 336:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 337:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 338:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 339:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 340:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 341:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 342:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 343:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 344:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 345:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 346:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 347:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 349:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 350:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 351:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 352:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 353:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 354:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 355:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu
 356:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 357:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 358:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 359:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 360:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 361:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 362:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 363:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 364:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 365:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
 366:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 367:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 368:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 369:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 370:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 371:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 372:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 373:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 374:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 375:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 376:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 377:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 378:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 379:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 380:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 381:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 382:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 383:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 384:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 385:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 386:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 387:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 388:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 389:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 390:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 391:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 392:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 393:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 394:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 395:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 396:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 397:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 398:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 399:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 400:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
 401:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 402:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 403:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 404:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 405:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 406:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 407:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 408:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 409:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 410:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 411:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 412:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 413:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 414:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 415:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 416:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 417:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 418:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 419:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
 420:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 421:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 422:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 423:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 424:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 425:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 426:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 427:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 428:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 429:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****              (Speed << (POSITION_VAL(Pin) * 2U)));
 430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 431:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 432:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 433:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 434:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 435:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 436:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 437:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 438:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
 439:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 440:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 441:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 442:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 443:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 444:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 445:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 446:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 447:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 448:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 449:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 450:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 451:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 452:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 453:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 454:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 455:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 456:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 457:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 458:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 459:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 460:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 461:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 462:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 463:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 464:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 465:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 466:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                              (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(P
 467:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 468:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 469:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 470:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 471:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 472:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
 473:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 474:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 475:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 476:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 477:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 478:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 479:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 480:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 481:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 482:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 483:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 484:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 485:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 486:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 487:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 488:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 489:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 490:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 491:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 492:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 493:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 494:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 495:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 496:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 497:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 498:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 499:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(P
 500:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 501:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 502:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 503:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 504:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 505:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
 506:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 507:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 508:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 509:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 510:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 511:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 512:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 513:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 514:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 515:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 516:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 517:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 518:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 519:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 520:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 521:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 522:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 523:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 524:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 525:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 526:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 527:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 528:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 529:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
 530:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 531:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 532:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                              (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 533:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 534:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 535:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 536:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 537:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 538:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 539:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
 540:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 541:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 542:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 543:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 544:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 545:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 546:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 547:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 548:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 549:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 550:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 551:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 552:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 553:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 554:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 555:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 556:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 557:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 558:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 559:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 560:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 561:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 562:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 563:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 564:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 565:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 566:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 567:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 568:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 569:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 570:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 571:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 572:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin) * 4U)));
 573:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 574:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 575:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 576:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 577:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
 578:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 579:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 580:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 581:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 582:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 583:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 584:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 585:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 586:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 587:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 588:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 589:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 590:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 591:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 592:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 593:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 594:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 595:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 596:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 597:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 598:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 599:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 600:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 601:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 602:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 603:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 604:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 605:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 606:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
 607:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 608:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 609:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                              (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) 
 610:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 611:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 612:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 613:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 614:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 615:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 616:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
 617:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 618:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 619:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 620:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 621:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 622:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 623:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 624:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 625:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 626:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 627:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 628:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 629:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 630:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 631:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 632:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 633:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 634:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 635:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 636:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 637:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 638:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 639:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 640:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 641:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 642:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 643:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 644:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 645:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 646:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 647:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 648:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 649:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
 650:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 651:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 652:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 653:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 654:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 655:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
 656:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 657:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 658:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 659:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 660:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 661:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 662:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 663:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 664:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 665:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 666:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 667:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 668:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 669:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 670:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 671:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 672:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 673:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 674:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 675:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 676:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 677:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 678:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 679:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 680:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 681:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 682:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 683:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 684:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
 685:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 686:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 687:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                              (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL
 688:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 689:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 690:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #if defined(GPIO_ASCR_ASC0)
 691:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 692:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Connect analog switch to ADC input of several pins for a dedicated port.
 693:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   This bit must be set prior to the ADC conversion.
 694:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         Only the IO which connected to the ADC input are effective.
 695:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         Other IO must be kept reset value
 696:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll ASCR         ASCy          LL_GPIO_EnablePinAnalogControl
 697:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 698:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 699:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 700:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 701:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 702:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 703:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 704:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 705:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 706:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 707:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 708:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 709:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 711:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 712:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 713:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 714:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 715:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 716:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 717:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 718:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_EnablePinAnalogControl(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 719:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 720:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   SET_BIT(GPIOx->ASCR, PinMask);
 721:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 722:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 723:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 724:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Disconnect analog switch to ADC input of several pins for a dedicated port.
 725:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll ASCR         ASCy          LL_GPIO_DisablePinAnalogControl
 726:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 727:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 728:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 729:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 730:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 731:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 732:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 733:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 734:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 735:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 736:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 737:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 738:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 739:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 740:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 741:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 742:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 743:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 744:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 745:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 746:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 747:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_DisablePinAnalogControl(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 748:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 749:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   CLEAR_BIT(GPIOx->ASCR, PinMask);
 750:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 751:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #endif /* GPIO_ASCR_ASC0 */
 752:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 753:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 754:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Lock configuration of several pins for a dedicated port.
 755:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   When the lock sequence has been applied on a port bit, the
 756:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         value of this port bit can no longer be modified until the
 757:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         next reset.
 758:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Each lock bit freezes a specific configuration register
 759:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         (control and alternate function registers).
 760:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
 761:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 762:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 763:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 764:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 765:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 766:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 767:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 768:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 769:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 770:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 771:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 772:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 773:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 774:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 775:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 776:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 777:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 778:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 779:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 780:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 781:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 782:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 783:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 784:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   __IO uint32_t temp;
 785:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 786:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, PinMask);
 787:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 788:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   /* Read LCKK register. This read is mandatory to complete key lock sequence */
 789:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   temp = READ_REG(GPIOx->LCKR);
 790:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   (void) temp;
 791:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 792:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 793:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 794:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 
 795:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
 796:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 797:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 798:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 799:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 800:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 801:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 802:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 803:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 804:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 805:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 806:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 807:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 808:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 809:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 810:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 811:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 812:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 813:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 814:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 815:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 816:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 817:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 818:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 819:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->LCKR, PinMask) == (PinMask)) ? 1UL : 0UL);
 820:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 821:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 822:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 823:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
 824:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
 825:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 826:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 827:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 828:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
 829:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 830:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK)) ? 1UL : 0UL);
 831:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 832:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 833:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 834:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 835:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 836:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 837:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access
 838:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 839:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 840:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 841:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 842:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Return full input data register value for a dedicated port.
 843:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
 844:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 845:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval Input data register value of port
 846:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 847:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
 848:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 849:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->IDR));
 850:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 851:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 852:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 853:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 854:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
 855:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 856:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 857:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 858:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 859:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 860:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 861:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 862:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 863:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 864:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 865:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 866:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 867:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 868:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 869:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 870:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 871:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 872:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 873:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 874:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 875:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 876:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 877:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 878:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 879:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 880:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 881:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 882:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Write output data register for the port.
 883:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
 884:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 885:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  PortValue Level value for each pin of the port
 886:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 887:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 888:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
 889:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 890:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, PortValue);
 891:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 892:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 893:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 894:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Return full output data register value for a dedicated port.
 895:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
 896:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 897:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval Output data register value of port
 898:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 899:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
 900:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 901:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->ODR));
 902:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 903:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 904:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 905:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 906:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
 907:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 908:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 909:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 910:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 911:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 912:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 913:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 914:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 915:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 916:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 917:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 918:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 919:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 920:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 921:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 922:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 923:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 924:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 925:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 926:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 927:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 928:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 929:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 930:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL);
 931:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 932:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 933:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 934:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Set several pins to high level on dedicated gpio port.
 935:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
 936:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 937:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 938:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 939:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 940:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 941:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 942:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 943:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 944:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 945:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 946:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 947:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 948:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 949:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 950:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 951:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 952:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 953:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 954:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 955:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 956:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 957:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 958:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 959:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, PinMask);
 960:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 961:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 962:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 963:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Set several pins to low level on dedicated gpio port.
 964:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll BRR          BRy           LL_GPIO_ResetOutputPin
 965:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 966:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 967:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 968:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 969:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 970:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 971:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 972:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 973:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 974:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 975:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 976:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 977:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 978:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 979:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 980:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 981:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 982:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 983:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 984:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 985:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 986:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 987:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 988:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BRR, PinMask);
 230              		.loc 3 988 0 is_stmt 1
 231 0012 9A62     		str	r2, [r3, #40]
 232              	.LVL18:
 233              	.L13:
 234              	.LBE23:
 235              	.LBE22:
 110:../system/src/drivers/l4/serial_stm32l4x.c **** 		LL_GPIO_ResetOutputPin(ctx->te_port, ctx->te_pin);
 111:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 112:../system/src/drivers/l4/serial_stm32l4x.c **** 
 113:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_state = SRL_RX_NOT_CONFIG;
 236              		.loc 1 113 0
 237 0014 0023     		movs	r3, #0
 238 0016 84F84430 		strb	r3, [r4, #68]
 114:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_tx_state = SRL_TX_NOT_CONFIG;
 239              		.loc 1 114 0
 240 001a 84F84530 		strb	r3, [r4, #69]
 115:../system/src/drivers/l4/serial_stm32l4x.c **** }
 241              		.loc 1 115 0
 242 001e 10BD     		pop	{r4, pc}
 243              		.cfi_endproc
 244              	.LFE383:
 246              		.section	.text.srl_keep_timeout,"ax",%progbits
 247              		.align	1
 248              		.global	srl_keep_timeout
 249              		.syntax unified
 250              		.thumb
 251              		.thumb_func
 252              		.fpu fpv4-sp-d16
 254              	srl_keep_timeout:
 255              	.LFB384:
 116:../system/src/drivers/l4/serial_stm32l4x.c **** 
 117:../system/src/drivers/l4/serial_stm32l4x.c **** // this function shall be called in 10ms periods by some timer to check the timeout
 118:../system/src/drivers/l4/serial_stm32l4x.c **** // during receive. This method works differently depends on what receive mode was initiaded
 119:../system/src/drivers/l4/serial_stm32l4x.c **** //
 120:../system/src/drivers/l4/serial_stm32l4x.c **** // if start & stop characters are in use the timeout will be calculted from the time when
 121:../system/src/drivers/l4/serial_stm32l4x.c **** // start character was received and operation mode has been switched from SRL_WAITING_TO_RX
 122:../system/src/drivers/l4/serial_stm32l4x.c **** // to SRL_RXING
 123:../system/src/drivers/l4/serial_stm32l4x.c **** //
 124:../system/src/drivers/l4/serial_stm32l4x.c **** // if no start & stop character is used by software timeout is calculated from the time when
 125:../system/src/drivers/l4/serial_stm32l4x.c **** // first character was received after calling srl_receive_data
 126:../system/src/drivers/l4/serial_stm32l4x.c **** void srl_keep_timeout(srl_context_t *ctx) {
 256              		.loc 1 126 0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260              		@ link register save eliminated.
 261              	.LVL19:
 127:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (ctx->srl_rx_state != SRL_RX_NOT_CONFIG && ctx->srl_rx_timeout_enable == 1) {
 262              		.loc 1 127 0
 263 0000 90F84430 		ldrb	r3, [r0, #68]	@ zero_extendqisi2
 264 0004 1BB1     		cbz	r3, .L16
 265              		.loc 1 127 0 is_stmt 0 discriminator 1
 266 0006 90F82D30 		ldrb	r3, [r0, #45]	@ zero_extendqisi2
 267 000a 012B     		cmp	r3, #1
 268 000c 06D0     		beq	.L18
 269              	.L16:
 128:../system/src/drivers/l4/serial_stm32l4x.c **** 
 129:../system/src/drivers/l4/serial_stm32l4x.c **** 		// checking if flag to check a timeout is raised
 130:../system/src/drivers/l4/serial_stm32l4x.c **** 		if (ctx->srl_rx_timeout_calc_started == 1) {
 131:../system/src/drivers/l4/serial_stm32l4x.c **** 
 132:../system/src/drivers/l4/serial_stm32l4x.c **** 			// check if timeout expired
 133:../system/src/drivers/l4/serial_stm32l4x.c **** 			if (master_time - ctx->srl_rx_start_time > ctx->srl_rx_timeout_trigger_value_in_msec) {
 134:../system/src/drivers/l4/serial_stm32l4x.c **** 				// disable the receiving part of UART, disable interrupt and switch to an error state
 135:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_RE);
 136:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_RXNEIE);
 137:../system/src/drivers/l4/serial_stm32l4x.c **** 
 138:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->srl_rx_state = SRL_RX_ERROR;
 139:../system/src/drivers/l4/serial_stm32l4x.c **** 
 140:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->srl_rx_error_reason = SRL_ERR_TIMEOUT_RECEIVING;
 141:../system/src/drivers/l4/serial_stm32l4x.c **** 			}
 142:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 143:../system/src/drivers/l4/serial_stm32l4x.c **** 
 144:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 145:../system/src/drivers/l4/serial_stm32l4x.c **** 	else {
 146:../system/src/drivers/l4/serial_stm32l4x.c **** 		;
 147:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 148:../system/src/drivers/l4/serial_stm32l4x.c **** 
 149:../system/src/drivers/l4/serial_stm32l4x.c **** 	if ((ctx->srl_rx_state == SRL_WAITING_TO_RX || ctx->srl_rx_state == SRL_RXING ) && ctx->srl_rx_tim
 270              		.loc 1 149 0 is_stmt 1
 271 000e 90F84430 		ldrb	r3, [r0, #68]	@ zero_extendqisi2
 272 0012 023B     		subs	r3, r3, #2
 273 0014 DBB2     		uxtb	r3, r3
 274 0016 012B     		cmp	r3, #1
 275 0018 1CD9     		bls	.L19
 276              	.L15:
 150:../system/src/drivers/l4/serial_stm32l4x.c **** 		if (master_time - ctx->srl_rx_waiting_start_time > ctx->srl_rx_timeout_trigger_value_in_msec) {
 151:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_RE);
 152:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_RXNEIE);
 153:../system/src/drivers/l4/serial_stm32l4x.c **** 
 154:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_rx_state = SRL_RX_ERROR;
 155:../system/src/drivers/l4/serial_stm32l4x.c **** 
 156:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_rx_error_reason = SRL_ERR_TIMEOUT_WAITING;
 157:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 158:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 159:../system/src/drivers/l4/serial_stm32l4x.c **** }
 277              		.loc 1 159 0
 278 001a 7047     		bx	lr
 279              	.L18:
 130:../system/src/drivers/l4/serial_stm32l4x.c **** 
 280              		.loc 1 130 0
 281 001c 90F82F30 		ldrb	r3, [r0, #47]	@ zero_extendqisi2
 282 0020 012B     		cmp	r3, #1
 283 0022 F4D1     		bne	.L16
 133:../system/src/drivers/l4/serial_stm32l4x.c **** 				// disable the receiving part of UART, disable interrupt and switch to an error state
 284              		.loc 1 133 0
 285 0024 826B     		ldr	r2, [r0, #56]
 286 0026 194B     		ldr	r3, .L20
 287 0028 1B68     		ldr	r3, [r3]
 288 002a 9B1A     		subs	r3, r3, r2
 289 002c 426B     		ldr	r2, [r0, #52]
 290 002e 9342     		cmp	r3, r2
 291 0030 EDD9     		bls	.L16
 135:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_RXNEIE);
 292              		.loc 1 135 0
 293 0032 0268     		ldr	r2, [r0]
 294 0034 1368     		ldr	r3, [r2]
 295 0036 23F00403 		bic	r3, r3, #4
 296 003a 1360     		str	r3, [r2]
 136:../system/src/drivers/l4/serial_stm32l4x.c **** 
 297              		.loc 1 136 0
 298 003c 0268     		ldr	r2, [r0]
 299 003e 1368     		ldr	r3, [r2]
 300 0040 23F02003 		bic	r3, r3, #32
 301 0044 1360     		str	r3, [r2]
 138:../system/src/drivers/l4/serial_stm32l4x.c **** 
 302              		.loc 1 138 0
 303 0046 0523     		movs	r3, #5
 304 0048 80F84430 		strb	r3, [r0, #68]
 140:../system/src/drivers/l4/serial_stm32l4x.c **** 			}
 305              		.loc 1 140 0
 306 004c 0223     		movs	r3, #2
 307 004e 80F84630 		strb	r3, [r0, #70]
 308 0052 DCE7     		b	.L16
 309              	.L19:
 149:../system/src/drivers/l4/serial_stm32l4x.c **** 		if (master_time - ctx->srl_rx_waiting_start_time > ctx->srl_rx_timeout_trigger_value_in_msec) {
 310              		.loc 1 149 0 discriminator 1
 311 0054 90F82E30 		ldrb	r3, [r0, #46]	@ zero_extendqisi2
 312 0058 012B     		cmp	r3, #1
 313 005a DED1     		bne	.L15
 150:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_RE);
 314              		.loc 1 150 0
 315 005c C26B     		ldr	r2, [r0, #60]
 316 005e 0B4B     		ldr	r3, .L20
 317 0060 1B68     		ldr	r3, [r3]
 318 0062 9B1A     		subs	r3, r3, r2
 319 0064 426B     		ldr	r2, [r0, #52]
 320 0066 9342     		cmp	r3, r2
 321 0068 D7D9     		bls	.L15
 151:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_RXNEIE);
 322              		.loc 1 151 0
 323 006a 0268     		ldr	r2, [r0]
 324 006c 1368     		ldr	r3, [r2]
 325 006e 23F00403 		bic	r3, r3, #4
 326 0072 1360     		str	r3, [r2]
 152:../system/src/drivers/l4/serial_stm32l4x.c **** 
 327              		.loc 1 152 0
 328 0074 0268     		ldr	r2, [r0]
 329 0076 1368     		ldr	r3, [r2]
 330 0078 23F02003 		bic	r3, r3, #32
 331 007c 1360     		str	r3, [r2]
 154:../system/src/drivers/l4/serial_stm32l4x.c **** 
 332              		.loc 1 154 0
 333 007e 0523     		movs	r3, #5
 334 0080 80F84430 		strb	r3, [r0, #68]
 156:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 335              		.loc 1 156 0
 336 0084 0123     		movs	r3, #1
 337 0086 80F84630 		strb	r3, [r0, #70]
 338              		.loc 1 159 0
 339 008a C6E7     		b	.L15
 340              	.L21:
 341              		.align	2
 342              	.L20:
 343 008c 00000000 		.word	master_time
 344              		.cfi_endproc
 345              	.LFE384:
 347              		.section	.text.srl_send_data,"ax",%progbits
 348              		.align	1
 349              		.global	srl_send_data
 350              		.syntax unified
 351              		.thumb
 352              		.thumb_func
 353              		.fpu fpv4-sp-d16
 355              	srl_send_data:
 356              	.LFB385:
 160:../system/src/drivers/l4/serial_stm32l4x.c **** 
 161:../system/src/drivers/l4/serial_stm32l4x.c **** uint8_t srl_send_data(srl_context_t *ctx, uint8_t* data, uint8_t mode, uint16_t leng, uint8_t inter
 357              		.loc 1 161 0
 358              		.cfi_startproc
 359              		@ args = 4, pretend = 0, frame = 0
 360              		@ frame_needed = 0, uses_anonymous_args = 0
 361              	.LVL20:
 362 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 363              		.cfi_def_cfa_offset 24
 364              		.cfi_offset 4, -24
 365              		.cfi_offset 5, -20
 366              		.cfi_offset 6, -16
 367              		.cfi_offset 7, -12
 368              		.cfi_offset 8, -8
 369              		.cfi_offset 14, -4
 370 0004 9DF81870 		ldrb	r7, [sp, #24]	@ zero_extendqisi2
 162:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (ctx->srl_tx_state == SRL_TXING)
 371              		.loc 1 162 0
 372 0008 90F84540 		ldrb	r4, [r0, #69]	@ zero_extendqisi2
 373 000c 032C     		cmp	r4, #3
 374 000e 53D0     		beq	.L32
 375 0010 1E46     		mov	r6, r3
 376 0012 9046     		mov	r8, r2
 377 0014 0D46     		mov	r5, r1
 378 0016 0446     		mov	r4, r0
 163:../system/src/drivers/l4/serial_stm32l4x.c **** 		return SRL_BUSY;
 164:../system/src/drivers/l4/serial_stm32l4x.c **** 
 165:../system/src/drivers/l4/serial_stm32l4x.c **** 	/* Wesja z dnia 04.09.2013
 166:../system/src/drivers/l4/serial_stm32l4x.c **** 	
 167:../system/src/drivers/l4/serial_stm32l4x.c **** 		char* data - wskaznik na tablice z danymi do przeslania
 168:../system/src/drivers/l4/serial_stm32l4x.c **** 		char mode - tryb pracy ktory okresla czy ma wysylac okreslona liczbe znakow
 169:../system/src/drivers/l4/serial_stm32l4x.c **** 					czy wysylac wszystko do napotkania 0x00
 170:../system/src/drivers/l4/serial_stm32l4x.c **** 		short leng - ilosc znakow do wyslania istotna tylko gdy mode = 1
 171:../system/src/drivers/l4/serial_stm32l4x.c **** 		internal_external - ustawienie 0 spowoduje skopiowanie do wewnentrznego bufora i wysylanie z nieg
 172:../system/src/drivers/l4/serial_stm32l4x.c **** 		jedynka spowoduje wysylanie bezposrednio z wewnetrznego
 173:../system/src/drivers/l4/serial_stm32l4x.c **** 		 */
 174:../system/src/drivers/l4/serial_stm32l4x.c **** 	int i;
 175:../system/src/drivers/l4/serial_stm32l4x.c **** 
 176:../system/src/drivers/l4/serial_stm32l4x.c **** 	// the bytes counter needs to be set to 1 as the first byte is sent in this function
 177:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_tx_bytes_counter = 1;
 379              		.loc 1 177 0
 380 0018 0123     		movs	r3, #1
 381              	.LVL21:
 382 001a 4384     		strh	r3, [r0, #34]	@ movhi
 178:../system/src/drivers/l4/serial_stm32l4x.c **** 
 179:../system/src/drivers/l4/serial_stm32l4x.c **** 	// if an user want to send data using internal buffer
 180:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (internal_external == 0) {
 383              		.loc 1 180 0
 384 001c 4FBB     		cbnz	r7, .L24
 181:../system/src/drivers/l4/serial_stm32l4x.c **** 
 182:../system/src/drivers/l4/serial_stm32l4x.c **** 		// if data at the input is too long to fit in the buffer
 183:../system/src/drivers/l4/serial_stm32l4x.c **** 		if (leng >= ctx->srl_rx_buf_ln)
 385              		.loc 1 183 0
 386 001e 838B     		ldrh	r3, [r0, #28]
 387 0020 B342     		cmp	r3, r6
 388 0022 01D8     		bhi	.L39
 184:../system/src/drivers/l4/serial_stm32l4x.c **** 			return SRL_DATA_TOO_LONG;
 389              		.loc 1 184 0
 390 0024 0120     		movs	r0, #1
 391              	.LVL22:
 392 0026 45E0     		b	.L23
 393              	.LVL23:
 394              	.L39:
 185:../system/src/drivers/l4/serial_stm32l4x.c **** 
 186:../system/src/drivers/l4/serial_stm32l4x.c **** 		// setting a pointer to transmit buffer to the internal buffer inside the driver
 187:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_tx_buf_pointer = srl_usart1_tx_buffer;
 395              		.loc 1 187 0
 396 0028 2548     		ldr	r0, .L40
 397              	.LVL24:
 398 002a 6061     		str	r0, [r4, #20]
 188:../system/src/drivers/l4/serial_stm32l4x.c **** 
 189:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_tx_buf_ln = TX_BUFFER_1_LN;
 399              		.loc 1 189 0
 400 002c 4FF40072 		mov	r2, #512
 401              	.LVL25:
 402 0030 E283     		strh	r2, [r4, #30]	@ movhi
 190:../system/src/drivers/l4/serial_stm32l4x.c **** 
 191:../system/src/drivers/l4/serial_stm32l4x.c **** 		// cleaning the buffer from previous content
 192:../system/src/drivers/l4/serial_stm32l4x.c **** 		memset(ctx->srl_tx_buf_pointer, 0x00, TX_BUFFER_1_LN);
 403              		.loc 1 192 0
 404 0032 0021     		movs	r1, #0
 405              	.LVL26:
 406 0034 FFF7FEFF 		bl	memset
 407              	.LVL27:
 193:../system/src/drivers/l4/serial_stm32l4x.c **** 
 194:../system/src/drivers/l4/serial_stm32l4x.c **** 		// copying the data from provided pointer to internal buffer
 195:../system/src/drivers/l4/serial_stm32l4x.c **** 		if (mode == 0) {
 408              		.loc 1 195 0
 409 0038 B8F1000F 		cmp	r8, #0
 410 003c 0FD0     		beq	.L34
 196:../system/src/drivers/l4/serial_stm32l4x.c **** 			// copying everything till the 0x00 is spoted or till the buffer border is reached
 197:../system/src/drivers/l4/serial_stm32l4x.c **** 			for (i = 0; (i < TX_BUFFER_1_LN && *(data+i) != '\0'); i++)
 198:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->srl_tx_buf_pointer[i]=data[i];
 199:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_tx_bytes_req = i;
 200:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 201:../system/src/drivers/l4/serial_stm32l4x.c **** 		else if (mode == 1) {
 411              		.loc 1 201 0
 412 003e B8F1010F 		cmp	r8, #1
 413 0042 1BD1     		bne	.L29
 202:../system/src/drivers/l4/serial_stm32l4x.c **** 			// we don't need to check against buffer size because this was confirmed already
 203:../system/src/drivers/l4/serial_stm32l4x.c **** 			for (i = 0; i<=leng ; i++)
 414              		.loc 1 203 0
 415 0044 0023     		movs	r3, #0
 416 0046 10E0     		b	.L30
 417              	.LVL28:
 418              	.L28:
 198:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_tx_bytes_req = i;
 419              		.loc 1 198 0 discriminator 4
 420 0048 6169     		ldr	r1, [r4, #20]
 421 004a CA54     		strb	r2, [r1, r3]
 197:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->srl_tx_buf_pointer[i]=data[i];
 422              		.loc 1 197 0 discriminator 4
 423 004c 0133     		adds	r3, r3, #1
 424              	.LVL29:
 425              	.L25:
 197:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->srl_tx_buf_pointer[i]=data[i];
 426              		.loc 1 197 0 is_stmt 0 discriminator 1
 427 004e B3F5007F 		cmp	r3, #512
 428 0052 02DA     		bge	.L27
 197:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->srl_tx_buf_pointer[i]=data[i];
 429              		.loc 1 197 0 discriminator 3
 430 0054 EA5C     		ldrb	r2, [r5, r3]	@ zero_extendqisi2
 431 0056 002A     		cmp	r2, #0
 432 0058 F6D1     		bne	.L28
 433              	.L27:
 199:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 434              		.loc 1 199 0 is_stmt 1
 435 005a E384     		strh	r3, [r4, #38]	@ movhi
 436 005c 0EE0     		b	.L29
 437              	.LVL30:
 438              	.L34:
 197:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->srl_tx_buf_pointer[i]=data[i];
 439              		.loc 1 197 0
 440 005e 0023     		movs	r3, #0
 441 0060 F5E7     		b	.L25
 442              	.LVL31:
 443              	.L31:
 204:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->srl_tx_buf_pointer[i]=data[i];
 444              		.loc 1 204 0 discriminator 3
 445 0062 6269     		ldr	r2, [r4, #20]
 446 0064 E95C     		ldrb	r1, [r5, r3]	@ zero_extendqisi2
 447 0066 D154     		strb	r1, [r2, r3]
 203:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->srl_tx_buf_pointer[i]=data[i];
 448              		.loc 1 203 0 discriminator 3
 449 0068 0133     		adds	r3, r3, #1
 450              	.LVL32:
 451              	.L30:
 203:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->srl_tx_buf_pointer[i]=data[i];
 452              		.loc 1 203 0 is_stmt 0 discriminator 1
 453 006a 9E42     		cmp	r6, r3
 454 006c F9DA     		bge	.L31
 205:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_tx_bytes_req = leng;
 455              		.loc 1 205 0 is_stmt 1
 456 006e E684     		strh	r6, [r4, #38]	@ movhi
 457 0070 04E0     		b	.L29
 458              	.LVL33:
 459              	.L24:
 206:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 207:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 208:../system/src/drivers/l4/serial_stm32l4x.c **** 	else if (internal_external == 1) {
 460              		.loc 1 208 0
 461 0072 012F     		cmp	r7, #1
 462 0074 22D1     		bne	.L36
 209:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_tx_buf_pointer = data;
 463              		.loc 1 209 0
 464 0076 6161     		str	r1, [r4, #20]
 210:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_tx_bytes_req = leng;
 465              		.loc 1 210 0
 466 0078 C684     		strh	r6, [r0, #38]	@ movhi
 211:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_tx_buf_ln = leng;
 467              		.loc 1 211 0
 468 007a C683     		strh	r6, [r0, #30]	@ movhi
 469              	.LVL34:
 470              	.L29:
 212:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 213:../system/src/drivers/l4/serial_stm32l4x.c **** 	else return SRL_WRONG_BUFFER_PARAM;
 214:../system/src/drivers/l4/serial_stm32l4x.c **** 
 215:../system/src/drivers/l4/serial_stm32l4x.c **** 	// enabling transmitter
 216:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->port->CR1 |= USART_CR1_TE;
 471              		.loc 1 216 0
 472 007c 2268     		ldr	r2, [r4]
 473 007e 1368     		ldr	r3, [r2]
 474 0080 43F00803 		orr	r3, r3, #8
 475 0084 1360     		str	r3, [r2]
 217:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->port->ISR &= (0xFFFFFFFF ^ USART_ISR_TC);
 476              		.loc 1 217 0
 477 0086 2268     		ldr	r2, [r4]
 478 0088 D369     		ldr	r3, [r2, #28]
 479 008a 23F04003 		bic	r3, r3, #64
 480 008e D361     		str	r3, [r2, #28]
 218:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->port->TDR = ctx->srl_tx_buf_pointer[0];
 481              		.loc 1 218 0
 482 0090 6269     		ldr	r2, [r4, #20]
 483 0092 2368     		ldr	r3, [r4]
 484 0094 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 485 0096 1A85     		strh	r2, [r3, #40]	@ movhi
 219:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_tx_state = SRL_TXING;
 486              		.loc 1 219 0
 487 0098 0323     		movs	r3, #3
 488 009a 84F84530 		strb	r3, [r4, #69]
 220:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->port->CR1 |= USART_CR1_TXEIE;				// przerwanie zgaszane kiedy rejsetr DR jest pusty
 489              		.loc 1 220 0
 490 009e 2268     		ldr	r2, [r4]
 491 00a0 1368     		ldr	r3, [r2]
 492 00a2 43F08003 		orr	r3, r3, #128
 493 00a6 1360     		str	r3, [r2]
 221:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->port->CR1 |= USART_CR1_TCIE;				// przerwanie zgaszane po transmisji bajtu
 494              		.loc 1 221 0
 495 00a8 2268     		ldr	r2, [r4]
 496 00aa 1368     		ldr	r3, [r2]
 497 00ac 43F04003 		orr	r3, r3, #64
 498 00b0 1360     		str	r3, [r2]
 222:../system/src/drivers/l4/serial_stm32l4x.c **** 												// jeeli rejestr DR jest nadal pusty
 223:../system/src/drivers/l4/serial_stm32l4x.c **** 	return SRL_OK;
 499              		.loc 1 223 0
 500 00b2 0020     		movs	r0, #0
 501              	.LVL35:
 502              	.L23:
 224:../system/src/drivers/l4/serial_stm32l4x.c **** 
 225:../system/src/drivers/l4/serial_stm32l4x.c **** }
 503              		.loc 1 225 0
 504 00b4 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 505              	.LVL36:
 506              	.L32:
 163:../system/src/drivers/l4/serial_stm32l4x.c **** 
 507              		.loc 1 163 0
 508 00b8 0220     		movs	r0, #2
 509              	.LVL37:
 510 00ba FBE7     		b	.L23
 511              	.LVL38:
 512              	.L36:
 213:../system/src/drivers/l4/serial_stm32l4x.c **** 
 513              		.loc 1 213 0
 514 00bc 0320     		movs	r0, #3
 515              	.LVL39:
 516 00be F9E7     		b	.L23
 517              	.L41:
 518              		.align	2
 519              	.L40:
 520 00c0 00000000 		.word	.LANCHOR0
 521              		.cfi_endproc
 522              	.LFE385:
 524              		.section	.text.srl_start_tx,"ax",%progbits
 525              		.align	1
 526              		.global	srl_start_tx
 527              		.syntax unified
 528              		.thumb
 529              		.thumb_func
 530              		.fpu fpv4-sp-d16
 532              	srl_start_tx:
 533              	.LFB386:
 226:../system/src/drivers/l4/serial_stm32l4x.c **** 
 227:../system/src/drivers/l4/serial_stm32l4x.c **** /**
 228:../system/src/drivers/l4/serial_stm32l4x.c ****  * This function assumes than
 229:../system/src/drivers/l4/serial_stm32l4x.c ****  */
 230:../system/src/drivers/l4/serial_stm32l4x.c **** uint8_t srl_start_tx(srl_context_t *ctx, short leng) {
 534              		.loc 1 230 0
 535              		.cfi_startproc
 536              		@ args = 0, pretend = 0, frame = 0
 537              		@ frame_needed = 0, uses_anonymous_args = 0
 538              		@ link register save eliminated.
 539              	.LVL40:
 231:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (ctx->srl_tx_state == SRL_TXING)
 540              		.loc 1 231 0
 541 0000 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 542 0004 032B     		cmp	r3, #3
 543 0006 2ED0     		beq	.L45
 232:../system/src/drivers/l4/serial_stm32l4x.c **** 		return SRL_BUSY;
 233:../system/src/drivers/l4/serial_stm32l4x.c **** 
 234:../system/src/drivers/l4/serial_stm32l4x.c **** 	// if data at the input is too long to fit in the buffer
 235:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (leng >= ctx->srl_rx_buf_ln)
 544              		.loc 1 235 0
 545 0008 838B     		ldrh	r3, [r0, #28]
 546 000a 9942     		cmp	r1, r3
 547 000c 2DDA     		bge	.L46
 236:../system/src/drivers/l4/serial_stm32l4x.c **** 		return SRL_DATA_TOO_LONG;
 237:../system/src/drivers/l4/serial_stm32l4x.c **** 
 238:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_tx_bytes_req = leng;
 548              		.loc 1 238 0
 549 000e C184     		strh	r1, [r0, #38]	@ movhi
 239:../system/src/drivers/l4/serial_stm32l4x.c **** 
 240:../system/src/drivers/l4/serial_stm32l4x.c **** 	// setting a pointer to transmit buffer to the internal buffer inside the driver
 241:../system/src/drivers/l4/serial_stm32l4x.c **** 	//ctx->srl_tx_buf_pointer = srl_usart1_tx_buffer;
 242:../system/src/drivers/l4/serial_stm32l4x.c **** 
 243:../system/src/drivers/l4/serial_stm32l4x.c **** //	if (ctx->te_port != 0)
 244:../system/src/drivers/l4/serial_stm32l4x.c **** //		GPIO_SetBits(ctx->te_port, ctx->te_pin);
 245:../system/src/drivers/l4/serial_stm32l4x.c **** 
 246:../system/src/drivers/l4/serial_stm32l4x.c **** 	// check if delay should be applied to transmission
 247:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (ctx->srl_tx_start_time == 0xFFFFFFFFu) {
 550              		.loc 1 247 0
 551 0010 036C     		ldr	r3, [r0, #64]
 552 0012 B3F1FF3F 		cmp	r3, #-1
 553 0016 07D0     		beq	.L47
 248:../system/src/drivers/l4/serial_stm32l4x.c **** 		// 0xFFFFFFFF is a magic number which disables the pre-tx delay
 249:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->port->CR1 |= USART_CR1_TE;
 250:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->port->ISR &= (0xFFFFFFFF ^ USART_ISR_TC);
 251:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->port->TDR = ctx->srl_tx_buf_pointer[0];
 252:../system/src/drivers/l4/serial_stm32l4x.c **** 
 253:../system/src/drivers/l4/serial_stm32l4x.c **** 		// the bytes counter needs to be set to 1 as the first byte is sent in this function
 254:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_tx_bytes_counter = 1;
 255:../system/src/drivers/l4/serial_stm32l4x.c **** 
 256:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_tx_state = SRL_TXING;
 257:../system/src/drivers/l4/serial_stm32l4x.c **** 
 258:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->port->CR1 |= USART_CR1_TXEIE;
 259:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->port->CR1 |= USART_CR1_TCIE;
 260:../system/src/drivers/l4/serial_stm32l4x.c **** 
 261:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 262:../system/src/drivers/l4/serial_stm32l4x.c **** 	else {
 263:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_tx_state = SRL_TX_WAITING;
 554              		.loc 1 263 0
 555 0018 0223     		movs	r3, #2
 556 001a 80F84530 		strb	r3, [r0, #69]
 557              	.LBB24:
 558              	.LBB25:
 559              		.file 4 "../include/main.h"
   1:../include/main.h **** #ifndef MAIN_H_
   2:../include/main.h **** #define MAIN_H_
   3:../include/main.h **** 
   4:../include/main.h **** #include "aprs/ax25.h"
   5:../include/main.h **** #include "drivers/serial.h"
   6:../include/main.h **** #include "config_data.h"
   7:../include/main.h **** 
   8:../include/main.h **** #define SW_VER "EA00"
   9:../include/main.h **** #define SW_DATE "30062021"
  10:../include/main.h **** 
  11:../include/main.h **** #define SYSTICK_TICKS_PER_SECONDS 100
  12:../include/main.h **** #define SYSTICK_TICKS_PERIOD 10
  13:../include/main.h **** 
  14:../include/main.h **** //#define INTERNAL_WATCHDOG
  15:../include/main.h **** #define EXTERNAL_WATCHDOG
  16:../include/main.h **** 
  17:../include/main.h **** #define PWR_SWITCH_BOTH
  18:../include/main.h **** 
  19:../include/main.h **** #define OWN_APRS_MSG_LN 	160
  20:../include/main.h **** 
  21:../include/main.h **** extern uint32_t master_time;
  22:../include/main.h **** 
  23:../include/main.h **** extern const config_data_mode_t * main_config_data_mode;
  24:../include/main.h **** extern const config_data_basic_t * main_config_data_basic;
  25:../include/main.h **** extern const config_data_wx_sources_t * main_config_data_wx_sources;
  26:../include/main.h **** extern const config_data_umb_t * main_config_data_umb;
  27:../include/main.h **** extern const config_data_rtu_t * main_config_data_rtu;
  28:../include/main.h **** 
  29:../include/main.h **** extern int32_t main_wx_sensors_pool_timer;
  30:../include/main.h **** extern int32_t main_one_minute_pool_timer;
  31:../include/main.h **** extern int32_t main_one_second_pool_timer;
  32:../include/main.h **** extern int32_t main_two_second_pool_timer;
  33:../include/main.h **** extern int32_t main_ten_second_pool_timer;
  34:../include/main.h **** 
  35:../include/main.h **** extern AX25Ctx main_ax25;
  36:../include/main.h **** extern Afsk main_afsk;
  37:../include/main.h **** 
  38:../include/main.h **** extern AX25Call main_own_path[3];
  39:../include/main.h **** extern uint8_t main_own_path_ln;
  40:../include/main.h **** extern uint8_t main_own_aprs_msg_len;
  41:../include/main.h **** extern char main_own_aprs_msg[OWN_APRS_MSG_LN];
  42:../include/main.h **** 
  43:../include/main.h **** extern char main_string_latitude[9];
  44:../include/main.h **** extern char main_string_longitude[9];
  45:../include/main.h **** 
  46:../include/main.h **** extern char main_symbol_f;
  47:../include/main.h **** extern char main_symbol_s;
  48:../include/main.h **** 
  49:../include/main.h **** extern srl_context_t* main_kiss_srl_ctx_ptr;
  50:../include/main.h **** extern srl_context_t* main_wx_srl_ctx_ptr;
  51:../include/main.h **** 
  52:../include/main.h **** extern  uint8_t main_kiss_enabled;
  53:../include/main.h **** 
  54:../include/main.h **** extern char after_tx_lock;
  55:../include/main.h **** 
  56:../include/main.h **** extern unsigned short rx10m, tx10m, digi10m, digidrop10m, kiss10m;
  57:../include/main.h **** 
  58:../include/main.h **** uint16_t main_get_adc_sample(void);
  59:../include/main.h **** 
  60:../include/main.h **** void main_service_cpu_load_ticks(void);
  61:../include/main.h **** 
  62:../include/main.h **** inline uint32_t main_get_master_time(void) {
  63:../include/main.h **** 	return master_time;
 560              		.loc 4 63 0
 561 001e 144B     		ldr	r3, .L48
 562 0020 1B68     		ldr	r3, [r3]
 563              	.LBE25:
 564              	.LBE24:
 264:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_tx_start_time = main_get_master_time();
 565              		.loc 1 264 0
 566 0022 0364     		str	r3, [r0, #64]
 265:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 266:../system/src/drivers/l4/serial_stm32l4x.c **** 
 267:../system/src/drivers/l4/serial_stm32l4x.c **** 	return SRL_OK;
 567              		.loc 1 267 0
 568 0024 0020     		movs	r0, #0
 569              	.LVL41:
 570 0026 7047     		bx	lr
 571              	.LVL42:
 572              	.L47:
 249:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->port->ISR &= (0xFFFFFFFF ^ USART_ISR_TC);
 573              		.loc 1 249 0
 574 0028 0268     		ldr	r2, [r0]
 575 002a 1368     		ldr	r3, [r2]
 576 002c 43F00803 		orr	r3, r3, #8
 577 0030 1360     		str	r3, [r2]
 250:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->port->TDR = ctx->srl_tx_buf_pointer[0];
 578              		.loc 1 250 0
 579 0032 0268     		ldr	r2, [r0]
 580 0034 D369     		ldr	r3, [r2, #28]
 581 0036 23F04003 		bic	r3, r3, #64
 582 003a D361     		str	r3, [r2, #28]
 251:../system/src/drivers/l4/serial_stm32l4x.c **** 
 583              		.loc 1 251 0
 584 003c 4269     		ldr	r2, [r0, #20]
 585 003e 0368     		ldr	r3, [r0]
 586 0040 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 587 0042 1A85     		strh	r2, [r3, #40]	@ movhi
 254:../system/src/drivers/l4/serial_stm32l4x.c **** 
 588              		.loc 1 254 0
 589 0044 0123     		movs	r3, #1
 590 0046 4384     		strh	r3, [r0, #34]	@ movhi
 256:../system/src/drivers/l4/serial_stm32l4x.c **** 
 591              		.loc 1 256 0
 592 0048 0323     		movs	r3, #3
 593 004a 80F84530 		strb	r3, [r0, #69]
 258:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->port->CR1 |= USART_CR1_TCIE;
 594              		.loc 1 258 0
 595 004e 0268     		ldr	r2, [r0]
 596 0050 1368     		ldr	r3, [r2]
 597 0052 43F08003 		orr	r3, r3, #128
 598 0056 1360     		str	r3, [r2]
 259:../system/src/drivers/l4/serial_stm32l4x.c **** 
 599              		.loc 1 259 0
 600 0058 0268     		ldr	r2, [r0]
 601 005a 1368     		ldr	r3, [r2]
 602 005c 43F04003 		orr	r3, r3, #64
 603 0060 1360     		str	r3, [r2]
 604              		.loc 1 267 0
 605 0062 0020     		movs	r0, #0
 606              	.LVL43:
 607 0064 7047     		bx	lr
 608              	.LVL44:
 609              	.L45:
 232:../system/src/drivers/l4/serial_stm32l4x.c **** 
 610              		.loc 1 232 0
 611 0066 0220     		movs	r0, #2
 612              	.LVL45:
 613 0068 7047     		bx	lr
 614              	.LVL46:
 615              	.L46:
 236:../system/src/drivers/l4/serial_stm32l4x.c **** 
 616              		.loc 1 236 0
 617 006a 0120     		movs	r0, #1
 618              	.LVL47:
 268:../system/src/drivers/l4/serial_stm32l4x.c **** }
 619              		.loc 1 268 0
 620 006c 7047     		bx	lr
 621              	.L49:
 622 006e 00BF     		.align	2
 623              	.L48:
 624 0070 00000000 		.word	master_time
 625              		.cfi_endproc
 626              	.LFE386:
 628              		.section	.text.srl_wait_for_tx_completion,"ax",%progbits
 629              		.align	1
 630              		.global	srl_wait_for_tx_completion
 631              		.syntax unified
 632              		.thumb
 633              		.thumb_func
 634              		.fpu fpv4-sp-d16
 636              	srl_wait_for_tx_completion:
 637              	.LFB387:
 269:../system/src/drivers/l4/serial_stm32l4x.c **** 
 270:../system/src/drivers/l4/serial_stm32l4x.c **** void srl_wait_for_tx_completion(srl_context_t *ctx) {
 638              		.loc 1 270 0
 639              		.cfi_startproc
 640              		@ args = 0, pretend = 0, frame = 0
 641              		@ frame_needed = 0, uses_anonymous_args = 0
 642              		@ link register save eliminated.
 643              	.LVL48:
 644              	.L52:
 271:../system/src/drivers/l4/serial_stm32l4x.c **** 	  while(ctx->srl_tx_state != SRL_TX_IDLE && ctx->srl_tx_state != SRL_TX_ERROR);
 645              		.loc 1 271 0 discriminator 2
 646 0000 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 647 0004 012B     		cmp	r3, #1
 648 0006 01D0     		beq	.L50
 649              		.loc 1 271 0 is_stmt 0 discriminator 1
 650 0008 042B     		cmp	r3, #4
 651 000a F9D1     		bne	.L52
 652              	.L50:
 272:../system/src/drivers/l4/serial_stm32l4x.c **** }
 653              		.loc 1 272 0 is_stmt 1
 654 000c 7047     		bx	lr
 655              		.cfi_endproc
 656              	.LFE387:
 658              		.section	.text.srl_wait_for_rx_completion_or_timeout,"ax",%progbits
 659              		.align	1
 660              		.global	srl_wait_for_rx_completion_or_timeout
 661              		.syntax unified
 662              		.thumb
 663              		.thumb_func
 664              		.fpu fpv4-sp-d16
 666              	srl_wait_for_rx_completion_or_timeout:
 667              	.LFB388:
 273:../system/src/drivers/l4/serial_stm32l4x.c **** 
 274:../system/src/drivers/l4/serial_stm32l4x.c **** uint8_t srl_wait_for_rx_completion_or_timeout(srl_context_t *ctx, uint8_t* output) {
 668              		.loc 1 274 0
 669              		.cfi_startproc
 670              		@ args = 0, pretend = 0, frame = 0
 671              		@ frame_needed = 0, uses_anonymous_args = 0
 672              		@ link register save eliminated.
 673              	.LVL49:
 275:../system/src/drivers/l4/serial_stm32l4x.c **** 
 276:../system/src/drivers/l4/serial_stm32l4x.c **** 	*output = SRL_UNINITIALIZED;
 674              		.loc 1 276 0
 675 0000 7F23     		movs	r3, #127
 676 0002 0B70     		strb	r3, [r1]
 677              	.L54:
 277:../system/src/drivers/l4/serial_stm32l4x.c **** 
 278:../system/src/drivers/l4/serial_stm32l4x.c **** 	// block the execution until the
 279:../system/src/drivers/l4/serial_stm32l4x.c **** 	while(ctx->srl_rx_state != SRL_RX_DONE && ctx->srl_rx_state != SRL_RX_ERROR);
 678              		.loc 1 279 0 discriminator 1
 679 0004 90F84420 		ldrb	r2, [r0, #68]	@ zero_extendqisi2
 680 0008 131F     		subs	r3, r2, #4
 681 000a DBB2     		uxtb	r3, r3
 682 000c 012B     		cmp	r3, #1
 683 000e F9D8     		bhi	.L54
 280:../system/src/drivers/l4/serial_stm32l4x.c **** 
 281:../system/src/drivers/l4/serial_stm32l4x.c **** 	switch (ctx->srl_rx_state) {
 684              		.loc 1 281 0
 685 0010 042A     		cmp	r2, #4
 686 0012 03D0     		beq	.L56
 687 0014 052A     		cmp	r2, #5
 688 0016 04D0     		beq	.L57
 689              	.L55:
 282:../system/src/drivers/l4/serial_stm32l4x.c **** 		case SRL_RX_DONE: {
 283:../system/src/drivers/l4/serial_stm32l4x.c **** 			*output = SRL_OK;
 284:../system/src/drivers/l4/serial_stm32l4x.c **** 			break;
 285:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 286:../system/src/drivers/l4/serial_stm32l4x.c **** 
 287:../system/src/drivers/l4/serial_stm32l4x.c **** 		case SRL_RX_ERROR: {
 288:../system/src/drivers/l4/serial_stm32l4x.c **** 			*output = SRL_TIMEOUT;
 289:../system/src/drivers/l4/serial_stm32l4x.c **** 			break;
 290:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 291:../system/src/drivers/l4/serial_stm32l4x.c **** 
 292:../system/src/drivers/l4/serial_stm32l4x.c **** 		default: {
 293:../system/src/drivers/l4/serial_stm32l4x.c **** 			break;
 294:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 295:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 296:../system/src/drivers/l4/serial_stm32l4x.c **** 
 297:../system/src/drivers/l4/serial_stm32l4x.c **** 	return *output;
 298:../system/src/drivers/l4/serial_stm32l4x.c **** }
 690              		.loc 1 298 0
 691 0018 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 692              	.LVL50:
 693 001a 7047     		bx	lr
 694              	.LVL51:
 695              	.L56:
 283:../system/src/drivers/l4/serial_stm32l4x.c **** 			break;
 696              		.loc 1 283 0
 697 001c 0023     		movs	r3, #0
 698 001e 0B70     		strb	r3, [r1]
 284:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 699              		.loc 1 284 0
 700 0020 FAE7     		b	.L55
 701              	.L57:
 288:../system/src/drivers/l4/serial_stm32l4x.c **** 			break;
 702              		.loc 1 288 0
 703 0022 0523     		movs	r3, #5
 704 0024 0B70     		strb	r3, [r1]
 289:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 705              		.loc 1 289 0
 706 0026 F7E7     		b	.L55
 707              		.cfi_endproc
 708              	.LFE388:
 710              		.section	.text.srl_receive_data,"ax",%progbits
 711              		.align	1
 712              		.global	srl_receive_data
 713              		.syntax unified
 714              		.thumb
 715              		.thumb_func
 716              		.fpu fpv4-sp-d16
 718              	srl_receive_data:
 719              	.LFB389:
 299:../system/src/drivers/l4/serial_stm32l4x.c **** 
 300:../system/src/drivers/l4/serial_stm32l4x.c **** uint8_t srl_receive_data(srl_context_t *ctx, int num, char start, char stop, char echo, char len_ad
 720              		.loc 1 300 0
 721              		.cfi_startproc
 722              		@ args = 12, pretend = 0, frame = 0
 723              		@ frame_needed = 0, uses_anonymous_args = 0
 724              	.LVL52:
 725 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 726              		.cfi_def_cfa_offset 32
 727              		.cfi_offset 3, -32
 728              		.cfi_offset 4, -28
 729              		.cfi_offset 5, -24
 730              		.cfi_offset 6, -20
 731              		.cfi_offset 7, -16
 732              		.cfi_offset 8, -12
 733              		.cfi_offset 9, -8
 734              		.cfi_offset 14, -4
 735 0004 9DF92470 		ldrsb	r7, [sp, #36]
 301:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (ctx->srl_rx_state == SRL_RXING)
 736              		.loc 1 301 0
 737 0008 90F84440 		ldrb	r4, [r0, #68]	@ zero_extendqisi2
 738 000c 032C     		cmp	r4, #3
 739 000e 61D0     		beq	.L69
 302:../system/src/drivers/l4/serial_stm32l4x.c **** 		return SRL_BUSY;
 303:../system/src/drivers/l4/serial_stm32l4x.c **** 
 304:../system/src/drivers/l4/serial_stm32l4x.c **** 	//trace_printf("Serial:SrlReceiveData()\r\n");
 305:../system/src/drivers/l4/serial_stm32l4x.c **** 
 306:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (num >= ctx->srl_rx_buf_ln)
 740              		.loc 1 306 0
 741 0010 868B     		ldrh	r6, [r0, #28]
 742 0012 8E42     		cmp	r6, r1
 743 0014 02DC     		bgt	.L73
 307:../system/src/drivers/l4/serial_stm32l4x.c **** 		return SRL_DATA_TOO_LONG;
 744              		.loc 1 307 0
 745 0016 0120     		movs	r0, #1
 746              	.LVL53:
 747              	.L59:
 308:../system/src/drivers/l4/serial_stm32l4x.c **** 
 309:../system/src/drivers/l4/serial_stm32l4x.c **** 	memset(ctx->srl_rx_buf_pointer, 0x00, ctx->srl_rx_buf_ln);
 310:../system/src/drivers/l4/serial_stm32l4x.c **** 
 311:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_error_reason = SRL_ERR_NONE;
 312:../system/src/drivers/l4/serial_stm32l4x.c **** 
 313:../system/src/drivers/l4/serial_stm32l4x.c **** 	// checking if user want
 314:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (start != 0x00) {
 315:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_triggered_start = 1;
 316:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_start_trigger = start;
 317:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 318:../system/src/drivers/l4/serial_stm32l4x.c **** 	else {
 319:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_triggered_start = 0;
 320:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_start_trigger = 0;
 321:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 322:../system/src/drivers/l4/serial_stm32l4x.c **** 
 323:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (stop != 0x00) {
 324:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_triggered_stop = 1;
 325:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_stop_trigger = stop;
 326:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 327:../system/src/drivers/l4/serial_stm32l4x.c **** 	else {
 328:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_triggered_stop = 0;
 329:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_stop_trigger = 0;
 330:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 331:../system/src/drivers/l4/serial_stm32l4x.c **** 
 332:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (ctx->srl_triggered_start == 1 || ctx->srl_triggered_stop == 1) {
 333:../system/src/drivers/l4/serial_stm32l4x.c **** 		if (num < 3)
 334:../system/src/drivers/l4/serial_stm32l4x.c **** 			return SRL_WRONG_PARAMS_COMBINATION;
 335:../system/src/drivers/l4/serial_stm32l4x.c **** 
 336:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_state = SRL_WAITING_TO_RX;
 337:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_waiting_start_time = master_time;
 338:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 339:../system/src/drivers/l4/serial_stm32l4x.c **** 	else {
 340:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_state = SRL_RXING;
 341:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 342:../system/src/drivers/l4/serial_stm32l4x.c **** 
 343:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_enable_echo = echo;
 344:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_bytes_counter = 0;
 345:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_bytes_req = num;
 346:../system/src/drivers/l4/serial_stm32l4x.c **** 
 347:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (len_addr != 0) {
 348:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_lenght_param_addres = len_addr;
 349:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 350:../system/src/drivers/l4/serial_stm32l4x.c **** 	else {
 351:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_lenght_param_addres = num + 1;
 352:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 353:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_lenght_param_modifier = len_modifier;
 354:../system/src/drivers/l4/serial_stm32l4x.c **** 
 355:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_timeout_calc_started = 0;
 356:../system/src/drivers/l4/serial_stm32l4x.c **** 
 357:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->port->CR1 |= USART_CR1_RE;					// uruchamianie odbiornika
 358:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->port->CR1 |= USART_CR1_RXNEIE;			// przerwanie od przepenionego bufora odbioru
 359:../system/src/drivers/l4/serial_stm32l4x.c **** // 	PORT->CR1 |= USART_CR1_IDLEIE;			// przerwanie od bezczynnoci szyny RS przy odbiorze
 360:../system/src/drivers/l4/serial_stm32l4x.c **** 												// spowodowanej zakoczeniem transmisji przez urzdzenie
 361:../system/src/drivers/l4/serial_stm32l4x.c ****  	return SRL_OK;
 362:../system/src/drivers/l4/serial_stm32l4x.c **** }
 748              		.loc 1 362 0
 749 0018 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 750              	.LVL54:
 751              	.L73:
 752 001c 9846     		mov	r8, r3
 753 001e 9146     		mov	r9, r2
 754 0020 0D46     		mov	r5, r1
 755 0022 0446     		mov	r4, r0
 309:../system/src/drivers/l4/serial_stm32l4x.c **** 
 756              		.loc 1 309 0
 757 0024 3246     		mov	r2, r6
 758              	.LVL55:
 759 0026 0021     		movs	r1, #0
 760              	.LVL56:
 761 0028 8069     		ldr	r0, [r0, #24]
 762              	.LVL57:
 763 002a FFF7FEFF 		bl	memset
 764              	.LVL58:
 311:../system/src/drivers/l4/serial_stm32l4x.c **** 
 765              		.loc 1 311 0
 766 002e 0023     		movs	r3, #0
 767 0030 84F84630 		strb	r3, [r4, #70]
 314:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_triggered_start = 1;
 768              		.loc 1 314 0
 769 0034 B9F1000F 		cmp	r9, #0
 770 0038 33D0     		beq	.L60
 315:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_start_trigger = start;
 771              		.loc 1 315 0
 772 003a 0123     		movs	r3, #1
 773 003c 84F82830 		strb	r3, [r4, #40]
 316:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 774              		.loc 1 316 0
 775 0040 84F82A90 		strb	r9, [r4, #42]
 776              	.L61:
 323:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_triggered_stop = 1;
 777              		.loc 1 323 0
 778 0044 B8F1000F 		cmp	r8, #0
 779 0048 31D0     		beq	.L62
 324:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_stop_trigger = stop;
 780              		.loc 1 324 0
 781 004a 0123     		movs	r3, #1
 782 004c 84F82930 		strb	r3, [r4, #41]
 325:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 783              		.loc 1 325 0
 784 0050 84F82B80 		strb	r8, [r4, #43]
 785              	.L63:
 332:../system/src/drivers/l4/serial_stm32l4x.c **** 		if (num < 3)
 786              		.loc 1 332 0
 787 0054 94F82830 		ldrb	r3, [r4, #40]	@ zero_extendqisi2
 788 0058 012B     		cmp	r3, #1
 789 005a 2ED0     		beq	.L64
 332:../system/src/drivers/l4/serial_stm32l4x.c **** 		if (num < 3)
 790              		.loc 1 332 0 is_stmt 0 discriminator 1
 791 005c 94F82930 		ldrb	r3, [r4, #41]	@ zero_extendqisi2
 792 0060 012B     		cmp	r3, #1
 793 0062 2AD0     		beq	.L64
 340:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 794              		.loc 1 340 0 is_stmt 1
 795 0064 0323     		movs	r3, #3
 796 0066 84F84430 		strb	r3, [r4, #68]
 797              	.L66:
 343:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_bytes_counter = 0;
 798              		.loc 1 343 0
 799 006a 9DF92030 		ldrsb	r3, [sp, #32]
 800 006e 84F84830 		strb	r3, [r4, #72]
 344:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_bytes_req = num;
 801              		.loc 1 344 0
 802 0072 0023     		movs	r3, #0
 803 0074 2384     		strh	r3, [r4, #32]	@ movhi
 345:../system/src/drivers/l4/serial_stm32l4x.c **** 
 804              		.loc 1 345 0
 805 0076 A584     		strh	r5, [r4, #36]	@ movhi
 347:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_lenght_param_addres = len_addr;
 806              		.loc 1 347 0
 807 0078 47B3     		cbz	r7, .L67
 348:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 808              		.loc 1 348 0
 809 007a 84F84970 		strb	r7, [r4, #73]
 810              	.L68:
 353:../system/src/drivers/l4/serial_stm32l4x.c **** 
 811              		.loc 1 353 0
 812 007e 9DF92830 		ldrsb	r3, [sp, #40]
 813 0082 84F84A30 		strb	r3, [r4, #74]
 355:../system/src/drivers/l4/serial_stm32l4x.c **** 
 814              		.loc 1 355 0
 815 0086 0020     		movs	r0, #0
 816 0088 84F82F00 		strb	r0, [r4, #47]
 357:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->port->CR1 |= USART_CR1_RXNEIE;			// przerwanie od przepenionego bufora odbioru
 817              		.loc 1 357 0
 818 008c 2268     		ldr	r2, [r4]
 819 008e 1368     		ldr	r3, [r2]
 820 0090 43F00403 		orr	r3, r3, #4
 821 0094 1360     		str	r3, [r2]
 358:../system/src/drivers/l4/serial_stm32l4x.c **** // 	PORT->CR1 |= USART_CR1_IDLEIE;			// przerwanie od bezczynnoci szyny RS przy odbiorze
 822              		.loc 1 358 0
 823 0096 2268     		ldr	r2, [r4]
 824 0098 1368     		ldr	r3, [r2]
 825 009a 43F02003 		orr	r3, r3, #32
 826 009e 1360     		str	r3, [r2]
 361:../system/src/drivers/l4/serial_stm32l4x.c **** }
 827              		.loc 1 361 0
 828 00a0 BAE7     		b	.L59
 829              	.L60:
 319:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_start_trigger = 0;
 830              		.loc 1 319 0
 831 00a2 0023     		movs	r3, #0
 832 00a4 84F82830 		strb	r3, [r4, #40]
 320:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 833              		.loc 1 320 0
 834 00a8 84F82A30 		strb	r3, [r4, #42]
 835 00ac CAE7     		b	.L61
 836              	.L62:
 328:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_stop_trigger = 0;
 837              		.loc 1 328 0
 838 00ae 0023     		movs	r3, #0
 839 00b0 84F82930 		strb	r3, [r4, #41]
 329:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 840              		.loc 1 329 0
 841 00b4 84F82B30 		strb	r3, [r4, #43]
 842 00b8 CCE7     		b	.L63
 843              	.L64:
 333:../system/src/drivers/l4/serial_stm32l4x.c **** 			return SRL_WRONG_PARAMS_COMBINATION;
 844              		.loc 1 333 0
 845 00ba 022D     		cmp	r5, #2
 846 00bc 0CDD     		ble	.L71
 336:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_waiting_start_time = master_time;
 847              		.loc 1 336 0
 848 00be 0223     		movs	r3, #2
 849 00c0 84F84430 		strb	r3, [r4, #68]
 337:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 850              		.loc 1 337 0
 851 00c4 054B     		ldr	r3, .L74
 852 00c6 1B68     		ldr	r3, [r3]
 853 00c8 E363     		str	r3, [r4, #60]
 854 00ca CEE7     		b	.L66
 855              	.L67:
 351:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 856              		.loc 1 351 0
 857 00cc 691C     		adds	r1, r5, #1
 858 00ce 84F84910 		strb	r1, [r4, #73]
 859 00d2 D4E7     		b	.L68
 860              	.LVL59:
 861              	.L69:
 302:../system/src/drivers/l4/serial_stm32l4x.c **** 
 862              		.loc 1 302 0
 863 00d4 0220     		movs	r0, #2
 864              	.LVL60:
 865 00d6 9FE7     		b	.L59
 866              	.LVL61:
 867              	.L71:
 334:../system/src/drivers/l4/serial_stm32l4x.c **** 
 868              		.loc 1 334 0
 869 00d8 0420     		movs	r0, #4
 870 00da 9DE7     		b	.L59
 871              	.L75:
 872              		.align	2
 873              	.L74:
 874 00dc 00000000 		.word	master_time
 875              		.cfi_endproc
 876              	.LFE389:
 878              		.section	.text.srl_receive_data_with_instant_timeout,"ax",%progbits
 879              		.align	1
 880              		.global	srl_receive_data_with_instant_timeout
 881              		.syntax unified
 882              		.thumb
 883              		.thumb_func
 884              		.fpu fpv4-sp-d16
 886              	srl_receive_data_with_instant_timeout:
 887              	.LFB390:
 363:../system/src/drivers/l4/serial_stm32l4x.c **** 
 364:../system/src/drivers/l4/serial_stm32l4x.c **** /**
 365:../system/src/drivers/l4/serial_stm32l4x.c ****  * This function start the transfer with
 366:../system/src/drivers/l4/serial_stm32l4x.c ****  */
 367:../system/src/drivers/l4/serial_stm32l4x.c **** uint8_t srl_receive_data_with_instant_timeout(srl_context_t *ctx, int num, char start, char stop, c
 888              		.loc 1 367 0
 889              		.cfi_startproc
 890              		@ args = 12, pretend = 0, frame = 0
 891              		@ frame_needed = 0, uses_anonymous_args = 0
 892              	.LVL62:
 893 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 894              		.cfi_def_cfa_offset 32
 895              		.cfi_offset 3, -32
 896              		.cfi_offset 4, -28
 897              		.cfi_offset 5, -24
 898              		.cfi_offset 6, -20
 899              		.cfi_offset 7, -16
 900              		.cfi_offset 8, -12
 901              		.cfi_offset 9, -8
 902              		.cfi_offset 14, -4
 903 0004 9DF92480 		ldrsb	r8, [sp, #36]
 368:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (ctx->srl_rx_state == SRL_RXING)
 904              		.loc 1 368 0
 905 0008 90F84440 		ldrb	r4, [r0, #68]	@ zero_extendqisi2
 906 000c 032C     		cmp	r4, #3
 907 000e 5FD0     		beq	.L87
 369:../system/src/drivers/l4/serial_stm32l4x.c **** 		return SRL_BUSY;
 370:../system/src/drivers/l4/serial_stm32l4x.c **** 
 371:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (num >= ctx->srl_rx_buf_ln)
 908              		.loc 1 371 0
 909 0010 878B     		ldrh	r7, [r0, #28]
 910 0012 8F42     		cmp	r7, r1
 911 0014 02DC     		bgt	.L91
 372:../system/src/drivers/l4/serial_stm32l4x.c **** 		return SRL_DATA_TOO_LONG;
 912              		.loc 1 372 0
 913 0016 0120     		movs	r0, #1
 914              	.LVL63:
 915              	.L77:
 373:../system/src/drivers/l4/serial_stm32l4x.c **** 
 374:../system/src/drivers/l4/serial_stm32l4x.c **** 	memset(ctx->srl_rx_buf_pointer, 0x00, ctx->srl_rx_buf_ln);
 375:../system/src/drivers/l4/serial_stm32l4x.c **** 
 376:../system/src/drivers/l4/serial_stm32l4x.c **** 	// checking if user want
 377:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (start != 0x00) {
 378:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_triggered_start = 1;
 379:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_start_trigger = start;
 380:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 381:../system/src/drivers/l4/serial_stm32l4x.c **** 	else {
 382:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_triggered_start = 0;
 383:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 384:../system/src/drivers/l4/serial_stm32l4x.c **** 
 385:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (stop != 0x00) {
 386:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_triggered_stop = 1;
 387:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_stop_trigger = stop;
 388:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 389:../system/src/drivers/l4/serial_stm32l4x.c **** 	else {
 390:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_triggered_stop = 0;
 391:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 392:../system/src/drivers/l4/serial_stm32l4x.c **** 
 393:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (ctx->srl_triggered_start == 1 || ctx->srl_triggered_stop == 1) {
 394:../system/src/drivers/l4/serial_stm32l4x.c **** 		if (num < 3)
 395:../system/src/drivers/l4/serial_stm32l4x.c **** 			return SRL_WRONG_PARAMS_COMBINATION;
 396:../system/src/drivers/l4/serial_stm32l4x.c **** 
 397:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_state = SRL_WAITING_TO_RX;
 398:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_waiting_start_time = master_time;
 399:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 400:../system/src/drivers/l4/serial_stm32l4x.c **** 	else {
 401:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_state = SRL_RXING;
 402:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 403:../system/src/drivers/l4/serial_stm32l4x.c **** 
 404:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_enable_echo = echo;
 405:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_bytes_counter = 0;
 406:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_bytes_req = num;
 407:../system/src/drivers/l4/serial_stm32l4x.c **** 
 408:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (len_addr != 0) {
 409:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_lenght_param_addres = len_addr;
 410:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 411:../system/src/drivers/l4/serial_stm32l4x.c **** 	else {
 412:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_lenght_param_addres = num + 1;
 413:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 414:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_lenght_param_modifier = len_modifier;
 415:../system/src/drivers/l4/serial_stm32l4x.c **** 
 416:../system/src/drivers/l4/serial_stm32l4x.c **** 	// set current time as receive start time
 417:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_start_time = master_time;
 418:../system/src/drivers/l4/serial_stm32l4x.c **** 
 419:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_timeout_calc_started = 1;
 420:../system/src/drivers/l4/serial_stm32l4x.c **** 
 421:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->port->CR1 |= USART_CR1_RE;					// uruchamianie odbiornika
 422:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->port->CR1 |= USART_CR1_RXNEIE;			// przerwanie od przepenionego bufora odbioru
 423:../system/src/drivers/l4/serial_stm32l4x.c **** // 	PORT->CR1 |= USART_CR1_IDLEIE;			// przerwanie od bezczynnoci szyny RS przy odbiorze
 424:../system/src/drivers/l4/serial_stm32l4x.c **** 												// spowodowanej zakoczeniem transmisji przez urzdzenie
 425:../system/src/drivers/l4/serial_stm32l4x.c ****  	return SRL_OK;
 426:../system/src/drivers/l4/serial_stm32l4x.c **** }
 916              		.loc 1 426 0
 917 0018 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 918              	.LVL64:
 919              	.L91:
 920 001c 1E46     		mov	r6, r3
 921 001e 9146     		mov	r9, r2
 922 0020 0D46     		mov	r5, r1
 923 0022 0446     		mov	r4, r0
 374:../system/src/drivers/l4/serial_stm32l4x.c **** 
 924              		.loc 1 374 0
 925 0024 3A46     		mov	r2, r7
 926              	.LVL65:
 927 0026 0021     		movs	r1, #0
 928              	.LVL66:
 929 0028 8069     		ldr	r0, [r0, #24]
 930              	.LVL67:
 931 002a FFF7FEFF 		bl	memset
 932              	.LVL68:
 377:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_triggered_start = 1;
 933              		.loc 1 377 0
 934 002e B9F1000F 		cmp	r9, #0
 935 0032 38D0     		beq	.L78
 378:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_start_trigger = start;
 936              		.loc 1 378 0
 937 0034 0123     		movs	r3, #1
 938 0036 84F82830 		strb	r3, [r4, #40]
 379:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 939              		.loc 1 379 0
 940 003a 84F82A90 		strb	r9, [r4, #42]
 941              	.L79:
 385:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_triggered_stop = 1;
 942              		.loc 1 385 0
 943 003e 002E     		cmp	r6, #0
 944 0040 35D0     		beq	.L80
 386:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_stop_trigger = stop;
 945              		.loc 1 386 0
 946 0042 0123     		movs	r3, #1
 947 0044 84F82930 		strb	r3, [r4, #41]
 387:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 948              		.loc 1 387 0
 949 0048 84F82B60 		strb	r6, [r4, #43]
 950              	.L81:
 393:../system/src/drivers/l4/serial_stm32l4x.c **** 		if (num < 3)
 951              		.loc 1 393 0
 952 004c 94F82830 		ldrb	r3, [r4, #40]	@ zero_extendqisi2
 953 0050 012B     		cmp	r3, #1
 954 0052 30D0     		beq	.L82
 393:../system/src/drivers/l4/serial_stm32l4x.c **** 		if (num < 3)
 955              		.loc 1 393 0 is_stmt 0 discriminator 1
 956 0054 94F82930 		ldrb	r3, [r4, #41]	@ zero_extendqisi2
 957 0058 012B     		cmp	r3, #1
 958 005a 2CD0     		beq	.L82
 401:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 959              		.loc 1 401 0 is_stmt 1
 960 005c 0323     		movs	r3, #3
 961 005e 84F84430 		strb	r3, [r4, #68]
 962              	.L84:
 404:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_bytes_counter = 0;
 963              		.loc 1 404 0
 964 0062 9DF92030 		ldrsb	r3, [sp, #32]
 965 0066 84F84830 		strb	r3, [r4, #72]
 405:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->srl_rx_bytes_req = num;
 966              		.loc 1 405 0
 967 006a 0023     		movs	r3, #0
 968 006c 2384     		strh	r3, [r4, #32]	@ movhi
 406:../system/src/drivers/l4/serial_stm32l4x.c **** 
 969              		.loc 1 406 0
 970 006e A584     		strh	r5, [r4, #36]	@ movhi
 408:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_lenght_param_addres = len_addr;
 971              		.loc 1 408 0
 972 0070 B8F1000F 		cmp	r8, #0
 973 0074 28D0     		beq	.L85
 409:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 974              		.loc 1 409 0
 975 0076 84F84980 		strb	r8, [r4, #73]
 976              	.L86:
 414:../system/src/drivers/l4/serial_stm32l4x.c **** 
 977              		.loc 1 414 0
 978 007a 9DF92830 		ldrsb	r3, [sp, #40]
 979 007e 84F84A30 		strb	r3, [r4, #74]
 417:../system/src/drivers/l4/serial_stm32l4x.c **** 
 980              		.loc 1 417 0
 981 0082 154B     		ldr	r3, .L92
 982 0084 1B68     		ldr	r3, [r3]
 983 0086 A363     		str	r3, [r4, #56]
 419:../system/src/drivers/l4/serial_stm32l4x.c **** 
 984              		.loc 1 419 0
 985 0088 0123     		movs	r3, #1
 986 008a 84F82F30 		strb	r3, [r4, #47]
 421:../system/src/drivers/l4/serial_stm32l4x.c **** 	ctx->port->CR1 |= USART_CR1_RXNEIE;			// przerwanie od przepenionego bufora odbioru
 987              		.loc 1 421 0
 988 008e 2268     		ldr	r2, [r4]
 989 0090 1368     		ldr	r3, [r2]
 990 0092 43F00403 		orr	r3, r3, #4
 991 0096 1360     		str	r3, [r2]
 422:../system/src/drivers/l4/serial_stm32l4x.c **** // 	PORT->CR1 |= USART_CR1_IDLEIE;			// przerwanie od bezczynnoci szyny RS przy odbiorze
 992              		.loc 1 422 0
 993 0098 2268     		ldr	r2, [r4]
 994 009a 1368     		ldr	r3, [r2]
 995 009c 43F02003 		orr	r3, r3, #32
 996 00a0 1360     		str	r3, [r2]
 425:../system/src/drivers/l4/serial_stm32l4x.c **** }
 997              		.loc 1 425 0
 998 00a2 0020     		movs	r0, #0
 999 00a4 B8E7     		b	.L77
 1000              	.L78:
 382:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 1001              		.loc 1 382 0
 1002 00a6 0023     		movs	r3, #0
 1003 00a8 84F82830 		strb	r3, [r4, #40]
 1004 00ac C7E7     		b	.L79
 1005              	.L80:
 390:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 1006              		.loc 1 390 0
 1007 00ae 0023     		movs	r3, #0
 1008 00b0 84F82930 		strb	r3, [r4, #41]
 1009 00b4 CAE7     		b	.L81
 1010              	.L82:
 394:../system/src/drivers/l4/serial_stm32l4x.c **** 			return SRL_WRONG_PARAMS_COMBINATION;
 1011              		.loc 1 394 0
 1012 00b6 022D     		cmp	r5, #2
 1013 00b8 0CDD     		ble	.L89
 397:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_waiting_start_time = master_time;
 1014              		.loc 1 397 0
 1015 00ba 0223     		movs	r3, #2
 1016 00bc 84F84430 		strb	r3, [r4, #68]
 398:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 1017              		.loc 1 398 0
 1018 00c0 054B     		ldr	r3, .L92
 1019 00c2 1B68     		ldr	r3, [r3]
 1020 00c4 E363     		str	r3, [r4, #60]
 1021 00c6 CCE7     		b	.L84
 1022              	.L85:
 412:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 1023              		.loc 1 412 0
 1024 00c8 691C     		adds	r1, r5, #1
 1025 00ca 84F84910 		strb	r1, [r4, #73]
 1026 00ce D4E7     		b	.L86
 1027              	.LVL69:
 1028              	.L87:
 369:../system/src/drivers/l4/serial_stm32l4x.c **** 
 1029              		.loc 1 369 0
 1030 00d0 0220     		movs	r0, #2
 1031              	.LVL70:
 1032 00d2 A1E7     		b	.L77
 1033              	.LVL71:
 1034              	.L89:
 395:../system/src/drivers/l4/serial_stm32l4x.c **** 
 1035              		.loc 1 395 0
 1036 00d4 0420     		movs	r0, #4
 1037 00d6 9FE7     		b	.L77
 1038              	.L93:
 1039              		.align	2
 1040              	.L92:
 1041 00d8 00000000 		.word	master_time
 1042              		.cfi_endproc
 1043              	.LFE390:
 1045              		.section	.text.srl_receive_data_with_callback,"ax",%progbits
 1046              		.align	1
 1047              		.global	srl_receive_data_with_callback
 1048              		.syntax unified
 1049              		.thumb
 1050              		.thumb_func
 1051              		.fpu fpv4-sp-d16
 1053              	srl_receive_data_with_callback:
 1054              	.LFB391:
 427:../system/src/drivers/l4/serial_stm32l4x.c **** 
 428:../system/src/drivers/l4/serial_stm32l4x.c **** uint8_t srl_receive_data_with_callback(srl_context_t *ctx, srl_rx_termination_callback_t cbk) {
 1055              		.loc 1 428 0
 1056              		.cfi_startproc
 1057              		@ args = 0, pretend = 0, frame = 0
 1058              		@ frame_needed = 0, uses_anonymous_args = 0
 1059              	.LVL72:
 429:../system/src/drivers/l4/serial_stm32l4x.c **** 	uint8_t retval = SRL_OK;
 430:../system/src/drivers/l4/serial_stm32l4x.c **** 
 431:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (ctx->srl_rx_state == SRL_RXING) {
 1060              		.loc 1 431 0
 1061 0000 90F84430 		ldrb	r3, [r0, #68]	@ zero_extendqisi2
 1062 0004 032B     		cmp	r3, #3
 1063 0006 34D0     		beq	.L96
 432:../system/src/drivers/l4/serial_stm32l4x.c **** 		retval = SRL_BUSY;
 433:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 434:../system/src/drivers/l4/serial_stm32l4x.c **** 	else {
 435:../system/src/drivers/l4/serial_stm32l4x.c **** 		// check if input pointers were set to something
 436:../system/src/drivers/l4/serial_stm32l4x.c **** 		if (cbk == NULL || ctx == NULL) {
 1064              		.loc 1 436 0
 1065 0008 0029     		cmp	r1, #0
 1066 000a 34D0     		beq	.L97
 1067              		.loc 1 436 0 is_stmt 0 discriminator 1
 1068 000c 0028     		cmp	r0, #0
 1069 000e 34D0     		beq	.L98
 428:../system/src/drivers/l4/serial_stm32l4x.c **** 	uint8_t retval = SRL_OK;
 1070              		.loc 1 428 0 is_stmt 1
 1071 0010 10B5     		push	{r4, lr}
 1072              		.cfi_def_cfa_offset 8
 1073              		.cfi_offset 4, -8
 1074              		.cfi_offset 14, -4
 1075 0012 0446     		mov	r4, r0
 437:../system/src/drivers/l4/serial_stm32l4x.c **** 			retval = SRL_WRONG_PARAMS_COMBINATION;
 438:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 439:../system/src/drivers/l4/serial_stm32l4x.c **** 		else {
 440:../system/src/drivers/l4/serial_stm32l4x.c **** 			// set the callback pointer within the context
 441:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_rx_term = cbk;
 1076              		.loc 1 441 0
 1077 0014 C164     		str	r1, [r0, #76]
 442:../system/src/drivers/l4/serial_stm32l4x.c **** 
 443:../system/src/drivers/l4/serial_stm32l4x.c **** 			// set the amount of bytes to be received as the size
 444:../system/src/drivers/l4/serial_stm32l4x.c **** 			// of the receive buffer (minus one byte for safety).
 445:../system/src/drivers/l4/serial_stm32l4x.c **** 			// it will be up to the callback function to terminate the receiving
 446:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_rx_bytes_req = ctx->srl_rx_buf_ln - 1;
 1078              		.loc 1 446 0
 1079 0016 828B     		ldrh	r2, [r0, #28]
 1080 0018 531E     		subs	r3, r2, #1
 1081 001a 8384     		strh	r3, [r0, #36]	@ movhi
 447:../system/src/drivers/l4/serial_stm32l4x.c **** 
 448:../system/src/drivers/l4/serial_stm32l4x.c **** 			// clear the rx buffer
 449:../system/src/drivers/l4/serial_stm32l4x.c **** 			memset(ctx->srl_rx_buf_pointer, 0x00, ctx->srl_rx_buf_ln);
 1082              		.loc 1 449 0
 1083 001c 0021     		movs	r1, #0
 1084              	.LVL73:
 1085 001e 8069     		ldr	r0, [r0, #24]
 1086              	.LVL74:
 1087 0020 FFF7FEFF 		bl	memset
 1088              	.LVL75:
 450:../system/src/drivers/l4/serial_stm32l4x.c **** 
 451:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_rx_bytes_counter = 0;
 1089              		.loc 1 451 0
 1090 0024 0020     		movs	r0, #0
 1091 0026 2084     		strh	r0, [r4, #32]	@ movhi
 452:../system/src/drivers/l4/serial_stm32l4x.c **** 
 453:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_rx_lenght_param_addres = ctx->srl_rx_buf_ln - 1;
 1092              		.loc 1 453 0
 1093 0028 A38B     		ldrh	r3, [r4, #28]
 1094 002a 013B     		subs	r3, r3, #1
 1095 002c 84F84930 		strb	r3, [r4, #73]
 454:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_rx_lenght_param_modifier = 0;
 1096              		.loc 1 454 0
 1097 0030 84F84A00 		strb	r0, [r4, #74]
 455:../system/src/drivers/l4/serial_stm32l4x.c **** 
 456:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_triggered_start = 0;
 1098              		.loc 1 456 0
 1099 0034 84F82800 		strb	r0, [r4, #40]
 457:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_triggered_stop = 0;
 1100              		.loc 1 457 0
 1101 0038 84F82900 		strb	r0, [r4, #41]
 458:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_enable_echo = 0;
 1102              		.loc 1 458 0
 1103 003c 84F84800 		strb	r0, [r4, #72]
 459:../system/src/drivers/l4/serial_stm32l4x.c **** 
 460:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_rx_timeout_calc_started = 0;
 1104              		.loc 1 460 0
 1105 0040 84F82F00 		strb	r0, [r4, #47]
 461:../system/src/drivers/l4/serial_stm32l4x.c **** 
 462:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_rx_state = SRL_RXING;
 1106              		.loc 1 462 0
 1107 0044 0323     		movs	r3, #3
 1108 0046 84F84430 		strb	r3, [r4, #68]
 463:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->port->CR1 |= USART_CR1_RE;					// uruchamianie odbiornika
 1109              		.loc 1 463 0
 1110 004a 2268     		ldr	r2, [r4]
 1111 004c 1368     		ldr	r3, [r2]
 1112 004e 43F00403 		orr	r3, r3, #4
 1113 0052 1360     		str	r3, [r2]
 464:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->port->CR1 |= USART_CR1_RXNEIE;
 1114              		.loc 1 464 0
 1115 0054 2268     		ldr	r2, [r4]
 1116 0056 1368     		ldr	r3, [r2]
 1117 0058 43F02003 		orr	r3, r3, #32
 1118 005c 1360     		str	r3, [r2]
 465:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->port->CR1 |= USART_CR1_IDLEIE;
 1119              		.loc 1 465 0
 1120 005e 2268     		ldr	r2, [r4]
 1121 0060 1368     		ldr	r3, [r2]
 1122 0062 43F01003 		orr	r3, r3, #16
 1123 0066 1360     		str	r3, [r2]
 466:../system/src/drivers/l4/serial_stm32l4x.c **** 
 467:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_rx_waiting_start_time = master_time;
 1124              		.loc 1 467 0
 1125 0068 054B     		ldr	r3, .L103
 1126 006a 1B68     		ldr	r3, [r3]
 1127 006c E363     		str	r3, [r4, #60]
 468:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_rx_start_time = master_time;
 1128              		.loc 1 468 0
 1129 006e A363     		str	r3, [r4, #56]
 1130              	.LVL76:
 469:../system/src/drivers/l4/serial_stm32l4x.c **** 
 470:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 471:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 472:../system/src/drivers/l4/serial_stm32l4x.c **** 
 473:../system/src/drivers/l4/serial_stm32l4x.c **** 	return retval;
 474:../system/src/drivers/l4/serial_stm32l4x.c **** }
 1131              		.loc 1 474 0
 1132 0070 10BD     		pop	{r4, pc}
 1133              	.LVL77:
 1134              	.L96:
 1135              		.cfi_def_cfa_offset 0
 1136              		.cfi_restore 4
 1137              		.cfi_restore 14
 432:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 1138              		.loc 1 432 0
 1139 0072 0220     		movs	r0, #2
 1140              	.LVL78:
 1141 0074 7047     		bx	lr
 1142              	.LVL79:
 1143              	.L97:
 437:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 1144              		.loc 1 437 0
 1145 0076 0420     		movs	r0, #4
 1146              	.LVL80:
 1147 0078 7047     		bx	lr
 1148              	.LVL81:
 1149              	.L98:
 1150 007a 0420     		movs	r0, #4
 1151              	.LVL82:
 1152              		.loc 1 474 0
 1153 007c 7047     		bx	lr
 1154              	.L104:
 1155 007e 00BF     		.align	2
 1156              	.L103:
 1157 0080 00000000 		.word	master_time
 1158              		.cfi_endproc
 1159              	.LFE391:
 1161              		.section	.text.srl_irq_handler,"ax",%progbits
 1162              		.align	1
 1163              		.global	srl_irq_handler
 1164              		.syntax unified
 1165              		.thumb
 1166              		.thumb_func
 1167              		.fpu fpv4-sp-d16
 1169              	srl_irq_handler:
 1170              	.LFB392:
 475:../system/src/drivers/l4/serial_stm32l4x.c **** 
 476:../system/src/drivers/l4/serial_stm32l4x.c **** void srl_irq_handler(srl_context_t *ctx) {
 1171              		.loc 1 476 0
 1172              		.cfi_startproc
 1173              		@ args = 0, pretend = 0, frame = 0
 1174              		@ frame_needed = 0, uses_anonymous_args = 0
 1175              	.LVL83:
 1176 0000 38B5     		push	{r3, r4, r5, lr}
 1177              		.cfi_def_cfa_offset 16
 1178              		.cfi_offset 3, -16
 1179              		.cfi_offset 4, -12
 1180              		.cfi_offset 5, -8
 1181              		.cfi_offset 14, -4
 1182 0002 0446     		mov	r4, r0
 1183              	.LVL84:
 477:../system/src/drivers/l4/serial_stm32l4x.c **** 
 478:../system/src/drivers/l4/serial_stm32l4x.c **** 	// local variable for recalculating a stream length (how many bytes the driver should receives)
 479:../system/src/drivers/l4/serial_stm32l4x.c **** 	uint16_t len_temp = 0;
 480:../system/src/drivers/l4/serial_stm32l4x.c **** 
 481:../system/src/drivers/l4/serial_stm32l4x.c **** 	// set to one if there are conditions to stop receiving
 482:../system/src/drivers/l4/serial_stm32l4x.c **** 	uint8_t stop_rxing = 0;
 483:../system/src/drivers/l4/serial_stm32l4x.c **** 
 484:../system/src/drivers/l4/serial_stm32l4x.c **** 	// local variable to store
 485:../system/src/drivers/l4/serial_stm32l4x.c **** 	uint8_t value = 0;
 486:../system/src/drivers/l4/serial_stm32l4x.c **** 
 487:../system/src/drivers/l4/serial_stm32l4x.c **** 	if ((ctx->port->ISR & USART_ISR_IDLE) == USART_ISR_IDLE) {
 1184              		.loc 1 487 0
 1185 0004 0368     		ldr	r3, [r0]
 1186 0006 DA69     		ldr	r2, [r3, #28]
 1187 0008 12F0100F 		tst	r2, #16
 1188 000c 08D0     		beq	.L106
 488:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_garbage_storage = (uint8_t)ctx->port->RDR;
 1189              		.loc 1 488 0
 1190 000e 9A8C     		ldrh	r2, [r3, #36]
 1191 0010 D2B2     		uxtb	r2, r2
 1192 0012 80F82C20 		strb	r2, [r0, #44]
 489:../system/src/drivers/l4/serial_stm32l4x.c **** 
 490:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->total_idle_counter++;
 1193              		.loc 1 490 0
 1194 0016 90F84720 		ldrb	r2, [r0, #71]	@ zero_extendqisi2
 1195 001a 0132     		adds	r2, r2, #1
 1196 001c 80F84720 		strb	r2, [r0, #71]
 1197              	.L106:
 491:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 492:../system/src/drivers/l4/serial_stm32l4x.c **** 
 493:../system/src/drivers/l4/serial_stm32l4x.c **** 	// if overrun happened, a byte hadn't been transferred from DR before the next byte is received
 494:../system/src/drivers/l4/serial_stm32l4x.c **** 	if ((ctx->port->ISR & USART_ISR_ORE) == USART_ISR_ORE) {
 1198              		.loc 1 494 0
 1199 0020 DA69     		ldr	r2, [r3, #28]
 1200 0022 12F0080F 		tst	r2, #8
 1201 0026 08D0     		beq	.L107
 495:../system/src/drivers/l4/serial_stm32l4x.c **** 		switch (ctx->srl_rx_state) {
 1202              		.loc 1 495 0
 1203 0028 94F84420 		ldrb	r2, [r4, #68]	@ zero_extendqisi2
 1204 002c 032A     		cmp	r2, #3
 1205 002e 40F09180 		bne	.L129
 496:../system/src/drivers/l4/serial_stm32l4x.c **** 			case SRL_RXING:
 497:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->srl_garbage_storage = (uint8_t)ctx->port->RDR;
 1206              		.loc 1 497 0
 1207 0032 9A8C     		ldrh	r2, [r3, #36]
 1208 0034 D2B2     		uxtb	r2, r2
 1209 0036 84F82C20 		strb	r2, [r4, #44]
 1210              	.L107:
 498:../system/src/drivers/l4/serial_stm32l4x.c **** 
 499:../system/src/drivers/l4/serial_stm32l4x.c **** 				break;
 500:../system/src/drivers/l4/serial_stm32l4x.c **** 			default:
 501:../system/src/drivers/l4/serial_stm32l4x.c **** 				// if the UART driver is not receiving actually but hardware controler received any data
 502:../system/src/drivers/l4/serial_stm32l4x.c **** 				// it is required to read value of DR register to clear the interrupt
 503:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->srl_garbage_storage = (uint8_t)ctx->port->RDR;
 504:../system/src/drivers/l4/serial_stm32l4x.c **** 				break;
 505:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 506:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 507:../system/src/drivers/l4/serial_stm32l4x.c **** 
 508:../system/src/drivers/l4/serial_stm32l4x.c **** 	// if any data has been received by the UART controller
 509:../system/src/drivers/l4/serial_stm32l4x.c **** 	if ((ctx->port->ISR & USART_ISR_RXNE) == USART_ISR_RXNE) {
 1211              		.loc 1 509 0
 1212 003a DA69     		ldr	r2, [r3, #28]
 1213 003c 12F0200F 		tst	r2, #32
 1214 0040 4AD0     		beq	.L110
 510:../system/src/drivers/l4/serial_stm32l4x.c **** 
 511:../system/src/drivers/l4/serial_stm32l4x.c **** 		// incremenet the received bytes counter
 512:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->total_rx_bytes++;
 1215              		.loc 1 512 0
 1216 0042 226D     		ldr	r2, [r4, #80]
 1217 0044 0132     		adds	r2, r2, #1
 1218 0046 2265     		str	r2, [r4, #80]
 513:../system/src/drivers/l4/serial_stm32l4x.c **** 
 514:../system/src/drivers/l4/serial_stm32l4x.c **** 		switch (ctx->srl_rx_state) {
 1219              		.loc 1 514 0
 1220 0048 94F84420 		ldrb	r2, [r4, #68]	@ zero_extendqisi2
 1221 004c 022A     		cmp	r2, #2
 1222 004e 00F0B580 		beq	.L111
 1223 0052 032A     		cmp	r2, #3
 1224 0054 40D1     		bne	.L110
 515:../system/src/drivers/l4/serial_stm32l4x.c **** 			case SRL_RXING: {
 516:../system/src/drivers/l4/serial_stm32l4x.c **** 
 517:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->srl_rx_start_time = master_time;
 1225              		.loc 1 517 0
 1226 0056 754A     		ldr	r2, .L135
 1227 0058 1268     		ldr	r2, [r2]
 1228 005a A263     		str	r2, [r4, #56]
 518:../system/src/drivers/l4/serial_stm32l4x.c **** 
 519:../system/src/drivers/l4/serial_stm32l4x.c **** 				// raise a flag to signalize that timeout shall be calulated from now.
 520:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->srl_rx_timeout_calc_started = 1;
 1229              		.loc 1 520 0
 1230 005c 0122     		movs	r2, #1
 1231 005e 84F82F20 		strb	r2, [r4, #47]
 521:../system/src/drivers/l4/serial_stm32l4x.c **** 
 522:../system/src/drivers/l4/serial_stm32l4x.c **** 				// disable the waiting timeout
 523:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->srl_rx_timeout_waiting_enable = 0;
 1232              		.loc 1 523 0
 1233 0062 0022     		movs	r2, #0
 1234 0064 84F82E20 		strb	r2, [r4, #46]
 524:../system/src/drivers/l4/serial_stm32l4x.c **** 
 525:../system/src/drivers/l4/serial_stm32l4x.c **** 				// if there is any data remaining to receive
 526:../system/src/drivers/l4/serial_stm32l4x.c **** 				if (ctx->srl_rx_bytes_counter < ctx->srl_rx_bytes_req) {
 1235              		.loc 1 526 0
 1236 0068 228C     		ldrh	r2, [r4, #32]
 1237 006a A18C     		ldrh	r1, [r4, #36]
 1238 006c 8A42     		cmp	r2, r1
 1239 006e 80F09180 		bcs	.L127
 527:../system/src/drivers/l4/serial_stm32l4x.c **** 
 528:../system/src/drivers/l4/serial_stm32l4x.c **** 					// storing received byte into buffer
 529:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->srl_rx_buf_pointer[ctx->srl_rx_bytes_counter] = (uint8_t)ctx->port->RDR;
 1240              		.loc 1 529 0
 1241 0072 998C     		ldrh	r1, [r3, #36]
 1242 0074 A369     		ldr	r3, [r4, #24]
 1243 0076 9954     		strb	r1, [r3, r2]
 530:../system/src/drivers/l4/serial_stm32l4x.c **** 
 531:../system/src/drivers/l4/serial_stm32l4x.c **** 					// check if termination callback pointer has been set
 532:../system/src/drivers/l4/serial_stm32l4x.c **** 					if (ctx->srl_rx_term != NULL) {
 1244              		.loc 1 532 0
 1245 0078 E36C     		ldr	r3, [r4, #76]
 1246 007a 002B     		cmp	r3, #0
 1247 007c 76D0     		beq	.L128
 533:../system/src/drivers/l4/serial_stm32l4x.c **** 						// if yes call it
 534:../system/src/drivers/l4/serial_stm32l4x.c **** 						stop_rxing = ctx->srl_rx_term(	ctx->srl_rx_buf_pointer[ctx->srl_rx_bytes_counter],
 1248              		.loc 1 534 0
 1249 007e A569     		ldr	r5, [r4, #24]
 1250 0080 208C     		ldrh	r0, [r4, #32]
 1251              	.LVL85:
 1252 0082 0246     		mov	r2, r0
 1253 0084 2946     		mov	r1, r5
 1254 0086 285C     		ldrb	r0, [r5, r0]	@ zero_extendqisi2
 1255 0088 9847     		blx	r3
 1256              	.LVL86:
 535:../system/src/drivers/l4/serial_stm32l4x.c **** 														ctx->srl_rx_buf_pointer,
 536:../system/src/drivers/l4/serial_stm32l4x.c **** 														ctx->srl_rx_bytes_counter);
 537:../system/src/drivers/l4/serial_stm32l4x.c **** 
 538:../system/src/drivers/l4/serial_stm32l4x.c **** 						// and check the return value
 539:../system/src/drivers/l4/serial_stm32l4x.c **** 						if (stop_rxing == 1) {
 1257              		.loc 1 539 0
 1258 008a 0128     		cmp	r0, #1
 1259 008c 67D0     		beq	.L131
 1260              	.LVL87:
 1261              	.L114:
 540:../system/src/drivers/l4/serial_stm32l4x.c **** 							// if this was the last byte of transmission switch the state
 541:../system/src/drivers/l4/serial_stm32l4x.c **** 							// of receiving part to done
 542:../system/src/drivers/l4/serial_stm32l4x.c **** 							ctx->srl_rx_state = SRL_RX_DONE;
 543:../system/src/drivers/l4/serial_stm32l4x.c **** 
 544:../system/src/drivers/l4/serial_stm32l4x.c **** 							ctx->srl_triggered_stop = 0;
 545:../system/src/drivers/l4/serial_stm32l4x.c **** 						}
 546:../system/src/drivers/l4/serial_stm32l4x.c **** 
 547:../system/src/drivers/l4/serial_stm32l4x.c **** 					}
 548:../system/src/drivers/l4/serial_stm32l4x.c **** 
 549:../system/src/drivers/l4/serial_stm32l4x.c **** 					// checking if this byte in stream holds the protocol information about
 550:../system/src/drivers/l4/serial_stm32l4x.c **** 					// how many bytes needs to be received.
 551:../system/src/drivers/l4/serial_stm32l4x.c **** 					if (ctx->srl_rx_lenght_param_addres == ctx->srl_rx_bytes_counter) {
 1262              		.loc 1 551 0
 1263 008e 94F84920 		ldrb	r2, [r4, #73]	@ zero_extendqisi2
 1264 0092 238C     		ldrh	r3, [r4, #32]
 1265 0094 9A42     		cmp	r2, r3
 1266 0096 6BD0     		beq	.L132
 1267              	.LVL88:
 1268              	.L115:
 552:../system/src/drivers/l4/serial_stm32l4x.c **** 						len_temp = ctx->srl_rx_buf_pointer[ctx->srl_rx_bytes_counter];
 553:../system/src/drivers/l4/serial_stm32l4x.c **** 
 554:../system/src/drivers/l4/serial_stm32l4x.c **** 						// adding (or substracting) a length modifier
 555:../system/src/drivers/l4/serial_stm32l4x.c **** 						len_temp += ctx->srl_rx_lenght_param_modifier;
 556:../system/src/drivers/l4/serial_stm32l4x.c **** 
 557:../system/src/drivers/l4/serial_stm32l4x.c **** 						// if the target length is bigger than buffer size switch to error state
 558:../system/src/drivers/l4/serial_stm32l4x.c **** 						if (len_temp >= ctx->srl_rx_buf_ln) {
 559:../system/src/drivers/l4/serial_stm32l4x.c **** 							ctx->srl_rx_error_reason = SRL_ERR_OVERFLOW;
 560:../system/src/drivers/l4/serial_stm32l4x.c **** 							ctx->srl_rx_state = SRL_RX_ERROR;
 561:../system/src/drivers/l4/serial_stm32l4x.c **** 							stop_rxing = 1;
 562:../system/src/drivers/l4/serial_stm32l4x.c **** 						}
 563:../system/src/drivers/l4/serial_stm32l4x.c **** 						else {
 564:../system/src/drivers/l4/serial_stm32l4x.c **** 							ctx->srl_rx_bytes_req = len_temp;
 565:../system/src/drivers/l4/serial_stm32l4x.c **** 						}
 566:../system/src/drivers/l4/serial_stm32l4x.c **** 					}
 567:../system/src/drivers/l4/serial_stm32l4x.c **** 
 568:../system/src/drivers/l4/serial_stm32l4x.c **** 					// moving buffer pointer forward
 569:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->srl_rx_bytes_counter++;
 1269              		.loc 1 569 0
 1270 0098 0133     		adds	r3, r3, #1
 1271 009a 2384     		strh	r3, [r4, #32]	@ movhi
 1272              	.LVL89:
 1273              	.L113:
 570:../system/src/drivers/l4/serial_stm32l4x.c **** 
 571:../system/src/drivers/l4/serial_stm32l4x.c **** 				}
 572:../system/src/drivers/l4/serial_stm32l4x.c **** 
 573:../system/src/drivers/l4/serial_stm32l4x.c **** 				// if the user want the driver to stop receiving after certain is received
 574:../system/src/drivers/l4/serial_stm32l4x.c **** 				if (ctx->srl_triggered_stop == 1) {
 1274              		.loc 1 574 0
 1275 009c 94F82930 		ldrb	r3, [r4, #41]	@ zero_extendqisi2
 1276 00a0 012B     		cmp	r3, #1
 1277 00a2 79D0     		beq	.L133
 1278              	.LVL90:
 1279              	.L117:
 575:../system/src/drivers/l4/serial_stm32l4x.c **** 					if (ctx->srl_rx_buf_pointer[ctx->srl_rx_bytes_counter - 1] == ctx->srl_stop_trigger) {
 576:../system/src/drivers/l4/serial_stm32l4x.c **** 						ctx->srl_rx_state = SRL_RX_DONE;
 577:../system/src/drivers/l4/serial_stm32l4x.c **** 						stop_rxing = 1;
 578:../system/src/drivers/l4/serial_stm32l4x.c **** 					}
 579:../system/src/drivers/l4/serial_stm32l4x.c **** 				}
 580:../system/src/drivers/l4/serial_stm32l4x.c **** 
 581:../system/src/drivers/l4/serial_stm32l4x.c **** 				// if after incrementing a pointer we reached the end of the buffer
 582:../system/src/drivers/l4/serial_stm32l4x.c **** 				if (ctx->srl_rx_bytes_counter >= ctx->srl_rx_bytes_req) {
 1280              		.loc 1 582 0
 1281 00a4 228C     		ldrh	r2, [r4, #32]
 1282 00a6 A38C     		ldrh	r3, [r4, #36]
 1283 00a8 9A42     		cmp	r2, r3
 1284 00aa C0F08480 		bcc	.L118
 1285              	.LVL91:
 583:../system/src/drivers/l4/serial_stm32l4x.c **** 
 584:../system/src/drivers/l4/serial_stm32l4x.c **** 					// enabling a flag to disble receiver
 585:../system/src/drivers/l4/serial_stm32l4x.c **** 					stop_rxing = 1;
 586:../system/src/drivers/l4/serial_stm32l4x.c **** 
 587:../system/src/drivers/l4/serial_stm32l4x.c **** 					// setting a state to receive done
 588:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->srl_rx_state = SRL_RX_DONE;
 1286              		.loc 1 588 0
 1287 00ae 0423     		movs	r3, #4
 1288 00b0 84F84430 		strb	r3, [r4, #68]
 1289              	.LVL92:
 1290              	.L119:
 589:../system/src/drivers/l4/serial_stm32l4x.c **** 				}
 590:../system/src/drivers/l4/serial_stm32l4x.c **** 
 591:../system/src/drivers/l4/serial_stm32l4x.c **** 				if (stop_rxing == 1) {
 592:../system/src/drivers/l4/serial_stm32l4x.c **** 
 593:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->srl_rx_timeout_calc_started = 0;
 1291              		.loc 1 593 0
 1292 00b4 0023     		movs	r3, #0
 1293 00b6 84F82F30 		strb	r3, [r4, #47]
 594:../system/src/drivers/l4/serial_stm32l4x.c **** 
 595:../system/src/drivers/l4/serial_stm32l4x.c **** 					// disabling UART receiver and its interrupt
 596:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_RE);
 1294              		.loc 1 596 0
 1295 00ba 2268     		ldr	r2, [r4]
 1296 00bc 1368     		ldr	r3, [r2]
 1297 00be 23F00403 		bic	r3, r3, #4
 1298 00c2 1360     		str	r3, [r2]
 597:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_RXNEIE);
 1299              		.loc 1 597 0
 1300 00c4 2268     		ldr	r2, [r4]
 1301 00c6 1368     		ldr	r3, [r2]
 1302 00c8 23F02003 		bic	r3, r3, #32
 1303 00cc 1360     		str	r3, [r2]
 598:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_IDLEIE);
 1304              		.loc 1 598 0
 1305 00ce 2268     		ldr	r2, [r4]
 1306 00d0 1368     		ldr	r3, [r2]
 1307 00d2 23F01003 		bic	r3, r3, #16
 1308 00d6 1360     		str	r3, [r2]
 1309              	.LVL93:
 1310              	.L110:
 599:../system/src/drivers/l4/serial_stm32l4x.c **** 				}
 600:../system/src/drivers/l4/serial_stm32l4x.c **** 
 601:../system/src/drivers/l4/serial_stm32l4x.c **** 				break;
 602:../system/src/drivers/l4/serial_stm32l4x.c **** 			}
 603:../system/src/drivers/l4/serial_stm32l4x.c **** 
 604:../system/src/drivers/l4/serial_stm32l4x.c **** 			// the state when a driver is waiting for start character to appear on serial link
 605:../system/src/drivers/l4/serial_stm32l4x.c **** 			case SRL_WAITING_TO_RX: {
 606:../system/src/drivers/l4/serial_stm32l4x.c **** 
 607:../system/src/drivers/l4/serial_stm32l4x.c **** 				// storing the value of DR register into local variable to protect against data races
 608:../system/src/drivers/l4/serial_stm32l4x.c **** 				// which may happened if this IT routine will be preempted by another (long) one
 609:../system/src/drivers/l4/serial_stm32l4x.c **** 				value = (uint8_t)ctx->port->RDR;
 610:../system/src/drivers/l4/serial_stm32l4x.c **** 
 611:../system/src/drivers/l4/serial_stm32l4x.c **** 				// checking if start character was received
 612:../system/src/drivers/l4/serial_stm32l4x.c **** 				if (value == ctx->srl_start_trigger) {
 613:../system/src/drivers/l4/serial_stm32l4x.c **** 
 614:../system/src/drivers/l4/serial_stm32l4x.c **** 					// storing received byte in buffer as firts one
 615:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->srl_rx_buf_pointer[ctx->srl_rx_bytes_counter] = value;
 616:../system/src/drivers/l4/serial_stm32l4x.c **** 
 617:../system/src/drivers/l4/serial_stm32l4x.c **** 					// increasing the counter value
 618:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->srl_rx_bytes_counter++;
 619:../system/src/drivers/l4/serial_stm32l4x.c **** 
 620:../system/src/drivers/l4/serial_stm32l4x.c **** 					// change state to receiving
 621:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->srl_rx_state = SRL_RXING;
 622:../system/src/drivers/l4/serial_stm32l4x.c **** 
 623:../system/src/drivers/l4/serial_stm32l4x.c **** 					// as receiving is started there is no point to calculate waiting timeout
 624:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->srl_rx_timeout_waiting_enable = 0;
 625:../system/src/drivers/l4/serial_stm32l4x.c **** 				}
 626:../system/src/drivers/l4/serial_stm32l4x.c **** 				else {
 627:../system/src/drivers/l4/serial_stm32l4x.c **** 					// if this is not start byte just store it in garbage buffer to clear interrupt condition
 628:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->srl_garbage_storage = value;
 629:../system/src/drivers/l4/serial_stm32l4x.c **** 				}
 630:../system/src/drivers/l4/serial_stm32l4x.c **** 				break;
 631:../system/src/drivers/l4/serial_stm32l4x.c **** 			}
 632:../system/src/drivers/l4/serial_stm32l4x.c **** 			default: break;
 633:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 634:../system/src/drivers/l4/serial_stm32l4x.c **** 
 635:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 636:../system/src/drivers/l4/serial_stm32l4x.c **** 
 637:../system/src/drivers/l4/serial_stm32l4x.c **** 	// if one byte was successfully transferred from DR to shift register for transmission over USART
 638:../system/src/drivers/l4/serial_stm32l4x.c **** 	if ((ctx->port->ISR & USART_ISR_TXE) == USART_ISR_TXE) {
 1311              		.loc 1 638 0
 1312 00d8 2368     		ldr	r3, [r4]
 1313 00da DA69     		ldr	r2, [r3, #28]
 1314 00dc 12F0800F 		tst	r2, #128
 1315 00e0 37D0     		beq	.L105
 639:../system/src/drivers/l4/serial_stm32l4x.c **** 
 640:../system/src/drivers/l4/serial_stm32l4x.c **** 		// increment the transmitted bytes counter
 641:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->total_tx_bytes++;
 1316              		.loc 1 641 0
 1317 00e2 626D     		ldr	r2, [r4, #84]
 1318 00e4 0132     		adds	r2, r2, #1
 1319 00e6 6265     		str	r2, [r4, #84]
 642:../system/src/drivers/l4/serial_stm32l4x.c **** 
 643:../system/src/drivers/l4/serial_stm32l4x.c **** 		switch (ctx->srl_tx_state) {
 1320              		.loc 1 643 0
 1321 00e8 94F84520 		ldrb	r2, [r4, #69]	@ zero_extendqisi2
 1322 00ec 032A     		cmp	r2, #3
 1323 00ee 30D1     		bne	.L105
 644:../system/src/drivers/l4/serial_stm32l4x.c **** 		case SRL_TXING:
 645:../system/src/drivers/l4/serial_stm32l4x.c **** 			if (ctx->srl_tx_bytes_counter < ctx->srl_tx_bytes_req) {
 1324              		.loc 1 645 0
 1325 00f0 618C     		ldrh	r1, [r4, #34]
 1326 00f2 E28C     		ldrh	r2, [r4, #38]
 1327 00f4 9142     		cmp	r1, r2
 1328 00f6 77D2     		bcs	.L123
 646:../system/src/drivers/l4/serial_stm32l4x.c **** 				if (ctx->te_port != 0) {
 1329              		.loc 1 646 0
 1330 00f8 E368     		ldr	r3, [r4, #12]
 1331 00fa 0BB1     		cbz	r3, .L124
 647:../system/src/drivers/l4/serial_stm32l4x.c **** 					LL_GPIO_SetOutputPin(ctx->te_port, ctx->te_pin);
 1332              		.loc 1 647 0
 1333 00fc 228A     		ldrh	r2, [r4, #16]
 1334              	.LVL94:
 1335              	.LBB26:
 1336              	.LBB27:
 959:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 1337              		.loc 3 959 0
 1338 00fe 9A61     		str	r2, [r3, #24]
 1339              	.LVL95:
 1340              	.L124:
 1341              	.LBE27:
 1342              	.LBE26:
 648:../system/src/drivers/l4/serial_stm32l4x.c **** 				}
 649:../system/src/drivers/l4/serial_stm32l4x.c **** 
 650:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->port->TDR = ctx->srl_tx_buf_pointer[ctx->srl_tx_bytes_counter++];
 1343              		.loc 1 650 0
 1344 0100 6169     		ldr	r1, [r4, #20]
 1345 0102 638C     		ldrh	r3, [r4, #34]
 1346 0104 5A1C     		adds	r2, r3, #1
 1347 0106 6284     		strh	r2, [r4, #34]	@ movhi
 1348 0108 2268     		ldr	r2, [r4]
 1349 010a CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 1350 010c 1385     		strh	r3, [r2, #40]	@ movhi
 1351              	.L125:
 651:../system/src/drivers/l4/serial_stm32l4x.c **** 			}
 652:../system/src/drivers/l4/serial_stm32l4x.c **** 			else {
 653:../system/src/drivers/l4/serial_stm32l4x.c **** 				while((ctx->port->ISR & USART_ISR_TC) != USART_ISR_TC);
 654:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_TE);		//wyczanie nadajnika portu szeregowego
 655:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_TXEIE);
 656:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_TCIE);	// wyczanie przerwa od portu szeregoweg
 657:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->port->ISR &= (0xFFFFFFFF ^ USART_ISR_TC);
 658:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->srl_tx_state = SRL_TX_IDLE;
 659:../system/src/drivers/l4/serial_stm32l4x.c **** 
 660:../system/src/drivers/l4/serial_stm32l4x.c **** 				if (ctx->te_port != 0) {
 661:../system/src/drivers/l4/serial_stm32l4x.c **** 					LL_GPIO_ResetOutputPin(ctx->te_port, ctx->te_pin);
 662:../system/src/drivers/l4/serial_stm32l4x.c **** 				}
 663:../system/src/drivers/l4/serial_stm32l4x.c **** 
 664:../system/src/drivers/l4/serial_stm32l4x.c **** 			}
 665:../system/src/drivers/l4/serial_stm32l4x.c **** 
 666:../system/src/drivers/l4/serial_stm32l4x.c **** 			if (ctx->srl_tx_bytes_counter >= ctx->srl_tx_buf_ln ||
 1352              		.loc 1 666 0
 1353 010e 628C     		ldrh	r2, [r4, #34]
 1354 0110 E38B     		ldrh	r3, [r4, #30]
 1355 0112 9A42     		cmp	r2, r3
 1356 0114 02D2     		bcs	.L126
 667:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->srl_tx_bytes_req >= ctx->srl_tx_buf_ln) {
 1357              		.loc 1 667 0 discriminator 1
 1358 0116 E28C     		ldrh	r2, [r4, #38]
 666:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->srl_tx_bytes_req >= ctx->srl_tx_buf_ln) {
 1359              		.loc 1 666 0 discriminator 1
 1360 0118 9342     		cmp	r3, r2
 1361 011a 1AD8     		bhi	.L105
 1362              	.L126:
 668:../system/src/drivers/l4/serial_stm32l4x.c **** 
 669:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_TE);		//wyczanie nadajnika portu szeregowego
 1363              		.loc 1 669 0
 1364 011c 2268     		ldr	r2, [r4]
 1365 011e 1368     		ldr	r3, [r2]
 1366 0120 23F00803 		bic	r3, r3, #8
 1367 0124 1360     		str	r3, [r2]
 670:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_TXEIE);
 1368              		.loc 1 670 0
 1369 0126 2268     		ldr	r2, [r4]
 1370 0128 1368     		ldr	r3, [r2]
 1371 012a 23F08003 		bic	r3, r3, #128
 1372 012e 1360     		str	r3, [r2]
 671:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_TCIE);	// wyczanie przerwa od portu szeregoweg
 1373              		.loc 1 671 0
 1374 0130 2268     		ldr	r2, [r4]
 1375 0132 1368     		ldr	r3, [r2]
 1376 0134 23F04003 		bic	r3, r3, #64
 1377 0138 1360     		str	r3, [r2]
 672:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->port->ISR &= (0xFFFFFFFF ^ USART_ISR_TC);
 1378              		.loc 1 672 0
 1379 013a 2268     		ldr	r2, [r4]
 1380 013c D369     		ldr	r3, [r2, #28]
 1381 013e 23F04003 		bic	r3, r3, #64
 1382 0142 D361     		str	r3, [r2, #28]
 673:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->srl_tx_state = SRL_TX_IDLE;
 1383              		.loc 1 673 0
 1384 0144 0123     		movs	r3, #1
 1385 0146 84F84530 		strb	r3, [r4, #69]
 674:../system/src/drivers/l4/serial_stm32l4x.c **** 
 675:../system/src/drivers/l4/serial_stm32l4x.c **** 				if (ctx->te_port != 0) {
 1386              		.loc 1 675 0
 1387 014a E368     		ldr	r3, [r4, #12]
 1388 014c 0BB1     		cbz	r3, .L105
 676:../system/src/drivers/l4/serial_stm32l4x.c **** 					LL_GPIO_ResetOutputPin(ctx->te_port, ctx->te_pin);
 1389              		.loc 1 676 0
 1390 014e 228A     		ldrh	r2, [r4, #16]
 1391              	.LVL96:
 1392              	.LBB28:
 1393              	.LBB29:
 1394              		.loc 3 988 0
 1395 0150 9A62     		str	r2, [r3, #40]
 1396              	.LVL97:
 1397              	.L105:
 1398              	.LBE29:
 1399              	.LBE28:
 677:../system/src/drivers/l4/serial_stm32l4x.c **** 				}
 678:../system/src/drivers/l4/serial_stm32l4x.c **** 
 679:../system/src/drivers/l4/serial_stm32l4x.c **** 			}
 680:../system/src/drivers/l4/serial_stm32l4x.c **** 
 681:../system/src/drivers/l4/serial_stm32l4x.c **** 			break;
 682:../system/src/drivers/l4/serial_stm32l4x.c **** 			default: break;
 683:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 684:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 685:../system/src/drivers/l4/serial_stm32l4x.c **** 
 686:../system/src/drivers/l4/serial_stm32l4x.c **** }
 1400              		.loc 1 686 0
 1401 0152 38BD     		pop	{r3, r4, r5, pc}
 1402              	.LVL98:
 1403              	.L129:
 503:../system/src/drivers/l4/serial_stm32l4x.c **** 				break;
 1404              		.loc 1 503 0
 1405 0154 9A8C     		ldrh	r2, [r3, #36]
 1406 0156 D2B2     		uxtb	r2, r2
 1407 0158 84F82C20 		strb	r2, [r4, #44]
 504:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 1408              		.loc 1 504 0
 1409 015c 6DE7     		b	.L107
 1410              	.LVL99:
 1411              	.L131:
 542:../system/src/drivers/l4/serial_stm32l4x.c **** 
 1412              		.loc 1 542 0
 1413 015e 0423     		movs	r3, #4
 1414 0160 84F84430 		strb	r3, [r4, #68]
 544:../system/src/drivers/l4/serial_stm32l4x.c **** 						}
 1415              		.loc 1 544 0
 1416 0164 0023     		movs	r3, #0
 1417 0166 84F82930 		strb	r3, [r4, #41]
 1418 016a 90E7     		b	.L114
 1419              	.LVL100:
 1420              	.L128:
 482:../system/src/drivers/l4/serial_stm32l4x.c **** 
 1421              		.loc 1 482 0
 1422 016c 0020     		movs	r0, #0
 1423              	.LVL101:
 1424 016e 8EE7     		b	.L114
 1425              	.LVL102:
 1426              	.L132:
 552:../system/src/drivers/l4/serial_stm32l4x.c **** 
 1427              		.loc 1 552 0
 1428 0170 A269     		ldr	r2, [r4, #24]
 1429 0172 D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 1430              	.LVL103:
 555:../system/src/drivers/l4/serial_stm32l4x.c **** 
 1431              		.loc 1 555 0
 1432 0174 94F84A20 		ldrb	r2, [r4, #74]	@ zero_extendqisi2
 1433 0178 0A44     		add	r2, r2, r1
 1434              	.LVL104:
 558:../system/src/drivers/l4/serial_stm32l4x.c **** 							ctx->srl_rx_error_reason = SRL_ERR_OVERFLOW;
 1435              		.loc 1 558 0
 1436 017a A18B     		ldrh	r1, [r4, #28]
 1437 017c 9142     		cmp	r1, r2
 1438 017e 07D8     		bhi	.L116
 559:../system/src/drivers/l4/serial_stm32l4x.c **** 							ctx->srl_rx_state = SRL_RX_ERROR;
 1439              		.loc 1 559 0
 1440 0180 0322     		movs	r2, #3
 1441              	.LVL105:
 1442 0182 84F84620 		strb	r2, [r4, #70]
 1443              	.LVL106:
 560:../system/src/drivers/l4/serial_stm32l4x.c **** 							stop_rxing = 1;
 1444              		.loc 1 560 0
 1445 0186 0522     		movs	r2, #5
 1446 0188 84F84420 		strb	r2, [r4, #68]
 1447              	.LVL107:
 561:../system/src/drivers/l4/serial_stm32l4x.c **** 						}
 1448              		.loc 1 561 0
 1449 018c 0120     		movs	r0, #1
 1450 018e 83E7     		b	.L115
 1451              	.LVL108:
 1452              	.L116:
 564:../system/src/drivers/l4/serial_stm32l4x.c **** 						}
 1453              		.loc 1 564 0
 1454 0190 A284     		strh	r2, [r4, #36]	@ movhi
 1455 0192 81E7     		b	.L115
 1456              	.LVL109:
 1457              	.L127:
 482:../system/src/drivers/l4/serial_stm32l4x.c **** 
 1458              		.loc 1 482 0
 1459 0194 0020     		movs	r0, #0
 1460              	.LVL110:
 1461 0196 81E7     		b	.L113
 1462              	.LVL111:
 1463              	.L133:
 575:../system/src/drivers/l4/serial_stm32l4x.c **** 						ctx->srl_rx_state = SRL_RX_DONE;
 1464              		.loc 1 575 0
 1465 0198 A269     		ldr	r2, [r4, #24]
 1466 019a 218C     		ldrh	r1, [r4, #32]
 1467 019c 0A44     		add	r2, r2, r1
 1468 019e 12F8011C 		ldrb	r1, [r2, #-1]	@ zero_extendqisi2
 1469 01a2 94F82B20 		ldrb	r2, [r4, #43]	@ zero_extendqisi2
 1470 01a6 9142     		cmp	r1, r2
 1471 01a8 7FF47CAF 		bne	.L117
 576:../system/src/drivers/l4/serial_stm32l4x.c **** 						stop_rxing = 1;
 1472              		.loc 1 576 0
 1473 01ac 0422     		movs	r2, #4
 1474 01ae 84F84420 		strb	r2, [r4, #68]
 1475              	.LVL112:
 577:../system/src/drivers/l4/serial_stm32l4x.c **** 					}
 1476              		.loc 1 577 0
 1477 01b2 1846     		mov	r0, r3
 1478 01b4 76E7     		b	.L117
 1479              	.LVL113:
 1480              	.L118:
 591:../system/src/drivers/l4/serial_stm32l4x.c **** 
 1481              		.loc 1 591 0
 1482 01b6 0128     		cmp	r0, #1
 1483 01b8 8ED1     		bne	.L110
 1484 01ba 7BE7     		b	.L119
 1485              	.LVL114:
 1486              	.L111:
 609:../system/src/drivers/l4/serial_stm32l4x.c **** 
 1487              		.loc 1 609 0
 1488 01bc 9B8C     		ldrh	r3, [r3, #36]
 1489 01be DBB2     		uxtb	r3, r3
 1490              	.LVL115:
 612:../system/src/drivers/l4/serial_stm32l4x.c **** 
 1491              		.loc 1 612 0
 1492 01c0 94F82A20 		ldrb	r2, [r4, #42]	@ zero_extendqisi2
 1493 01c4 9A42     		cmp	r2, r3
 1494 01c6 02D0     		beq	.L134
 628:../system/src/drivers/l4/serial_stm32l4x.c **** 				}
 1495              		.loc 1 628 0
 1496 01c8 84F82C30 		strb	r3, [r4, #44]
 1497 01cc 84E7     		b	.L110
 1498              	.L134:
 615:../system/src/drivers/l4/serial_stm32l4x.c **** 
 1499              		.loc 1 615 0
 1500 01ce A169     		ldr	r1, [r4, #24]
 1501 01d0 228C     		ldrh	r2, [r4, #32]
 1502 01d2 8B54     		strb	r3, [r1, r2]
 618:../system/src/drivers/l4/serial_stm32l4x.c **** 
 1503              		.loc 1 618 0
 1504 01d4 238C     		ldrh	r3, [r4, #32]
 1505              	.LVL116:
 1506 01d6 0133     		adds	r3, r3, #1
 1507 01d8 2384     		strh	r3, [r4, #32]	@ movhi
 1508              	.LVL117:
 621:../system/src/drivers/l4/serial_stm32l4x.c **** 
 1509              		.loc 1 621 0
 1510 01da 0323     		movs	r3, #3
 1511 01dc 84F84430 		strb	r3, [r4, #68]
 624:../system/src/drivers/l4/serial_stm32l4x.c **** 				}
 1512              		.loc 1 624 0
 1513 01e0 0023     		movs	r3, #0
 1514 01e2 84F82E30 		strb	r3, [r4, #46]
 1515 01e6 77E7     		b	.L110
 1516              	.LVL118:
 1517              	.L123:
 653:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_TE);		//wyczanie nadajnika portu szeregowego
 1518              		.loc 1 653 0 discriminator 1
 1519 01e8 DA69     		ldr	r2, [r3, #28]
 1520 01ea 12F0400F 		tst	r2, #64
 1521 01ee FBD0     		beq	.L123
 654:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_TXEIE);
 1522              		.loc 1 654 0
 1523 01f0 1A68     		ldr	r2, [r3]
 1524 01f2 22F00802 		bic	r2, r2, #8
 1525 01f6 1A60     		str	r2, [r3]
 655:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->port->CR1 &= (0xFFFFFFFF ^ USART_CR1_TCIE);	// wyczanie przerwa od portu szeregoweg
 1526              		.loc 1 655 0
 1527 01f8 2268     		ldr	r2, [r4]
 1528 01fa 1368     		ldr	r3, [r2]
 1529 01fc 23F08003 		bic	r3, r3, #128
 1530 0200 1360     		str	r3, [r2]
 656:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->port->ISR &= (0xFFFFFFFF ^ USART_ISR_TC);
 1531              		.loc 1 656 0
 1532 0202 2268     		ldr	r2, [r4]
 1533 0204 1368     		ldr	r3, [r2]
 1534 0206 23F04003 		bic	r3, r3, #64
 1535 020a 1360     		str	r3, [r2]
 657:../system/src/drivers/l4/serial_stm32l4x.c **** 				ctx->srl_tx_state = SRL_TX_IDLE;
 1536              		.loc 1 657 0
 1537 020c 2268     		ldr	r2, [r4]
 1538 020e D369     		ldr	r3, [r2, #28]
 1539 0210 23F04003 		bic	r3, r3, #64
 1540 0214 D361     		str	r3, [r2, #28]
 658:../system/src/drivers/l4/serial_stm32l4x.c **** 
 1541              		.loc 1 658 0
 1542 0216 0123     		movs	r3, #1
 1543 0218 84F84530 		strb	r3, [r4, #69]
 660:../system/src/drivers/l4/serial_stm32l4x.c **** 					LL_GPIO_ResetOutputPin(ctx->te_port, ctx->te_pin);
 1544              		.loc 1 660 0
 1545 021c E368     		ldr	r3, [r4, #12]
 1546 021e 002B     		cmp	r3, #0
 1547 0220 3FF475AF 		beq	.L125
 661:../system/src/drivers/l4/serial_stm32l4x.c **** 				}
 1548              		.loc 1 661 0
 1549 0224 228A     		ldrh	r2, [r4, #16]
 1550              	.LVL119:
 1551              	.LBB30:
 1552              	.LBB31:
 1553              		.loc 3 988 0
 1554 0226 9A62     		str	r2, [r3, #40]
 1555 0228 71E7     		b	.L125
 1556              	.L136:
 1557 022a 00BF     		.align	2
 1558              	.L135:
 1559 022c 00000000 		.word	master_time
 1560              	.LBE31:
 1561              	.LBE30:
 1562              		.cfi_endproc
 1563              	.LFE392:
 1565              		.section	.text.srl_get_num_bytes_rxed,"ax",%progbits
 1566              		.align	1
 1567              		.global	srl_get_num_bytes_rxed
 1568              		.syntax unified
 1569              		.thumb
 1570              		.thumb_func
 1571              		.fpu fpv4-sp-d16
 1573              	srl_get_num_bytes_rxed:
 1574              	.LFB393:
 687:../system/src/drivers/l4/serial_stm32l4x.c **** 
 688:../system/src/drivers/l4/serial_stm32l4x.c **** uint16_t srl_get_num_bytes_rxed(srl_context_t *ctx) {
 1575              		.loc 1 688 0
 1576              		.cfi_startproc
 1577              		@ args = 0, pretend = 0, frame = 0
 1578              		@ frame_needed = 0, uses_anonymous_args = 0
 1579              		@ link register save eliminated.
 1580              	.LVL120:
 689:../system/src/drivers/l4/serial_stm32l4x.c **** 	return ctx->srl_rx_bytes_counter;
 690:../system/src/drivers/l4/serial_stm32l4x.c **** }
 1581              		.loc 1 690 0
 1582 0000 008C     		ldrh	r0, [r0, #32]
 1583              	.LVL121:
 1584 0002 7047     		bx	lr
 1585              		.cfi_endproc
 1586              	.LFE393:
 1588              		.section	.text.srl_get_rx_buffer,"ax",%progbits
 1589              		.align	1
 1590              		.global	srl_get_rx_buffer
 1591              		.syntax unified
 1592              		.thumb
 1593              		.thumb_func
 1594              		.fpu fpv4-sp-d16
 1596              	srl_get_rx_buffer:
 1597              	.LFB394:
 691:../system/src/drivers/l4/serial_stm32l4x.c **** 
 692:../system/src/drivers/l4/serial_stm32l4x.c **** uint8_t* srl_get_rx_buffer(srl_context_t *ctx) {
 1598              		.loc 1 692 0
 1599              		.cfi_startproc
 1600              		@ args = 0, pretend = 0, frame = 0
 1601              		@ frame_needed = 0, uses_anonymous_args = 0
 1602              		@ link register save eliminated.
 1603              	.LVL122:
 693:../system/src/drivers/l4/serial_stm32l4x.c **** 	return ctx->srl_rx_buf_pointer;
 694:../system/src/drivers/l4/serial_stm32l4x.c **** }
 1604              		.loc 1 694 0
 1605 0000 8069     		ldr	r0, [r0, #24]
 1606              	.LVL123:
 1607 0002 7047     		bx	lr
 1608              		.cfi_endproc
 1609              	.LFE394:
 1611              		.section	.text.srl_keep_tx_delay,"ax",%progbits
 1612              		.align	1
 1613              		.global	srl_keep_tx_delay
 1614              		.syntax unified
 1615              		.thumb
 1616              		.thumb_func
 1617              		.fpu fpv4-sp-d16
 1619              	srl_keep_tx_delay:
 1620              	.LFB395:
 695:../system/src/drivers/l4/serial_stm32l4x.c **** 
 696:../system/src/drivers/l4/serial_stm32l4x.c **** void srl_keep_tx_delay(srl_context_t *ctx) {
 1621              		.loc 1 696 0
 1622              		.cfi_startproc
 1623              		@ args = 0, pretend = 0, frame = 0
 1624              		@ frame_needed = 0, uses_anonymous_args = 0
 1625              		@ link register save eliminated.
 1626              	.LVL124:
 697:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (ctx != 0) {
 1627              		.loc 1 697 0
 1628 0000 38B1     		cbz	r0, .L139
 698:../system/src/drivers/l4/serial_stm32l4x.c **** 
 699:../system/src/drivers/l4/serial_stm32l4x.c **** 		// check if pre tx delay is enabled by an user
 700:../system/src/drivers/l4/serial_stm32l4x.c **** 		if (ctx->srl_tx_start_time != 0xFFFFFFFFu) {
 1629              		.loc 1 700 0
 1630 0002 026C     		ldr	r2, [r0, #64]
 1631 0004 B2F1FF3F 		cmp	r2, #-1
 1632 0008 03D0     		beq	.L139
 701:../system/src/drivers/l4/serial_stm32l4x.c **** 
 702:../system/src/drivers/l4/serial_stm32l4x.c **** 			// if it is enabled then check if the serial port is currently set to waiting state
 703:../system/src/drivers/l4/serial_stm32l4x.c **** 			if (ctx->srl_tx_state == SRL_TX_WAITING) {
 1633              		.loc 1 703 0
 1634 000a 90F84510 		ldrb	r1, [r0, #69]	@ zero_extendqisi2
 1635 000e 0229     		cmp	r1, #2
 1636 0010 00D0     		beq	.L141
 1637              	.L139:
 704:../system/src/drivers/l4/serial_stm32l4x.c **** 
 705:../system/src/drivers/l4/serial_stm32l4x.c **** 				// check if a delay has expired
 706:../system/src/drivers/l4/serial_stm32l4x.c **** 				if (main_get_master_time() - ctx->srl_tx_start_time >= SRL_TX_DELAY_IN_MS) {
 707:../system/src/drivers/l4/serial_stm32l4x.c **** 
 708:../system/src/drivers/l4/serial_stm32l4x.c **** 					// if yes start the transmission
 709:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->port->CR1 |= USART_CR1_TE;
 710:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->port->ISR &= (0xFFFFFFFF ^ USART_ISR_TC);
 711:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->port->TDR = ctx->srl_tx_buf_pointer[0];
 712:../system/src/drivers/l4/serial_stm32l4x.c **** 
 713:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->srl_tx_bytes_counter = 1;
 714:../system/src/drivers/l4/serial_stm32l4x.c **** 
 715:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->srl_tx_state = SRL_TXING;
 716:../system/src/drivers/l4/serial_stm32l4x.c **** 
 717:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->port->CR1 |= USART_CR1_TXEIE;
 718:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->port->CR1 |= USART_CR1_TCIE;
 719:../system/src/drivers/l4/serial_stm32l4x.c **** 				}
 720:../system/src/drivers/l4/serial_stm32l4x.c **** 			}
 721:../system/src/drivers/l4/serial_stm32l4x.c **** 
 722:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 723:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 724:../system/src/drivers/l4/serial_stm32l4x.c **** }
 1638              		.loc 1 724 0
 1639 0012 7047     		bx	lr
 1640              	.L141:
 1641              	.LBB32:
 1642              	.LBB33:
 1643              		.loc 4 63 0
 1644 0014 1149     		ldr	r1, .L142
 1645 0016 0968     		ldr	r1, [r1]
 1646              	.LBE33:
 1647              	.LBE32:
 706:../system/src/drivers/l4/serial_stm32l4x.c **** 
 1648              		.loc 1 706 0
 1649 0018 8A1A     		subs	r2, r1, r2
 1650 001a 1D2A     		cmp	r2, #29
 1651 001c F9D9     		bls	.L139
 709:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->port->ISR &= (0xFFFFFFFF ^ USART_ISR_TC);
 1652              		.loc 1 709 0
 1653 001e 0168     		ldr	r1, [r0]
 1654 0020 0A68     		ldr	r2, [r1]
 1655 0022 42F00802 		orr	r2, r2, #8
 1656 0026 0A60     		str	r2, [r1]
 710:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->port->TDR = ctx->srl_tx_buf_pointer[0];
 1657              		.loc 1 710 0
 1658 0028 0168     		ldr	r1, [r0]
 1659 002a CA69     		ldr	r2, [r1, #28]
 1660 002c 22F04002 		bic	r2, r2, #64
 1661 0030 CA61     		str	r2, [r1, #28]
 711:../system/src/drivers/l4/serial_stm32l4x.c **** 
 1662              		.loc 1 711 0
 1663 0032 4169     		ldr	r1, [r0, #20]
 1664 0034 0268     		ldr	r2, [r0]
 1665 0036 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 1666 0038 1185     		strh	r1, [r2, #40]	@ movhi
 713:../system/src/drivers/l4/serial_stm32l4x.c **** 
 1667              		.loc 1 713 0
 1668 003a 0122     		movs	r2, #1
 1669 003c 4284     		strh	r2, [r0, #34]	@ movhi
 715:../system/src/drivers/l4/serial_stm32l4x.c **** 
 1670              		.loc 1 715 0
 1671 003e 0322     		movs	r2, #3
 1672 0040 80F84520 		strb	r2, [r0, #69]
 717:../system/src/drivers/l4/serial_stm32l4x.c **** 					ctx->port->CR1 |= USART_CR1_TCIE;
 1673              		.loc 1 717 0
 1674 0044 0168     		ldr	r1, [r0]
 1675 0046 0A68     		ldr	r2, [r1]
 1676 0048 42F08002 		orr	r2, r2, #128
 1677 004c 0A60     		str	r2, [r1]
 718:../system/src/drivers/l4/serial_stm32l4x.c **** 				}
 1678              		.loc 1 718 0
 1679 004e 0268     		ldr	r2, [r0]
 1680 0050 1368     		ldr	r3, [r2]
 1681 0052 43F04003 		orr	r3, r3, #64
 1682 0056 1360     		str	r3, [r2]
 1683              		.loc 1 724 0
 1684 0058 DBE7     		b	.L139
 1685              	.L143:
 1686 005a 00BF     		.align	2
 1687              	.L142:
 1688 005c 00000000 		.word	master_time
 1689              		.cfi_endproc
 1690              	.LFE395:
 1692              		.section	.text.srl_switch_tx_delay,"ax",%progbits
 1693              		.align	1
 1694              		.global	srl_switch_tx_delay
 1695              		.syntax unified
 1696              		.thumb
 1697              		.thumb_func
 1698              		.fpu fpv4-sp-d16
 1700              	srl_switch_tx_delay:
 1701              	.LFB396:
 725:../system/src/drivers/l4/serial_stm32l4x.c **** 
 726:../system/src/drivers/l4/serial_stm32l4x.c **** void srl_switch_tx_delay(srl_context_t *ctx, uint8_t disable_enable) {
 1702              		.loc 1 726 0
 1703              		.cfi_startproc
 1704              		@ args = 0, pretend = 0, frame = 0
 1705              		@ frame_needed = 0, uses_anonymous_args = 0
 1706              		@ link register save eliminated.
 1707              	.LVL125:
 727:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (ctx != 0) {
 1708              		.loc 1 727 0
 1709 0000 20B1     		cbz	r0, .L144
 728:../system/src/drivers/l4/serial_stm32l4x.c **** 
 729:../system/src/drivers/l4/serial_stm32l4x.c **** 		if (disable_enable == 1) {
 1710              		.loc 1 729 0
 1711 0002 0129     		cmp	r1, #1
 1712 0004 03D0     		beq	.L147
 730:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_tx_start_time = 0x0u;
 731:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 732:../system/src/drivers/l4/serial_stm32l4x.c **** 		else {
 733:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_tx_start_time = 0xFFFFFFFFu;
 1713              		.loc 1 733 0
 1714 0006 4FF0FF32 		mov	r2, #-1
 1715 000a 0264     		str	r2, [r0, #64]
 1716              	.L144:
 734:../system/src/drivers/l4/serial_stm32l4x.c **** 		}
 735:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 736:../system/src/drivers/l4/serial_stm32l4x.c **** }
 1717              		.loc 1 736 0
 1718 000c 7047     		bx	lr
 1719              	.L147:
 730:../system/src/drivers/l4/serial_stm32l4x.c **** 			ctx->srl_tx_start_time = 0x0u;
 1720              		.loc 1 730 0
 1721 000e 0022     		movs	r2, #0
 1722 0010 0264     		str	r2, [r0, #64]
 1723 0012 7047     		bx	lr
 1724              		.cfi_endproc
 1725              	.LFE396:
 1727              		.section	.text.srl_switch_timeout,"ax",%progbits
 1728              		.align	1
 1729              		.global	srl_switch_timeout
 1730              		.syntax unified
 1731              		.thumb
 1732              		.thumb_func
 1733              		.fpu fpv4-sp-d16
 1735              	srl_switch_timeout:
 1736              	.LFB397:
 737:../system/src/drivers/l4/serial_stm32l4x.c **** 
 738:../system/src/drivers/l4/serial_stm32l4x.c **** /**
 739:../system/src/drivers/l4/serial_stm32l4x.c ****  * This function controls the timeout which is calculated for data reception (when the
 740:../system/src/drivers/l4/serial_stm32l4x.c ****  * state is set to SRL_RXING). The time starts ticking after the first byte appears in
 741:../system/src/drivers/l4/serial_stm32l4x.c ****  * data register, so this protect against stalling in the middle of data transfer
 742:../system/src/drivers/l4/serial_stm32l4x.c ****  */
 743:../system/src/drivers/l4/serial_stm32l4x.c **** void srl_switch_timeout(srl_context_t *ctx, uint8_t disable_enable, uint32_t value) {
 1737              		.loc 1 743 0
 1738              		.cfi_startproc
 1739              		@ args = 0, pretend = 0, frame = 0
 1740              		@ frame_needed = 0, uses_anonymous_args = 0
 1741              		@ link register save eliminated.
 1742              	.LVL126:
 744:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (disable_enable == 1)
 1743              		.loc 1 744 0
 1744 0000 0129     		cmp	r1, #1
 1745 0002 04D0     		beq	.L153
 745:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_timeout_enable = 1;
 746:../system/src/drivers/l4/serial_stm32l4x.c **** 	else if (disable_enable == 0)
 1746              		.loc 1 746 0
 1747 0004 31B9     		cbnz	r1, .L150
 747:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_timeout_enable = 0;
 1748              		.loc 1 747 0
 1749 0006 0023     		movs	r3, #0
 1750 0008 80F82D30 		strb	r3, [r0, #45]
 1751 000c 02E0     		b	.L150
 1752              	.L153:
 745:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_timeout_enable = 1;
 1753              		.loc 1 745 0
 1754 000e 0123     		movs	r3, #1
 1755 0010 80F82D30 		strb	r3, [r0, #45]
 1756              	.L150:
 748:../system/src/drivers/l4/serial_stm32l4x.c **** 	else {
 749:../system/src/drivers/l4/serial_stm32l4x.c **** 		;
 750:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 751:../system/src/drivers/l4/serial_stm32l4x.c **** 
 752:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (value != 0) {
 1757              		.loc 1 752 0
 1758 0014 1AB9     		cbnz	r2, .L154
 753:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_timeout_trigger_value_in_msec = value;
 754:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 755:../system/src/drivers/l4/serial_stm32l4x.c **** 	else {
 756:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_timeout_trigger_value_in_msec = SRL_DEFAULT_RX_TIMEOUT_IN_MS;
 1759              		.loc 1 756 0
 1760 0016 4FF49663 		mov	r3, #1200
 1761 001a 4363     		str	r3, [r0, #52]
 757:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 758:../system/src/drivers/l4/serial_stm32l4x.c **** }
 1762              		.loc 1 758 0
 1763 001c 7047     		bx	lr
 1764              	.L154:
 753:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_timeout_trigger_value_in_msec = value;
 1765              		.loc 1 753 0
 1766 001e 4263     		str	r2, [r0, #52]
 1767 0020 7047     		bx	lr
 1768              		.cfi_endproc
 1769              	.LFE397:
 1771              		.section	.text.srl_switch_timeout_for_waiting,"ax",%progbits
 1772              		.align	1
 1773              		.global	srl_switch_timeout_for_waiting
 1774              		.syntax unified
 1775              		.thumb
 1776              		.thumb_func
 1777              		.fpu fpv4-sp-d16
 1779              	srl_switch_timeout_for_waiting:
 1780              	.LFB398:
 759:../system/src/drivers/l4/serial_stm32l4x.c **** 
 760:../system/src/drivers/l4/serial_stm32l4x.c **** /**
 761:../system/src/drivers/l4/serial_stm32l4x.c ****  * This function enables the timeout which is calculated for the waiting state for
 762:../system/src/drivers/l4/serial_stm32l4x.c ****  * the data reception to begin (the first byte on serial port). It must be called for
 763:../system/src/drivers/l4/serial_stm32l4x.c ****  * each RX transaction it is required as this timeout is cleared/disabled after the first
 764:../system/src/drivers/l4/serial_stm32l4x.c ****  * byte received by the serial port (when the state changes from SRL_WAITING_TO_RX to
 765:../system/src/drivers/l4/serial_stm32l4x.c ****  * SRL_RXING)
 766:../system/src/drivers/l4/serial_stm32l4x.c ****  */
 767:../system/src/drivers/l4/serial_stm32l4x.c **** void srl_switch_timeout_for_waiting(srl_context_t *ctx, uint8_t disable_enable) {
 1781              		.loc 1 767 0
 1782              		.cfi_startproc
 1783              		@ args = 0, pretend = 0, frame = 0
 1784              		@ frame_needed = 0, uses_anonymous_args = 0
 1785              		@ link register save eliminated.
 1786              	.LVL127:
 768:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (disable_enable == 1)
 1787              		.loc 1 768 0
 1788 0000 0129     		cmp	r1, #1
 1789 0002 04D0     		beq	.L159
 769:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_timeout_waiting_enable = 1;
 770:../system/src/drivers/l4/serial_stm32l4x.c **** 	else if (disable_enable == 0)
 1790              		.loc 1 770 0
 1791 0004 31B9     		cbnz	r1, .L157
 771:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_timeout_waiting_enable = 0;
 1792              		.loc 1 771 0
 1793 0006 0023     		movs	r3, #0
 1794 0008 80F82E30 		strb	r3, [r0, #46]
 1795 000c 02E0     		b	.L157
 1796              	.L159:
 769:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_timeout_waiting_enable = 1;
 1797              		.loc 1 769 0
 1798 000e 0123     		movs	r3, #1
 1799 0010 80F82E30 		strb	r3, [r0, #46]
 1800              	.L157:
 772:../system/src/drivers/l4/serial_stm32l4x.c **** 	else {
 773:../system/src/drivers/l4/serial_stm32l4x.c **** 		;
 774:../system/src/drivers/l4/serial_stm32l4x.c **** 	}
 775:../system/src/drivers/l4/serial_stm32l4x.c **** 
 776:../system/src/drivers/l4/serial_stm32l4x.c **** 	if (ctx->srl_rx_timeout_trigger_value_in_msec == 0)
 1801              		.loc 1 776 0
 1802 0014 436B     		ldr	r3, [r0, #52]
 1803 0016 13B9     		cbnz	r3, .L155
 777:../system/src/drivers/l4/serial_stm32l4x.c **** 		ctx->srl_rx_timeout_trigger_value_in_msec = SRL_DEFAULT_RX_TIMEOUT_IN_MS;
 1804              		.loc 1 777 0
 1805 0018 4FF49663 		mov	r3, #1200
 1806 001c 4363     		str	r3, [r0, #52]
 1807              	.L155:
 778:../system/src/drivers/l4/serial_stm32l4x.c **** 
 779:../system/src/drivers/l4/serial_stm32l4x.c **** }
 1808              		.loc 1 779 0
 1809 001e 7047     		bx	lr
 1810              		.cfi_endproc
 1811              	.LFE398:
 1813              		.global	srl_usart2_rx_buffer
 1814              		.global	srl_usart2_tx_buffer
 1815              		.global	srl_usart1_rx_buffer
 1816              		.global	srl_usart1_tx_buffer
 1817              		.section	.bss.srl_usart1_rx_buffer,"aw",%nobits
 1818              		.align	2
 1821              	srl_usart1_rx_buffer:
 1822 0000 00000000 		.space	512
 1822      00000000 
 1822      00000000 
 1822      00000000 
 1822      00000000 
 1823              		.section	.bss.srl_usart1_tx_buffer,"aw",%nobits
 1824              		.align	2
 1825              		.set	.LANCHOR0,. + 0
 1828              	srl_usart1_tx_buffer:
 1829 0000 00000000 		.space	512
 1829      00000000 
 1829      00000000 
 1829      00000000 
 1829      00000000 
 1830              		.section	.bss.srl_usart2_rx_buffer,"aw",%nobits
 1831              		.align	2
 1834              	srl_usart2_rx_buffer:
 1835 0000 00000000 		.space	96
 1835      00000000 
 1835      00000000 
 1835      00000000 
 1835      00000000 
 1836              		.section	.bss.srl_usart2_tx_buffer,"aw",%nobits
 1837              		.align	2
 1840              	srl_usart2_tx_buffer:
 1841 0000 00000000 		.space	96
 1841      00000000 
 1841      00000000 
 1841      00000000 
 1841      00000000 
 1842              		.text
 1843              	.Letext0:
 1844              		.file 5 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/std
 1845              		.file 6 "../system/include/cmsis/stm32l4xx/device/stm32l471xx.h"
 1846              		.file 7 "../system/include/cmsis/stm32l4xx/device/system_stm32l4xx.h"
 1847              		.file 8 "../system/include/stm32l4-hal-driver/stm32l4xx_ll_usart.h"
 1848              		.file 9 "../system/include/drivers/serial.h"
 1849              		.file 10 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/lock.h"
 1850              		.file 11 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_types.h"
 1851              		.file 12 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/st
 1852              		.file 13 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/unistd.h"
 1853              		.file 14 "../system/include/aprs/cfifo.h"
 1854              		.file 15 "../system/include/aprs/afsk.h"
 1855              		.file 16 "../system/include/aprs/ax25.h"
 1856              		.file 17 "../include/config_data.h"
 1857              		.file 18 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/reent.h"
 1858              		.file 19 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/string.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 serial_stm32l4x.c
     /tmp/ccOU2io1.s:18     .text.srl_init:0000000000000000 $t
     /tmp/ccOU2io1.s:25     .text.srl_init:0000000000000000 srl_init
     /tmp/ccOU2io1.s:187    .text.srl_init:00000000000000bc $d
     /tmp/ccOU2io1.s:196    .text.srl_close:0000000000000000 $t
     /tmp/ccOU2io1.s:203    .text.srl_close:0000000000000000 srl_close
     /tmp/ccOU2io1.s:247    .text.srl_keep_timeout:0000000000000000 $t
     /tmp/ccOU2io1.s:254    .text.srl_keep_timeout:0000000000000000 srl_keep_timeout
     /tmp/ccOU2io1.s:343    .text.srl_keep_timeout:000000000000008c $d
     /tmp/ccOU2io1.s:348    .text.srl_send_data:0000000000000000 $t
     /tmp/ccOU2io1.s:355    .text.srl_send_data:0000000000000000 srl_send_data
     /tmp/ccOU2io1.s:520    .text.srl_send_data:00000000000000c0 $d
     /tmp/ccOU2io1.s:525    .text.srl_start_tx:0000000000000000 $t
     /tmp/ccOU2io1.s:532    .text.srl_start_tx:0000000000000000 srl_start_tx
     /tmp/ccOU2io1.s:624    .text.srl_start_tx:0000000000000070 $d
     /tmp/ccOU2io1.s:629    .text.srl_wait_for_tx_completion:0000000000000000 $t
     /tmp/ccOU2io1.s:636    .text.srl_wait_for_tx_completion:0000000000000000 srl_wait_for_tx_completion
     /tmp/ccOU2io1.s:659    .text.srl_wait_for_rx_completion_or_timeout:0000000000000000 $t
     /tmp/ccOU2io1.s:666    .text.srl_wait_for_rx_completion_or_timeout:0000000000000000 srl_wait_for_rx_completion_or_timeout
     /tmp/ccOU2io1.s:711    .text.srl_receive_data:0000000000000000 $t
     /tmp/ccOU2io1.s:718    .text.srl_receive_data:0000000000000000 srl_receive_data
     /tmp/ccOU2io1.s:874    .text.srl_receive_data:00000000000000dc $d
     /tmp/ccOU2io1.s:879    .text.srl_receive_data_with_instant_timeout:0000000000000000 $t
     /tmp/ccOU2io1.s:886    .text.srl_receive_data_with_instant_timeout:0000000000000000 srl_receive_data_with_instant_timeout
     /tmp/ccOU2io1.s:1041   .text.srl_receive_data_with_instant_timeout:00000000000000d8 $d
     /tmp/ccOU2io1.s:1046   .text.srl_receive_data_with_callback:0000000000000000 $t
     /tmp/ccOU2io1.s:1053   .text.srl_receive_data_with_callback:0000000000000000 srl_receive_data_with_callback
     /tmp/ccOU2io1.s:1157   .text.srl_receive_data_with_callback:0000000000000080 $d
     /tmp/ccOU2io1.s:1162   .text.srl_irq_handler:0000000000000000 $t
     /tmp/ccOU2io1.s:1169   .text.srl_irq_handler:0000000000000000 srl_irq_handler
     /tmp/ccOU2io1.s:1559   .text.srl_irq_handler:000000000000022c $d
     /tmp/ccOU2io1.s:1566   .text.srl_get_num_bytes_rxed:0000000000000000 $t
     /tmp/ccOU2io1.s:1573   .text.srl_get_num_bytes_rxed:0000000000000000 srl_get_num_bytes_rxed
     /tmp/ccOU2io1.s:1589   .text.srl_get_rx_buffer:0000000000000000 $t
     /tmp/ccOU2io1.s:1596   .text.srl_get_rx_buffer:0000000000000000 srl_get_rx_buffer
     /tmp/ccOU2io1.s:1612   .text.srl_keep_tx_delay:0000000000000000 $t
     /tmp/ccOU2io1.s:1619   .text.srl_keep_tx_delay:0000000000000000 srl_keep_tx_delay
     /tmp/ccOU2io1.s:1688   .text.srl_keep_tx_delay:000000000000005c $d
     /tmp/ccOU2io1.s:1693   .text.srl_switch_tx_delay:0000000000000000 $t
     /tmp/ccOU2io1.s:1700   .text.srl_switch_tx_delay:0000000000000000 srl_switch_tx_delay
     /tmp/ccOU2io1.s:1728   .text.srl_switch_timeout:0000000000000000 $t
     /tmp/ccOU2io1.s:1735   .text.srl_switch_timeout:0000000000000000 srl_switch_timeout
     /tmp/ccOU2io1.s:1772   .text.srl_switch_timeout_for_waiting:0000000000000000 $t
     /tmp/ccOU2io1.s:1779   .text.srl_switch_timeout_for_waiting:0000000000000000 srl_switch_timeout_for_waiting
     /tmp/ccOU2io1.s:1834   .bss.srl_usart2_rx_buffer:0000000000000000 srl_usart2_rx_buffer
     /tmp/ccOU2io1.s:1840   .bss.srl_usart2_tx_buffer:0000000000000000 srl_usart2_tx_buffer
     /tmp/ccOU2io1.s:1821   .bss.srl_usart1_rx_buffer:0000000000000000 srl_usart1_rx_buffer
     /tmp/ccOU2io1.s:1828   .bss.srl_usart1_tx_buffer:0000000000000000 srl_usart1_tx_buffer
     /tmp/ccOU2io1.s:1818   .bss.srl_usart1_rx_buffer:0000000000000000 $d
     /tmp/ccOU2io1.s:1824   .bss.srl_usart1_tx_buffer:0000000000000000 $d
     /tmp/ccOU2io1.s:1831   .bss.srl_usart2_rx_buffer:0000000000000000 $d
     /tmp/ccOU2io1.s:1837   .bss.srl_usart2_tx_buffer:0000000000000000 $d
                           .group:0000000000000000 wm4.0.95bc707da9dcffdc6c8c58936cbc8421
                           .group:0000000000000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:0000000000000000 wm4.stm32l4xx.h.39.54a1fe1e096c7852edd649652f013a11
                           .group:0000000000000000 wm4.stm32l471xx.h.35.e78ad65c513105dda311dc495ac74d04
                           .group:0000000000000000 wm4.cmsis_version.h.32.46e8eccfa2cfeaae11d008bb2823a3ed
                           .group:0000000000000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.b6144e50d34fc998dd4c2cfb6387cf91
                           .group:0000000000000000 wm4.core_cm4.h.174.fcddd62df80231752fa39eb9b61dadfe
                           .group:0000000000000000 wm4.mpu_armv7.h.32.4049752bb5792d4e15357775e9506cfc
                           .group:0000000000000000 wm4.stm32l471xx.h.423.ceac761476affad641a3347d7727acfd
                           .group:0000000000000000 wm4.stm32l4xx.h.197.fb1c68184133668ca24c44c29ba4361f
                           .group:0000000000000000 wm4.stm32l4xx_ll_usart.h.22.ec2beebcd146668c5b35749264d7b58a
                           .group:0000000000000000 wm4.serial.h.14.eed7cf013c382ed4598746b40f0e2523
                           .group:0000000000000000 wm4.station_config.h.9.d547169434a316afe56104ac612d2109
                           .group:0000000000000000 wm4.station_config_target_hw.h.9.a20e080416e80d1cff9c1b51cc464832
                           .group:0000000000000000 wm4._newlib_version.h.4.875b979a44719054cd750d0952ad3fd6
                           .group:0000000000000000 wm4.newlib.h.18.5e5ca3429233af402d406a202f1fc1ac
                           .group:0000000000000000 wm4.ieeefp.h.77.220d9cccac42cd58761758bee2df4ce6
                           .group:0000000000000000 wm4.features.h.22.fad1cec3bc7ff06488171438dbdcfd02
                           .group:0000000000000000 wm4.config.h.220.6cac6a9685cfce5e83c17784171638d9
                           .group:0000000000000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:0000000000000000 wm4.unistd.h.9.2709ac388e61c5728907bf928c890ff7
                           .group:0000000000000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:0000000000000000 wm4.stddef.h.137.87f4223e19f53e7620a07a017dcd2e0a
                           .group:0000000000000000 wm4.cdefs.h.47.7eec48e1bc15e3b0aff1089c232f5a9c
                           .group:0000000000000000 wm4.types.h.40.e8c16e7ec36ba55f133d0616070e25fc
                           .group:0000000000000000 wm4.stddef.h.39.79ae3d254e9e71fbd4877f77aa50f4ea
                           .group:0000000000000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:0000000000000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:0000000000000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:0000000000000000 wm4._types.h.184.03611d4f6b5bec9997bcf4279eceba07
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:0000000000000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:0000000000000000 wm4._timeval.h.30.0e8bfd94e85db17dda3286ee81496fe6
                           .group:0000000000000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:0000000000000000 wm4.select.h.19.97ca6fd0c752a0f3b6719fd314d361e6
                           .group:0000000000000000 wm4.types.h.69.ed3eae3cf73030a737515151ebcab7a1
                           .group:0000000000000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:0000000000000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:0000000000000000 wm4.unistd.h.170.da6e816043042c61475c2b1f58468b37
                           .group:0000000000000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:0000000000000000 wm4.macros.h.2.7a7a5ac48d4160b7481c806e80b68442
                           .group:0000000000000000 wm4.config.h.2.f5e96167cb26b0ce97c5e7513a95bc8b
                           .group:0000000000000000 wm4.afsk.h.17.cf8f922069680e152e1eddb76cd4cc82
                           .group:0000000000000000 wm4.ax25.h.18.077e42a4af9016476e34900472a8fe18
                           .group:0000000000000000 wm4.config_data.h.9.6026a38cd2f39158a8fd50707ba1bf90
                           .group:0000000000000000 wm4.main.h.8.42cf439a5d154d59d134d46c01c2e721
                           .group:0000000000000000 wm4.reent.h.17.90c2574d4acdcfce933db5cb09ff35fe
                           .group:0000000000000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:0000000000000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e
                           .group:0000000000000000 wm4.stm32l4xx_ll_gpio.h.22.6ea69d1eee1200f6e0d48e871aaa811d

UNDEFINED SYMBOLS
memset
LL_USART_Init
LL_USART_DeInit
master_time
