
---------- Begin Simulation Statistics ----------
final_tick                               1261368869000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64433                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702164                       # Number of bytes of host memory used
host_op_rate                                    64622                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22295.96                       # Real time elapsed on the host
host_tick_rate                               56573886                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436600919                       # Number of instructions simulated
sim_ops                                    1440804688                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.261369                       # Number of seconds simulated
sim_ticks                                1261368869000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.177685                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              180433391                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           209373681                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13342640                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        280918145                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23697235                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24872749                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1175514                       # Number of indirect misses.
system.cpu0.branchPred.lookups              356692297                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2189075                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100287                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8757928                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547663                       # Number of branches committed
system.cpu0.commit.bw_lim_events             48562413                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309787                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       95451082                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316559802                       # Number of instructions committed
system.cpu0.commit.committedOps            1318663388                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2332755250                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.565282                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.421763                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1747847588     74.93%     74.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    335209575     14.37%     89.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     80573438      3.45%     92.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     79119083      3.39%     96.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27254010      1.17%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3268097      0.14%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5353463      0.23%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5567583      0.24%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     48562413      2.08%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2332755250                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143814                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273931413                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173064                       # Number of loads committed
system.cpu0.commit.membars                    4203741                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203750      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742068874     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831810      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099839      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407273339     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185711     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318663388                       # Class of committed instruction
system.cpu0.commit.refs                     558459085                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316559802                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318663388                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.907600                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.907600                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            499558599                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4636225                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           177636966                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1437082777                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               836349489                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                998298014                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8771613                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12341681                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7638065                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  356692297                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                258709884                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1503929826                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4062227                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          150                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1467575223                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           60                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26712670                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142025                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         833329390                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         204130626                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.584349                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2350615780                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.625642                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870110                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1293525182     55.03%     55.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               786043167     33.44%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               165463822      7.04%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                83500133      3.55%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11858120      0.50%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7721844      0.33%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  398155      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101627      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3730      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2350615780                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      31                       # number of floating regfile writes
system.cpu0.idleCycles                      160854069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8895557                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               341184539                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.556412                       # Inst execution rate
system.cpu0.iew.exec_refs                   605597155                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 162000920                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              378255741                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            442824390                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2457300                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5752754                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           163367337                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1414049160                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            443596235                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9846224                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1397411223                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2207814                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             16769318                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8771613                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             21515642                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       333969                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        27119688                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        39475                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13690                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6773022                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37651326                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10081316                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13690                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       761082                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8134475                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                626438486                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1384431983                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.852032                       # average fanout of values written-back
system.cpu0.iew.wb_producers                533745402                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.551244                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1384551430                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1715601597                       # number of integer regfile reads
system.cpu0.int_regfile_writes              891144154                       # number of integer regfile writes
system.cpu0.ipc                              0.524219                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.524219                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205643      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            781869285     55.56%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834231      0.84%     56.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100433      0.15%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           447202990     31.78%     88.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          160044800     11.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             12      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1407257448                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     69                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                135                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                67                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3574444                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002540                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 785167     21.97%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2127123     59.51%     81.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               662151     18.52%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1406626180                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5168983342                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1384431917                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1509447302                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1406686503                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1407257448                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7362657                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       95385768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           278358                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1052870                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     24542711                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2350615780                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.598676                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.825967                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1331288786     56.64%     56.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          715460676     30.44%     87.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          248245013     10.56%     97.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39299854      1.67%     99.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9693982      0.41%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2242542      0.10%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3550657      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             559556      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             274714      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2350615780                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.560332                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19398635                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4615417                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           442824390                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          163367337                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1911                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2511469849                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11268168                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              415140041                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845203487                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14351379                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               848214532                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              28922576                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                25435                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1751850618                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1427547540                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          925849609                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                992050279                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              41556368                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8771613                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             86039594                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                80646117                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1751850561                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        399721                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5892                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32609816                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5890                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3698283062                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2846133465                       # The number of ROB writes
system.cpu0.timesIdled                       20887304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1867                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.999758                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21186630                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23282073                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2818802                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31353934                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1070767                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1097584                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           26817                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36041645                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48312                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100001                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1998360                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28114642                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4389000                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300698                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18206582                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120041117                       # Number of instructions committed
system.cpu1.commit.committedOps             122141300                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    491775670                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.248368                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.023874                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    444270268     90.34%     90.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23059557      4.69%     95.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7798743      1.59%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6976648      1.42%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1892969      0.38%     98.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       823184      0.17%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2202590      0.45%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       362711      0.07%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4389000      0.89%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    491775670                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797341                       # Number of function calls committed.
system.cpu1.commit.int_insts                116578813                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30172083                       # Number of loads committed
system.cpu1.commit.membars                    4200131                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200131      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76651465     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32272084     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9017476      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122141300                       # Class of committed instruction
system.cpu1.commit.refs                      41289572                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120041117                       # Number of Instructions Simulated
system.cpu1.committedOps                    122141300                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.132955                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.132955                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            396961958                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               867170                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20127462                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146959344                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26359258                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 64790422                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2000513                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2040048                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5276191                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36041645                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23303173                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    466678630                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               293514                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     152659277                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5641910                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072646                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25888737                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22257397                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.307704                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         495388342                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.312401                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.745814                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               397149097     80.17%     80.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62868528     12.69%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19220202      3.88%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12572050      2.54%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2637061      0.53%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  462830      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  477883      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     556      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     135      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           495388342                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         736190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2120129                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30872017                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.272332                       # Inst execution rate
system.cpu1.iew.exec_refs                    46139858                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11511761                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              324513538                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34876222                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100645                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1960278                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11872696                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          140300574                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34628097                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1859549                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            135110708                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1856484                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6263916                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2000513                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10858726                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       196672                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1105103                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31630                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2820                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        16817                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4704139                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       755207                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2820                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       547880                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1572249                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 80790011                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133323839                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.832841                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 67285257                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.268731                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133401747                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               171181677                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89949928                       # number of integer regfile writes
system.cpu1.ipc                              0.241958                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.241958                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200240      3.07%      3.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86089058     62.85%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37192139     27.15%     93.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9488673      6.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136970257                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3232203                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023598                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 824856     25.52%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1878068     58.10%     83.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               529276     16.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             136002205                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         772833553                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133323827                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        158462030                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133999706                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136970257                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300868                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18159273                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           272521                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           170                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7541880                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    495388342                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.276491                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.778909                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          414755635     83.72%     83.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           48902208      9.87%     93.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18782879      3.79%     97.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6221458      1.26%     98.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4076406      0.82%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1110849      0.22%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             955178      0.19%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             422852      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             160877      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      495388342                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.276080                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13874191                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1401163                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34876222                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11872696                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    109                       # number of misc regfile reads
system.cpu1.numCycles                       496124532                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2026606647                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              349566675                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81673332                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14022240                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                29982855                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3434184                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                37176                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            183942959                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144745381                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97399744                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 64872819                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30653014                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2000513                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             48941164                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15726412                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       183942947                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24316                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               606                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 31229052                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           605                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   627734318                       # The number of ROB reads
system.cpu1.rob.rob_writes                  284319650                       # The number of ROB writes
system.cpu1.timesIdled                          50940                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10066731                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2495054                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13631485                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              51147                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2399468                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13284139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26529913                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       571450                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        39440                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76449708                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6702728                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    152961604                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6742168                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9808601                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3811176                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9434476                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              383                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            288                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3474727                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3474720                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9808601                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           262                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39813234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39813234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1094047808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1094047808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              576                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13284261                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13284261    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13284261                       # Request fanout histogram
system.membus.respLayer1.occupancy        69139022983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         44375507651                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1261368869000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1261368869000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  6                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1878028500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   598949325.097499                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value   1394986000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2548202000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1255734783500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5634085500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    228003890                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       228003890                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    228003890                       # number of overall hits
system.cpu0.icache.overall_hits::total      228003890                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     30705994                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      30705994                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     30705994                       # number of overall misses
system.cpu0.icache.overall_misses::total     30705994                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 421131622994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 421131622994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 421131622994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 421131622994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    258709884                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    258709884                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    258709884                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    258709884                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.118689                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.118689                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.118689                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.118689                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13714.964674                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13714.964674                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13714.964674                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13714.964674                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3066                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.745455                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29705109                       # number of writebacks
system.cpu0.icache.writebacks::total         29705109                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1000851                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1000851                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1000851                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1000851                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29705143                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29705143                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29705143                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29705143                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 380996375496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 380996375496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 380996375496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 380996375496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.114820                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.114820                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.114820                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.114820                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12825.939787                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12825.939787                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12825.939787                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12825.939787                       # average overall mshr miss latency
system.cpu0.icache.replacements              29705109                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    228003890                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      228003890                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     30705994                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     30705994                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 421131622994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 421131622994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    258709884                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    258709884                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.118689                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.118689                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13714.964674                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13714.964674                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1000851                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1000851                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29705143                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29705143                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 380996375496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 380996375496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.114820                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.114820                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12825.939787                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12825.939787                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          257708800                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29705109                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.675572                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        547124909                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       547124909                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    480199253                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       480199253                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    480199253                       # number of overall hits
system.cpu0.dcache.overall_hits::total      480199253                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     79398818                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      79398818                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     79398818                       # number of overall misses
system.cpu0.dcache.overall_misses::total     79398818                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2252488097734                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2252488097734                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2252488097734                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2252488097734                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    559598071                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    559598071                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    559598071                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    559598071                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.141885                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.141885                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.141885                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.141885                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28369.290053                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28369.290053                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28369.290053                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28369.290053                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23500909                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       447683                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           377078                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4774                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.323734                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    93.775241                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43741415                       # number of writebacks
system.cpu0.dcache.writebacks::total         43741415                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     36570666                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     36570666                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     36570666                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     36570666                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42828152                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42828152                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42828152                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42828152                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 813366182898                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 813366182898                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 813366182898                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 813366182898                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076534                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076534                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076534                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076534                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18991.391057                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18991.391057                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18991.391057                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18991.391057                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43741415                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    348739691                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      348739691                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     59676529                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     59676529                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1348780776000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1348780776000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    408416220                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    408416220                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.146117                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.146117                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22601.528584                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22601.528584                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     22140381                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     22140381                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     37536148                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     37536148                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 622969445500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 622969445500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091907                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091907                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16596.520386                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16596.520386                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    131459562                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     131459562                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     19722289                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     19722289                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 903707321734                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 903707321734                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181851                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181851                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.130454                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.130454                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45821.624545                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45821.624545                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     14430285                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     14430285                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5292004                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5292004                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 190396737398                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 190396737398                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35978.192269                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35978.192269                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2142                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2142                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1793                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1793                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    136126000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    136126000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.455654                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.455654                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 75920.803123                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 75920.803123                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1777                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1777                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       906500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       906500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004066                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004066                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 56656.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56656.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3737                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3737                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       575500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       575500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037600                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037600                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  3941.780822                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3941.780822                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       432500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       432500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036827                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036827                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3024.475524                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3024.475524                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1186135                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1186135                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       914152                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       914152                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92583724500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92583724500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100287                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100287                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.435251                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.435251                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101278.260617                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101278.260617                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       914152                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       914152                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91669572500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91669572500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.435251                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.435251                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100278.260617                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100278.260617                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999325                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          525132549                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43742010                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.005222                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999325                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1167154394                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1167154394                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29410250                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40171954                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               62061                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              656980                       # number of demand (read+write) hits
system.l2.demand_hits::total                 70301245                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29410250                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40171954                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              62061                       # number of overall hits
system.l2.overall_hits::.cpu1.data             656980                       # number of overall hits
system.l2.overall_hits::total                70301245                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            294892                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3568864                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3291                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2309336                       # number of demand (read+write) misses
system.l2.demand_misses::total                6176383                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           294892                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3568864                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3291                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2309336                       # number of overall misses
system.l2.overall_misses::total               6176383                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  24211614498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 387582190507                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    296550999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 256882935524                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     668973291528                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  24211614498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 387582190507                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    296550999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 256882935524                       # number of overall miss cycles
system.l2.overall_miss_latency::total    668973291528                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29705142                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43740818                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           65352                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2966316                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76477628                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29705142                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43740818                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          65352                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2966316                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76477628                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009927                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.081591                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.050358                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.778520                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080761                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009927                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.081591                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.050358                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.778520                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080761                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82103.327652                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108600.997546                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90109.692799                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111236.708527                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108311.497446                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82103.327652                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108600.997546                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90109.692799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111236.708527                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108311.497446                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             260053                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9399                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.668156                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7059569                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3811176                       # number of writebacks
system.l2.writebacks::total                   3811176                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         154778                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          10292                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              165121                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        154778                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         10292                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             165121                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       294882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3414086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2299044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6011262                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       294882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3414086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2299044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7355306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13366568                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  21262457499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 342300404080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    262155999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 233131299058                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 596956316636                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  21262457499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 342300404080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    262155999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 233131299058                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 716408460497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1313364777133                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.078053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.049731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.775050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078602                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.078053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.049731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.775050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.174777                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72104.969103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100261.213127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80663.384308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101403.582993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99306.321474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72104.969103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100261.213127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80663.384308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101403.582993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97400.225157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98257.441786                       # average overall mshr miss latency
system.l2.replacements                       19784559                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10442702                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10442702                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10442702                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10442702                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     65497328                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         65497328                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     65497328                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     65497328                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7355306                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7355306                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 716408460497                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 716408460497                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97400.225157                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97400.225157                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            66                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 73                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       333000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       333000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.880000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.890244                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5045.454545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4561.643836                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           64                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1358000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       139500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1497500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.853333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.865854                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21218.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19928.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21091.549296                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu1.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       568500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       568500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20303.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20303.571429                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4105948                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           221424                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4327372                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2099178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1471662                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3570840                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 228314603761                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 164170783282                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  392485387043                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6205126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1693086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7898212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.338297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.869219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.452107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108763.813150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111554.679867                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109914.022203                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        88505                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         8528                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            97033                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2010673                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1463134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3473807                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 200967805981                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 148883250804                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 349851056785                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.324034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.864182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.439822                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99950.517056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101756.401535                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100711.138179                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29410250                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         62061                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29472311                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       294892                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3291                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           298183                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  24211614498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    296550999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  24508165497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29705142                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        65352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29770494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009927                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.050358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010016                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82103.327652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90109.692799                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82191.692675                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       294882                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3250                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       298132                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  21262457499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    262155999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  21524613498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009927                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.049731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010014                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72104.969103                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80663.384308                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72198.266198                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     36066006                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       435556                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          36501562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1469686                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       837674                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2307360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 159267586746                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  92712152242                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 251979738988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     37535692                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1273230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      38808922                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.039154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.657913                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059454                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108368.445196                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110678.082693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109206.946028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        66273                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1764                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        68037                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1403413                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       835910                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2239323                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 141332598099                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  84248048254                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 225580646353                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037389                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.656527                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057701                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100706.348095                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100786.027508                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100736.091378                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           40                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                49                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          312                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           46                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             358                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4989933                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       352995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5342928                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          352                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           55                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           407                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.886364                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.836364                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.879607                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15993.375000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7673.804348                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14924.379888                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           85                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           96                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          227                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          262                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4606478                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       705996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5312474                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.644886                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.636364                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.643735                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20292.854626                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20171.314286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20276.618321                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999922                       # Cycle average of tags in use
system.l2.tags.total_refs                   159454593                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19784704                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.059488                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.357960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.590954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.426433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.046245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.939510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.638821                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.536843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.024859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.194163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.228732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.156250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1239130176                       # Number of tag accesses
system.l2.tags.data_accesses               1239130176                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      18872384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     218564096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        208000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     147147968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    465340096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          850132544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     18872384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       208000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      19080384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    243915264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       243915264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         294881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3415064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2299187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7270939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13283321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3811176                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3811176                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14961828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        173275321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           164900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        116657365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    368916744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             673976158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14961828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       164900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15126728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193373461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193373461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193373461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14961828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       173275321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          164900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       116657365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    368916744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            867349619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3728073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    294881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3322607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2283098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7270523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005850472750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229184                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229184                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23417540                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3508163                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13283321                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3811176                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13283321                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3811176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 108962                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 83103                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            671343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            666134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            750525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2840850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            769372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            844683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            665621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            651716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            687261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            654803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           666368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           649483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           667690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           654457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           663777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           670276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            243418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233820                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 586672947625                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                65871795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            833692178875                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44531.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63281.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9215548                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1734736                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13283321                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3811176                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3315046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1995746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1004209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  892798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  737391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  608022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  541917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  505353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  460746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  426015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 455495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 866124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 431458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 277083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 242405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 206580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 154376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  50780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  79312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 185267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 211506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 223569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 222987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 222245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 223267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 225323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 228521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 232536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 229630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 231617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 228457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 223681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 222696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 224028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  13148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  11917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5952106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    181.742570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.995204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.437842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4120432     69.23%     69.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       958394     16.10%     85.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       111699      1.88%     87.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        73743      1.24%     88.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        73589      1.24%     89.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        77977      1.31%     90.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        57471      0.97%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        42640      0.72%     92.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       436161      7.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5952106                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.483559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.958330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    518.333279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       229179    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229184                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.266598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.248816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.799203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           202561     88.38%     88.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3077      1.34%     89.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16193      7.07%     96.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5014      2.19%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1508      0.66%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              545      0.24%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              192      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               70      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229184                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              843158976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6973568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238594816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               850132544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            243915264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       668.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    673.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1261368852500                       # Total gap between requests
system.mem_ctrls.avgGap                      73788.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     18872384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    212646848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       208000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    146118272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    465313472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238594816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14961827.950424864888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 168584189.150461733341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 164900.216829435638                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 115841032.382415652275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 368895636.665661215782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 189155465.830669701099                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       294881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3415064                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2299187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7270939                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3811176                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   9124501012                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 201343499546                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    126238576                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 137929797616                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 485168142125                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30524681045442                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30942.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58957.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38842.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59990.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66727.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8009255.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20292087060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10785481080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         37942781100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9802194300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     99571065360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     284574461940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     244723993920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       707692064760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.050841                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 631723242246                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42119740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 587525886754                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22206042600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11802761190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         56122142160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9658195380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     99571065360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     469572849690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      88935877920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       757868934300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        600.830537                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 224646851405                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42119740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 994602277595                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                181                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           91                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11130875906.593407                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   57030931011.791222                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           87     95.60%     95.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.10%     96.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.10%     97.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.10%     98.90% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.10%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 480763193500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             91                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   248459161500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1012909707500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23227360                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23227360                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23227360                       # number of overall hits
system.cpu1.icache.overall_hits::total       23227360                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        75813                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         75813                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        75813                       # number of overall misses
system.cpu1.icache.overall_misses::total        75813                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1267567499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1267567499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1267567499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1267567499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23303173                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23303173                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23303173                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23303173                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003253                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003253                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003253                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003253                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16719.658884                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16719.658884                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16719.658884                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16719.658884                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          334                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    66.800000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        65320                       # number of writebacks
system.cpu1.icache.writebacks::total            65320                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        10461                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        10461                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        10461                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        10461                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        65352                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        65352                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        65352                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        65352                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1091638500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1091638500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1091638500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1091638500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002804                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002804                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002804                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002804                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16703.979985                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16703.979985                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16703.979985                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16703.979985                       # average overall mshr miss latency
system.cpu1.icache.replacements                 65320                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23227360                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23227360                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        75813                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        75813                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1267567499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1267567499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23303173                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23303173                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003253                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003253                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16719.658884                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16719.658884                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        10461                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        10461                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        65352                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        65352                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1091638500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1091638500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002804                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002804                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16703.979985                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16703.979985                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.449555                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21209332                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            65320                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           324.698898                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        397015500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.449555                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.951549                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.951549                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46671698                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46671698                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31127545                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31127545                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31127545                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31127545                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10631059                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10631059                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10631059                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10631059                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 996779296439                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 996779296439                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 996779296439                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 996779296439                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41758604                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41758604                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41758604                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41758604                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.254584                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.254584                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.254584                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.254584                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93761.053949                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93761.053949                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93761.053949                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93761.053949                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13779404                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       330553                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           202703                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4090                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.978293                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.819804                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2966202                       # number of writebacks
system.cpu1.dcache.writebacks::total          2966202                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8439333                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8439333                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8439333                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8439333                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2191726                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2191726                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2191726                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2191726                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 194308639854                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 194308639854                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 194308639854                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 194308639854                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052486                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052486                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052486                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052486                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88655.534430                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88655.534430                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88655.534430                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88655.534430                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2966202                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26581948                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26581948                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6159625                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6159625                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 465166125000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 465166125000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32741573                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32741573                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.188129                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.188129                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75518.578647                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75518.578647                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4885948                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4885948                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1273677                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1273677                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 100721089500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 100721089500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038901                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038901                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79078.989022                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79078.989022                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4545597                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4545597                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4471434                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4471434                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 531613171439                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 531613171439                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9017031                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9017031                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.495888                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.495888                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 118890.980262                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 118890.980262                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3553385                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3553385                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       918049                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       918049                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  93587550354                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  93587550354                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101941.781271                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101941.781271                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4850000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4850000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.331250                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.331250                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30503.144654                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30503.144654                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          151                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          151                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            8                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        88500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        88500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.016667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.016667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11062.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11062.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          306                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          306                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1389000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1389000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.321508                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.321508                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9579.310345                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9579.310345                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1244000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1244000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.321508                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.321508                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8579.310345                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8579.310345                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1324480                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1324480                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775521                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775521                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77465386000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77465386000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.369296                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.369296                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99888.186136                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99888.186136                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775521                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775521                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76689865000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76689865000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.369296                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.369296                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98888.186136                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98888.186136                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.291629                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35419417                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2967111                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.937341                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        397027000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.291629                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.946613                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.946613                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90686214                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90686214                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1261368869000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          68580313                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14253878                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     66035344                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15973383                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13608967                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             391                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           288                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            679                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7898957                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7898957                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29770494                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     38809820                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          407                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          407                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89115392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    131225123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       196024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8900008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             229436547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3802256000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5598862912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8363008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    379681152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9789163072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        33395738                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244020416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        109876037                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.066934                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.252451                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              102591869     93.37%     93.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7213947      6.57%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  70221      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          109876037                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       152960403881                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65617903516                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44589938901                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4452112842                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          98154736                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4677928088500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62284                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704016                       # Number of bytes of host memory used
host_op_rate                                    62352                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 79404.12                       # Real time elapsed on the host
host_tick_rate                               43027480                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4945618450                       # Number of instructions simulated
sim_ops                                    4951002569                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.416559                       # Number of seconds simulated
sim_ticks                                3416559219500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.527344                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              407754945                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           409691375                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         50988878                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        495163806                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            993783                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1003267                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9484                       # Number of indirect misses.
system.cpu0.branchPred.lookups              527157447                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6786                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        591821                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         50978867                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 224463112                       # Number of branches committed
system.cpu0.commit.bw_lim_events             99693828                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1779870                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts     1110647799                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1759128197                       # Number of instructions committed
system.cpu0.commit.committedOps            1759720163                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6637706604                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.265110                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.218822                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6168967166     92.94%     92.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    168752632      2.54%     95.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     62148703      0.94%     96.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     35582276      0.54%     96.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     28211527      0.43%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     18253588      0.27%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     34419563      0.52%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     21677321      0.33%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     99693828      1.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6637706604                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 666428165                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1821376                       # Number of function calls committed.
system.cpu0.commit.int_insts               1402730815                       # Number of committed integer instructions.
system.cpu0.commit.loads                    444803056                       # Number of loads committed
system.cpu0.commit.membars                    1181885                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1182464      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       813125935     46.21%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6951      0.00%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             990      0.00%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     205502847     11.68%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           562      0.00%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt     112690189      6.40%     64.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     26868490      1.53%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      37484353      2.13%     68.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     37602422      2.14%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      277610700     15.78%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1364958      0.08%     86.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    167784177      9.53%     95.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     78495125      4.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1759720163                       # Class of committed instruction
system.cpu0.commit.refs                     525254960                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1759128197                       # Number of Instructions Simulated
system.cpu0.committedOps                   1759720163                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.880565                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.880565                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           5371061946                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                10099                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           326614007                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3272742000                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               290174182                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                976329435                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              56679975                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                15006                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            121855338                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  527157447                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                273848134                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6467747908                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4840440                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          181                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4026467193                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              113379978                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.077223                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         291662729                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         408748728                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.589837                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6816100876                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.590883                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.257091                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              4685561152     68.74%     68.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1462052760     21.45%     90.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               127671151      1.87%     92.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               308219460      4.52%     96.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                26079735      0.38%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2962096      0.04%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               158555194      2.33%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                44990597      0.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8731      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6816100876                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                781881102                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               659914060                       # number of floating regfile writes
system.cpu0.idleCycles                       10309945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            57445103                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               321717063                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.387690                       # Inst execution rate
system.cpu0.iew.exec_refs                  1068022842                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  85285102                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             3230553905                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            735763595                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            880118                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         68298067                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           110282336                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2866432155                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            982737740                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         54725637                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2646529135                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              27940897                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            542188840                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              56679975                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            594835901                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     61762315                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1181269                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          178                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      6163053                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    290960539                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29830432                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       6163053                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     25555083                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      31890020                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1781331345                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2184968731                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.763348                       # average fanout of values written-back
system.cpu0.iew.wb_producers               1359775795                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.320076                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2198572818                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2691161627                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1133016688                       # number of integer regfile writes
system.cpu0.ipc                              0.257694                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.257694                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1184156      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1131622331     41.89%     41.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7175      0.00%     41.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  993      0.00%     41.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          223857617      8.29%     50.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                564      0.00%     50.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          154085088      5.70%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          27156135      1.01%     56.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           37484353      1.39%     58.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          41126552      1.52%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           677983573     25.10%     84.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1374125      0.05%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      321900092     11.92%     96.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      83472017      3.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2701254771                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1082753132                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1976549106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    742570248                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1518395107                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  257067819                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.095166                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                6792415      2.64%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                61600      0.02%      2.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               350630      0.14%      2.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                3618      0.00%      2.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            175640437     68.32%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              320478      0.12%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     71.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              56599038     22.02%     93.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5651      0.00%     93.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         17274366      6.72%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           19585      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1874385302                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10527531345                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1442398483                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2460910499                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2863806594                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2701254771                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2625561                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined     1106711995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         28402213                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        845691                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    958293130                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6816100876                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.396305                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.064537                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5596986732     82.11%     82.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          564085729      8.28%     90.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          263424137      3.86%     94.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          138616331      2.03%     96.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          148554847      2.18%     98.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           57998811      0.85%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           24530697      0.36%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           12154586      0.18%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9749006      0.14%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6816100876                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.395706                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         61659597                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        40058131                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           735763595                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          110282336                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              805623719                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             420148863                       # number of misc regfile writes
system.cpu0.numCycles                      6826410821                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6707758                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4705404399                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1455424380                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             221539528                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               369016311                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             475126447                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             42476914                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           4349805416                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3087271119                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         2577810143                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                969750758                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12366018                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              56679975                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            714875800                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps              1122385768                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1351196713                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2998608703                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        373633                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6947                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                661024659                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6915                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9408170515                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5919647613                       # The number of ROB writes
system.cpu0.timesIdled                          96000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1689                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.515230                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              405323972                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           407298433                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         50651010                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        492102701                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            974131                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         977209                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3078                       # Number of indirect misses.
system.cpu1.branchPred.lookups              523894337                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1754                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        586890                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         50646611                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 223110398                       # Number of branches committed
system.cpu1.commit.bw_lim_events             98912020                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1766686                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts     1103865667                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1749889334                       # Number of instructions committed
system.cpu1.commit.committedOps            1750477718                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6643681568                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.263480                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.214848                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6177104489     92.98%     92.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    167879778      2.53%     95.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     61723838      0.93%     96.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     36201001      0.54%     96.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     27834423      0.42%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     18123365      0.27%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     34021994      0.51%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     21880660      0.33%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     98912020      1.49%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6643681568                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 663138242                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1774397                       # Number of function calls committed.
system.cpu1.commit.int_insts               1395536108                       # Number of committed integer instructions.
system.cpu1.commit.loads                    442475538                       # Number of loads committed
system.cpu1.commit.membars                    1174369                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1174369      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       808822154     46.21%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            544      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             384      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     204179233     11.66%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt     112217162      6.41%     64.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     26701334      1.53%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      37484128      2.14%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     37366253      2.13%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      276130853     15.77%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1211172      0.07%     85.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    166931575      9.54%     95.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     78258557      4.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1750477718                       # Class of committed instruction
system.cpu1.commit.refs                     522532157                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1749889334                       # Number of Instructions Simulated
system.cpu1.committedOps                   1750477718                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.899064                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.899064                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5394076369                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 4412                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           324758535                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3254198329                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               286972664                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                961264765                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              56315953                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                11964                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            122365207                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  523894337                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                272217510                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6476479230                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              4793873                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4002797328                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles              112640704                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.076784                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         288195376                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         406298103                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.586668                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6820994958                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.586988                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.253749                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              4702968838     68.95%     68.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              1453122739     21.30%     90.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               127382165      1.87%     92.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               306386032      4.49%     96.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                25885375      0.38%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2949219      0.04%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               157595551      2.31%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                44702765      0.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2274      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6820994958                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                778212263                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               657020869                       # number of floating regfile writes
system.cpu1.idleCycles                        1935372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            57084150                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               319692985                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.385671                       # Inst execution rate
system.cpu1.iew.exec_refs                  1061285074                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  84869613                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             3253425692                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            731638263                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            873792                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         67955695                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts           109724056                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         2850452819                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            976415461                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         54371308                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2631406586                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              28548618                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            538369708                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              56315953                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            591728735                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     61353223                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1168244                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      6129823                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    289162725                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     29667437                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       6129823                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect     25389394                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      31694756                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1773086317                       # num instructions consuming a value
system.cpu1.iew.wb_count                   2173349038                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.763684                       # average fanout of values written-back
system.cpu1.iew.wb_producers               1354076810                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.318536                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    2186866881                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2675247864                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1126619044                       # number of integer regfile writes
system.cpu1.ipc                              0.256472                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.256472                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1175663      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1125233957     41.90%     41.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 546      0.00%     41.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  384      0.00%     41.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          222591908      8.29%     50.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          153491638      5.71%     55.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          26987915      1.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           37484128      1.40%     58.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          40947587      1.52%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     59.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           673223981     25.07%     84.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1215057      0.05%     84.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      320206697     11.92%     96.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      83218433      3.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2685777894                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1076477762                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1966075651                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    739417436                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1510137356                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  254486942                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.094754                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                6807779      2.68%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                64088      0.03%      2.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               339360      0.13%      2.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                3779      0.00%      2.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            173595326     68.21%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              324464      0.13%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     71.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              56129676     22.06%     93.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   31      0.00%     93.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         17202772      6.76%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           19667      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1862611411                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10509095060                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   1433931602                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2446418826                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                2847842803                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2685777894                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2610016                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined     1099975101                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         28133023                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        843330                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    952111390                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6820994958                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.393752                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.062505                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5610699997     82.26%     82.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          558961990      8.19%     90.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          261787179      3.84%     94.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          137375324      2.01%     96.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          147691699      2.17%     98.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           58080081      0.85%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           24706472      0.36%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           11828187      0.17%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9864029      0.14%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6820994958                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.393640                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         61284337                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        39811336                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           731638263                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores          109724056                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              801986100                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             417948110                       # number of misc regfile writes
system.cpu1.numCycles                      6822930330                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10053541                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4726963134                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1447907083                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             223361603                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               365545501                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             473898147                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             42299590                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           4325223151                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3069904744                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         2563390091                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                955605026                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12550614                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              56315953                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            716290391                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps              1115483008                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1343665938                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      2981557213                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        274953                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6066                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                667603167                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6051                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  9398909886                       # The number of ROB reads
system.cpu1.rob.rob_writes                 5886512815                       # The number of ROB writes
system.cpu1.timesIdled                          18223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        164784125                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             18796628                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           188059917                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             197173                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              23133875                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    303985716                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     605107461                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8043601                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2533172                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    199918419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    188763013                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    399438132                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      191296185                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          296813525                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     11890955                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4117                       # Transaction distribution
system.membus.trans_dist::CleanEvict        289239550                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           805650                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2810                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6350853                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6346847                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     296813526                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    908267833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              908267833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  20163548416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             20163548416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           572198                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         303972839                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               303972839    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           303972839                       # Request fanout histogram
system.membus.respLayer1.occupancy       1582044856579                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             46.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        720177223762                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3416559219500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3416559219500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                918                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          459                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    7307425.925926                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   9119075.456072                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          459    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     34698500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            459                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3413205111000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3354108500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    273748011                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       273748011                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    273748011                       # number of overall hits
system.cpu0.icache.overall_hits::total      273748011                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       100120                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        100120                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       100120                       # number of overall misses
system.cpu0.icache.overall_misses::total       100120                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7908073996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7908073996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7908073996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7908073996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    273848131                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    273848131                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    273848131                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    273848131                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000366                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000366                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000366                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000366                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 78985.956812                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 78985.956812                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 78985.956812                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 78985.956812                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         9642                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              141                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.382979                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        89602                       # number of writebacks
system.cpu0.icache.writebacks::total            89602                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10518                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10518                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10518                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10518                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        89602                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        89602                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        89602                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        89602                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7180591996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7180591996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7180591996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7180591996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000327                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000327                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000327                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000327                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 80138.746858                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 80138.746858                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 80138.746858                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 80138.746858                       # average overall mshr miss latency
system.cpu0.icache.replacements                 89602                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    273748011                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      273748011                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       100120                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       100120                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7908073996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7908073996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    273848131                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    273848131                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000366                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000366                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 78985.956812                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 78985.956812                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10518                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10518                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        89602                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        89602                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7180591996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7180591996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000327                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000327                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 80138.746858                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 80138.746858                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          273837844                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            89634                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3055.066649                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        547785864                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       547785864                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    378770161                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       378770161                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    378770161                       # number of overall hits
system.cpu0.dcache.overall_hits::total      378770161                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    285580313                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     285580313                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    285580313                       # number of overall misses
system.cpu0.dcache.overall_misses::total    285580313                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 24464319094422                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 24464319094422                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 24464319094422                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 24464319094422                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    664350474                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    664350474                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    664350474                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    664350474                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.429864                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.429864                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.429864                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.429864                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85665.285668                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85665.285668                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85665.285668                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85665.285668                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   4022444803                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2147292                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         64052928                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          29805                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.798765                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.044690                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     98858201                       # number of writebacks
system.cpu0.dcache.writebacks::total         98858201                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    186301679                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    186301679                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    186301679                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    186301679                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     99278634                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     99278634                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     99278634                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     99278634                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 11059778208544                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 11059778208544                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 11059778208544                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 11059778208544                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.149437                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.149437                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.149437                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.149437                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 111401.393864                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 111401.393864                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 111401.393864                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 111401.393864                       # average overall mshr miss latency
system.cpu0.dcache.replacements              98857934                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    331944564                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      331944564                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    252549723                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    252549723                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 22308816386000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 22308816386000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    584494287                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    584494287                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.432082                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.432082                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88334.353018                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88334.353018                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    157422159                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    157422159                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     95127564                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     95127564                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 10659448917000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 10659448917000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.162752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.162752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 112054.261339                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 112054.261339                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     46825597                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      46825597                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     33030590                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     33030590                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 2155502708422                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 2155502708422                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     79856187                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     79856187                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.413626                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.413626                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65257.771915                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65257.771915                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     28879520                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     28879520                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4151070                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4151070                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 400329291544                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 400329291544                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.051982                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051982                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 96440.024269                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 96440.024269                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3102                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3102                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1083                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1083                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     40434000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     40434000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.258781                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.258781                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 37335.180055                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37335.180055                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1061                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1061                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       420000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       420000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005257                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005257                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19090.909091                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19090.909091                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2619                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2619                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1271                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1271                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      5981500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5981500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3890                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3890                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.326735                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.326735                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4706.136900                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4706.136900                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1271                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1271                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      4710500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4710500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.326735                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.326735                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3706.136900                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3706.136900                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3128                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3128                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       588693                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       588693                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  15703987498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  15703987498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       591821                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       591821                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.994715                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.994715                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 26676.022134                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 26676.022134                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       588693                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       588693                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  15115294498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  15115294498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.994715                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.994715                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 25676.022134                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 25676.022134                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.948227                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          478911593                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         99511141                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.812643                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.948227                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998382                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998382                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1429411849                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1429411849                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5408                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             8528932                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2313                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             8570719                       # number of demand (read+write) hits
system.l2.demand_hits::total                 17107372                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5408                       # number of overall hits
system.l2.overall_hits::.cpu0.data            8528932                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2313                       # number of overall hits
system.l2.overall_hits::.cpu1.data            8570719                       # number of overall hits
system.l2.overall_hits::total                17107372                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             84195                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          90341915                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17238                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          90069564                       # number of demand (read+write) misses
system.l2.demand_misses::total              180512912                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            84195                       # number of overall misses
system.l2.overall_misses::.cpu0.data         90341915                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17238                       # number of overall misses
system.l2.overall_misses::.cpu1.data         90069564                       # number of overall misses
system.l2.overall_misses::total             180512912                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6973895980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 10762726052898                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1466583991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 10753901821433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     21525068354302                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6973895980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 10762726052898                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1466583991                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 10753901821433                       # number of overall miss cycles
system.l2.overall_miss_latency::total    21525068354302                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           89603                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        98870847                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19551                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        98640283                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            197620284                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          89603                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       98870847                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19551                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       98640283                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           197620284                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.939645                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.913737                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.881694                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.913111                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.913433                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.939645                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.913737                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.881694                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.913111                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.913433                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82830.286597                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 119133.251192                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85078.546873                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119395.513244                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119243.926187                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82830.286597                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 119133.251192                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85078.546873                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119395.513244                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119243.926187                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          110144340                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   4694851                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.460668                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 123167670                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            11890949                       # number of writebacks
system.l2.writebacks::total                  11890949                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            166                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1117557                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            205                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1124258                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2242186                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           166                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1117557                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           205                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1124258                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2242186                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        84029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     89224358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        17033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     88945306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         178270726                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        84029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     89224358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        17033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     88945306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    136061060                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        314331786                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6125192482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9799302116647                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1288028491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9792860979087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 19599576316707                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6125192482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9799302116647                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1288028491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9792860979087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 13314493710033                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 32914070026740                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.937792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.902433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.871209                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.901714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.902087                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.937792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.902433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.871209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.901714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.590585                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72893.792405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 109827.656217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75619.590853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110099.806493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109942.763776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72893.792405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 109827.656217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75619.590853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110099.806493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97856.754240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104711.236638                       # average overall mshr miss latency
system.l2.replacements                      480868930                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14400605                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14400605                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            6                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              6                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     14400611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14400611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            6                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            6                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    176822229                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        176822229                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         4117                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           4117                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    176826346                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    176826346                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000023                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000023                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         4117                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         4117                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000023                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000023                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    136061060                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      136061060                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 13314493710033                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 13314493710033                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97856.754240                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97856.754240                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           17939                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           17715                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                35654                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data        121250                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data        119882                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             241132                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data   1023776900                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data   1108945873                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   2132722773                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data       139189                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data       137597                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           276786                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.871118                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.871254                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.871186                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8443.520825                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9250.311748                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8844.627727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         8830                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         9378                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           18208                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data       112420                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data       110504                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        222924                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   2873026930                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   2873547908                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   5746574838                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.807679                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.803099                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.805402                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 25556.190447                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 26004.017122                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 25778.179281                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            75                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            85                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                160                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               33                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       678000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       796000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           81                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          112                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            193                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.074074                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.241071                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.170984                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 19666.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 25111.111111                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 24121.212121                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       118000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       516500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       634500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.074074                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.232143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.165803                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19865.384615                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19828.125000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           925586                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           927352                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1852938                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3207402                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3173645                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6381047                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 387467091789                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 398629108026                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  786096199815                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4132988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4100997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8233985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.776049                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.773872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.774965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 120804.031359                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 125606.080083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123192.353828                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        15183                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        20657                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            35840                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3192219                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3152988                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6345207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 354547379304                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 365796805679                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 720344184983                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.772376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.768835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.770612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111066.120246                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 116015.920669                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113525.718701                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5408                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2313                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7721                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        84195                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17238                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           101433                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6973895980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1466583991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8440479971                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        89603                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19551                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109154                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.939645                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.881694                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.929265                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82830.286597                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85078.546873                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83212.366498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          166                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          205                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           371                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        84029                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        17033                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       101062                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6125192482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1288028491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7413220973                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.937792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.871209                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.925866                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72893.792405                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75619.590853                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73353.198759                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      7603346                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      7643367                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          15246713                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     87134513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     86895919                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       174030432                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 10375258961109                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 10355272713407                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 20730531674516                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     94737859                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     94539286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     189277145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.919743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.919151                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.919448                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 119071.750147                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119168.688617                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119120.152931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1102374                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1103601                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2205975                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     86032139                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     85792318                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    171824457                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 9444754737343                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 9427064173408                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 18871818910751                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.908107                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.907478                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.907793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 109781.703060                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109882.381001                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109831.971771                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   511610672                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 480868994                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.063929                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.070835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.006786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.992362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.137569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.787039                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.594857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.031131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.033400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.340422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3593916522                       # Number of tag accesses
system.l2.tags.data_accesses               3593916522                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5377792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    5711099520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1090112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    5693265792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   7991430592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        19402263808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5377792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1090112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6467904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    761021120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       761021120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          84028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       89235930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          17033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       88957278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    124866103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           303160372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     11890955                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           11890955                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1574037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1671593891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           319067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1666374099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2339028853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5678889948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1574037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       319067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1893105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      222744894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            222744894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      222744894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1574037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1671593891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          319067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1666374099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2339028853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5901634842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10169460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     84029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  88292224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     17033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  88036486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 123753139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000215762250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       634743                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       634743                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           386029520                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9588543                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   303160373                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   11895072                       # Number of write requests accepted
system.mem_ctrls.readBursts                 303160373                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 11895072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2977462                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1725612                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          17978348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          18232633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          18851804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          19089613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          19610609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          19650120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          19162859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          19005183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          18817896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          18434344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         18704879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         19092016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         18240192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         18596882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         18248926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         18466607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            618855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            616846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            594251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            666608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            638204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            643885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            618528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            618638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            717436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            619691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           719422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           620568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           618867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           619170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           619333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           619166                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 15907544336281                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1500914555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            21535973917531                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52992.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71742.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                172062077                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9369028                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             303160373                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             11895072                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8729404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                19229017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                27670565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                32518466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                30607743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                25617794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                19504635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                15585196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                13723249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                13329013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               15687962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               27238497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               16672289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               10102431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                8706178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                7034832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                4930604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                2596224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 562614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 136198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 345350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 523286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 600631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 629764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 638938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 641905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 644206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 650691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 665320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 685959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 674238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 663822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 659147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 655741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 652048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 648275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  86982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  28660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    128921278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    154.067302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.609869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.861154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     91599592     71.05%     71.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     20911689     16.22%     87.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3371401      2.62%     89.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1998578      1.55%     91.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1855708      1.44%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1761256      1.37%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1719768      1.33%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1416157      1.10%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      4287129      3.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    128921278                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       634743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     472.920421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    217.436341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    440.840960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        318304     50.15%     50.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1674      0.26%     50.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2701      0.43%     50.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         8157      1.29%     52.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        23909      3.77%     55.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767        51954      8.19%     64.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895        74981     11.81%     75.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023        72016     11.35%     87.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151        47514      7.49%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279        22420      3.53%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         8145      1.28%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535         2285      0.36%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          559      0.09%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           94      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           22      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        634743                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       634743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.021394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.019776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.243157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           628346     98.99%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2107      0.33%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2657      0.42%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              888      0.14%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              442      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              139      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              124      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               33      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        634743                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            19211706304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               190557568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               650845952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             19402263872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            761284608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5623.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5678.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    222.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        45.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    43.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3416559212500                       # Total gap between requests
system.mem_ctrls.avgGap                      10844.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5377856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   5650702336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1090112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   5634335104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   7920200896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    650845952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1574056.134986891411                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1653916110.614631175995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 319067.204741597816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1649125550.595479726791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2318180481.343768596649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190497488.902079910040                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        84029                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     89235930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        17033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     88957278                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    124866103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     11895072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2649044928                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 6092370859502                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    580847249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 6097153948858                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 9343219216994                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 85374949123694                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31525.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     68272.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34101.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68540.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     74825.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7177337.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         456299657100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         242529030810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1061016437880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        26902068660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     269700344160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1542441312300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13060792800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3611949643710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1057.189240                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7437712528                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 114086440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3295035066972                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         464198232120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         246727219200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1082289539520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        26182554300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     269700344160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1543753066980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11956157280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3644807113560                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1066.806363                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4482766611                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 114086440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3297990012889                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1268                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          635                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8022632.283465                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10689335.156249                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          635    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70564500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            635                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3411464848000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5094371500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    272196014                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       272196014                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    272196014                       # number of overall hits
system.cpu1.icache.overall_hits::total      272196014                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        21496                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         21496                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        21496                       # number of overall misses
system.cpu1.icache.overall_misses::total        21496                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1666673000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1666673000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1666673000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1666673000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    272217510                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    272217510                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    272217510                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    272217510                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000079                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000079                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77534.099367                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77534.099367                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77534.099367                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77534.099367                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19551                       # number of writebacks
system.cpu1.icache.writebacks::total            19551                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1945                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1945                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1945                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1945                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19551                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19551                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19551                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19551                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1524238500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1524238500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1524238500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1524238500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77962.175848                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77962.175848                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77962.175848                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77962.175848                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19551                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    272196014                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      272196014                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        21496                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        21496                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1666673000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1666673000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    272217510                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    272217510                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77534.099367                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77534.099367                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1945                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1945                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19551                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19551                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1524238500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1524238500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77962.175848                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77962.175848                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          274298945                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19583                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         14006.993055                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        544454571                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       544454571                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    370931557                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       370931557                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    370931557                       # number of overall hits
system.cpu1.dcache.overall_hits::total      370931557                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    289753815                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     289753815                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    289753815                       # number of overall misses
system.cpu1.dcache.overall_misses::total    289753815                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 24810942237850                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 24810942237850                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 24810942237850                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 24810942237850                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    660685372                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    660685372                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    660685372                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    660685372                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.438566                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.438566                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.438566                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.438566                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85627.663739                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85627.663739                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85627.663739                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85627.663739                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3983395608                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2104777                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         63568591                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          29267                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.662953                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.916390                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     98610722                       # number of writebacks
system.cpu1.dcache.writebacks::total         98610722                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    190709395                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    190709395                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    190709395                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    190709395                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     99044420                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     99044420                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     99044420                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     99044420                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 11051721168160                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 11051721168160                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 11051721168160                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 11051721168160                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.149912                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.149912                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.149912                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.149912                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 111583.481110                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111583.481110                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 111583.481110                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111583.481110                       # average overall mshr miss latency
system.cpu1.dcache.replacements              98610579                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    327662752                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      327662752                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    253557024                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    253557024                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 22382035455500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 22382035455500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    581219776                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    581219776                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.436250                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.436250                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88272.196536                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88272.196536                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    158629606                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    158629606                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     94927418                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     94927418                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 10639981611500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 10639981611500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.163324                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.163324                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 112085.442074                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 112085.442074                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     43268805                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      43268805                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     36196791                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     36196791                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 2428906782350                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2428906782350                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     79465596                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     79465596                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.455503                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.455503                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67102.820865                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67102.820865                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     32079789                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     32079789                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4117002                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4117002                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 411739556660                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 411739556660                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.051809                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051809                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100009.559544                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100009.559544                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3724                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3724                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          851                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          851                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     37867000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     37867000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.186011                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.186011                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44497.062280                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44497.062280                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          821                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          821                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           30                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       462500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       462500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006557                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006557                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15416.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15416.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2400                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2400                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1700                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1700                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      8744000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      8744000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.414634                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.414634                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5143.529412                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5143.529412                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1700                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1700                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      7044000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      7044000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.414634                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.414634                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4143.529412                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4143.529412                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2023                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2023                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       584867                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       584867                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  15623794000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  15623794000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       586890                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       586890                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.996553                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.996553                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 26713.413477                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 26713.413477                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       584867                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       584867                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  15038927000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  15038927000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.996553                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.996553                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 25713.413477                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 25713.413477                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.937004                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          470828178                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         99274958                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.742668                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.937004                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998031                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998031                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1421836801                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1421836801                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3416559219500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         190165753                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     26291560                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    183176605                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       468979172                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        234492268                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp            1406                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          842200                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2971                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         845171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8729846                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8729846                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109154                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    190056600                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       268807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    297804769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    297084426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             595216655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11469056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  12654676608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2502528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12624081728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            25292729920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       717207303                       # Total snoops (count)
system.tol2bus.snoopTraffic                 842730944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        915985116                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.221562                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.421905                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              715570402     78.12%     78.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1              197881542     21.60%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2533172      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          915985116                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       398354322309                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      149621588441                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         134506293                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      149258488441                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29440272                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          2110733                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
