#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec  2 21:28:15 2020
# Process ID: 36744
# Current directory: C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.runs/synth_1
# Command line: vivado.exe -log bcdDisplay4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bcdDisplay4.tcl
# Log file: C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.runs/synth_1/bcdDisplay4.vds
# Journal file: C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source bcdDisplay4.tcl -notrace
Command: synth_design -top bcdDisplay4 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29568
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1035.383 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bcdDisplay4' [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/bcdDisplay4.v:23]
	Parameter zeros bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'Binary_BCD_Converter' [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/Binary_BCD_Converter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shift_Add3_algorithm' [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/Shift_Add3_algorithm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Shift_Add3_algorithm' (1#1) [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/Shift_Add3_algorithm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Binary_BCD_Converter' (2#1) [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/Binary_BCD_Converter.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'hundreds' does not match port width (2) of module 'Binary_BCD_Converter' [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/bcdDisplay4.v:39]
INFO: [Synth 8-6157] synthesizing module 'mux4to1' [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/mux4to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux4to1' (3#1) [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/mux4to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'SlowClock' [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/SlowClock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SlowClock' (4#1) [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/SlowClock.v:23]
INFO: [Synth 8-6157] synthesizing module 'TwoBitCounter' [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/TwoBitCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TwoBitCounter' (5#1) [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/TwoBitCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder2to4' [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/decoder2to4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder2to4' (6#1) [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/decoder2to4.v:23]
INFO: [Synth 8-6157] synthesizing module 'Binary_to_7SegmentDisplay' [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/Binary_to_7SegmentDisplay.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/Binary_to_7SegmentDisplay.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Binary_to_7SegmentDisplay' (7#1) [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/Binary_to_7SegmentDisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'slowCounter' [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/new/slowCounter.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/new/slowCounter.v:35]
INFO: [Synth 8-6155] done synthesizing module 'slowCounter' (8#1) [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/new/slowCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterToLED' [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/new/SwitchToLED.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counterToLED' (9#1) [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/new/SwitchToLED.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcdDisplay4' (10#1) [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/bcdDisplay4.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1035.383 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1035.383 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1035.383 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1035.383 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/constrs_1/new/Simon.xdc]
Finished Parsing XDC File [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/constrs_1/new/Simon.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/constrs_1/new/Simon.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bcdDisplay4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bcdDisplay4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1146.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1146.504 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1146.504 ; gain = 111.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1146.504 ; gain = 111.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1146.504 ; gain = 111.121
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'display_reg' [C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.srcs/sources_1/imports/new/Binary_to_7SegmentDisplay.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1146.504 ; gain = 111.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   30 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    4 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1146.504 ; gain = 111.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1146.504 ; gain = 111.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1151.574 ; gain = 116.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1155.012 ; gain = 119.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1160.797 ; gain = 125.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1160.797 ; gain = 125.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1160.797 ; gain = 125.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1160.797 ; gain = 125.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1160.797 ; gain = 125.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1160.797 ; gain = 125.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |     3|
|4     |LUT2   |    12|
|5     |LUT3   |     3|
|6     |LUT4   |    12|
|7     |LUT5   |     2|
|8     |LUT6   |    13|
|9     |FDRE   |    70|
|10    |IBUF   |     9|
|11    |OBUF   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1160.797 ; gain = 125.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1160.797 ; gain = 14.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1160.797 ; gain = 125.414
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1172.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1173.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1173.840 ; gain = 138.457
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/ECE Resources/2029/Simon/Simon/Simon.runs/synth_1/bcdDisplay4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bcdDisplay4_utilization_synth.rpt -pb bcdDisplay4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  2 21:28:55 2020...
