{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1554727967373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1554727967373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 14:52:47 2019 " "Processing started: Mon Apr 08 14:52:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1554727967373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1554727967373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Perudo_Datapath -c Perudo_Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off Perudo_Datapath -c Perudo_Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1554727967373 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1554727969190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file perudo_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 perudo_package " "Found design unit 1: perudo_package" {  } { { "perudo_package.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/perudo_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1554727969923 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 perudo_package-body " "Found design unit 2: perudo_package-body" {  } { { "perudo_package.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/perudo_package.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1554727969923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554727969923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perudo_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Perudo_Datapath-RTL " "Found design unit 1: Perudo_Datapath-RTL" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1554727969945 ""} { "Info" "ISGN_ENTITY_NAME" "1 Perudo_Datapath " "Found entity 1: Perudo_Datapath" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554727969945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554727969945 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Perudo_Datapath " "Elaborating entity \"Perudo_Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1554727970108 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[1\].dadi_in_mano\[4\] " "Can't recognize finite state machine \"giocatori_in_campo\[1\].dadi_in_mano\[4\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1554727970123 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[1\].dadi_in_mano\[3\] " "Can't recognize finite state machine \"giocatori_in_campo\[1\].dadi_in_mano\[3\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1554727970123 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[1\].dadi_in_mano\[2\] " "Can't recognize finite state machine \"giocatori_in_campo\[1\].dadi_in_mano\[2\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1554727970123 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[1\].dadi_in_mano\[1\] " "Can't recognize finite state machine \"giocatori_in_campo\[1\].dadi_in_mano\[1\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1554727970123 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[1\].dadi_in_mano\[0\] " "Can't recognize finite state machine \"giocatori_in_campo\[1\].dadi_in_mano\[0\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1554727970123 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[0\].dadi_in_mano\[4\] " "Can't recognize finite state machine \"giocatori_in_campo\[0\].dadi_in_mano\[4\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1554727970123 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[0\].dadi_in_mano\[3\] " "Can't recognize finite state machine \"giocatori_in_campo\[0\].dadi_in_mano\[3\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1554727970123 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[0\].dadi_in_mano\[2\] " "Can't recognize finite state machine \"giocatori_in_campo\[0\].dadi_in_mano\[2\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1554727970123 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[0\].dadi_in_mano\[1\] " "Can't recognize finite state machine \"giocatori_in_campo\[0\].dadi_in_mano\[1\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1554727970123 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "giocatori_in_campo\[0\].dadi_in_mano\[0\] " "Can't recognize finite state machine \"giocatori_in_campo\[0\].dadi_in_mano\[0\]\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1554727970123 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "perudo_package.vhd" "Mod0" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/perudo_package.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1554727971965 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1554727971965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "perudo_package.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/perudo_package.vhd" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1554727972165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1554727972165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1554727972165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1554727972165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1554727972165 ""}  } { { "perudo_package.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/perudo_package.vhd" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1554727972165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_adm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_adm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_adm " "Found entity 1: lpm_divide_adm" {  } { { "db/lpm_divide_adm.tdf" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/db/lpm_divide_adm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554727972312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554727972312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5kh " "Found entity 1: sign_div_unsign_5kh" {  } { { "db/sign_div_unsign_5kh.tdf" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/db/sign_div_unsign_5kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554727972450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554727972450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o7f " "Found entity 1: alt_u_div_o7f" {  } { { "db/alt_u_div_o7f.tdf" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/db/alt_u_div_o7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554727972551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554727972551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/db/add_sub_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554727972698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554727972698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/db/add_sub_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554727972829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554727972829 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 71 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1554727973415 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1554727973415 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].numero_dadi_in_mano\[0\] giocatori_in_campo\[1\].numero_dadi_in_mano\[0\]~_emulated giocatori_in_campo\[1\].numero_dadi_in_mano\[0\]~latch " "Register \"giocatori_in_campo\[1\].numero_dadi_in_mano\[0\]\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].numero_dadi_in_mano\[0\]~_emulated\" and latch \"giocatori_in_campo\[1\].numero_dadi_in_mano\[0\]~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].numero_dadi_in_mano[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].numero_dadi_in_mano\[1\] giocatori_in_campo\[1\].numero_dadi_in_mano\[1\]~_emulated giocatori_in_campo\[1\].numero_dadi_in_mano\[1\]~latch " "Register \"giocatori_in_campo\[1\].numero_dadi_in_mano\[1\]\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].numero_dadi_in_mano\[1\]~_emulated\" and latch \"giocatori_in_campo\[1\].numero_dadi_in_mano\[1\]~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].numero_dadi_in_mano[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].numero_dadi_in_mano\[2\] giocatori_in_campo\[1\].numero_dadi_in_mano\[2\]~_emulated giocatori_in_campo\[1\].numero_dadi_in_mano\[2\]~latch " "Register \"giocatori_in_campo\[1\].numero_dadi_in_mano\[2\]\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].numero_dadi_in_mano\[2\]~_emulated\" and latch \"giocatori_in_campo\[1\].numero_dadi_in_mano\[2\]~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].numero_dadi_in_mano[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[4].NONE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[4].SEI"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[4].CINQUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[4].QUATTRO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[4].TRE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[4].DUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[4].UNO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[3\].NONE giocatori_in_campo\[1\].dadi_in_mano\[3\].NONE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[3\].NONE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[3\].NONE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[3].NONE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[3\].SEI giocatori_in_campo\[1\].dadi_in_mano\[3\].SEI~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[3\].SEI\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[3\].SEI~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[3].SEI"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[3\].CINQUE giocatori_in_campo\[1\].dadi_in_mano\[3\].CINQUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[3\].CINQUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[3\].CINQUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[3].CINQUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[3\].QUATTRO giocatori_in_campo\[1\].dadi_in_mano\[3\].QUATTRO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[3\].QUATTRO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[3\].QUATTRO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[3].QUATTRO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[3\].TRE giocatori_in_campo\[1\].dadi_in_mano\[3\].TRE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[3\].TRE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[3\].TRE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[3].TRE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[3\].DUE giocatori_in_campo\[1\].dadi_in_mano\[3\].DUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[3\].DUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[3\].DUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[3].DUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[3\].UNO giocatori_in_campo\[1\].dadi_in_mano\[3\].UNO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[3\].UNO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[3\].UNO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[3].UNO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[2\].NONE giocatori_in_campo\[1\].dadi_in_mano\[2\].NONE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[2\].NONE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[2\].NONE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[2].NONE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[2\].SEI giocatori_in_campo\[1\].dadi_in_mano\[2\].SEI~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[2\].SEI\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[2\].SEI~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[2].SEI"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[2\].CINQUE giocatori_in_campo\[1\].dadi_in_mano\[2\].CINQUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[2\].CINQUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[2\].CINQUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[2].CINQUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[2\].QUATTRO giocatori_in_campo\[1\].dadi_in_mano\[2\].QUATTRO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[2\].QUATTRO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[2\].QUATTRO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[2].QUATTRO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[2\].TRE giocatori_in_campo\[1\].dadi_in_mano\[2\].TRE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[2\].TRE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[2\].TRE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[2].TRE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[2\].DUE giocatori_in_campo\[1\].dadi_in_mano\[2\].DUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[2\].DUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[2\].DUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[2].DUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[2\].UNO giocatori_in_campo\[1\].dadi_in_mano\[2\].UNO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[2\].UNO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[2\].UNO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[2].UNO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[1\].NONE giocatori_in_campo\[1\].dadi_in_mano\[1\].NONE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[1\].NONE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[1\].NONE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[1].NONE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[1\].SEI giocatori_in_campo\[1\].dadi_in_mano\[1\].SEI~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[1\].SEI\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[1\].SEI~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[1].SEI"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[1\].CINQUE giocatori_in_campo\[1\].dadi_in_mano\[1\].CINQUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[1\].CINQUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[1\].CINQUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[1].CINQUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[1\].QUATTRO giocatori_in_campo\[1\].dadi_in_mano\[1\].QUATTRO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[1\].QUATTRO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[1\].QUATTRO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[1].QUATTRO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[1\].TRE giocatori_in_campo\[1\].dadi_in_mano\[1\].TRE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[1\].TRE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[1\].TRE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[1].TRE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[1\].DUE giocatori_in_campo\[1\].dadi_in_mano\[1\].DUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[1\].DUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[1\].DUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[1].DUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[1\].UNO giocatori_in_campo\[1\].dadi_in_mano\[1\].UNO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[1\].UNO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[1\].UNO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[1].UNO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[0\].NONE giocatori_in_campo\[1\].dadi_in_mano\[0\].NONE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[0\].NONE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[0\].NONE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[0].NONE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[0\].SEI giocatori_in_campo\[1\].dadi_in_mano\[0\].SEI~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[0\].SEI\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[0\].SEI~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[0].SEI"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[0\].CINQUE giocatori_in_campo\[1\].dadi_in_mano\[0\].CINQUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[0\].CINQUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[0\].CINQUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[0].CINQUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[0\].QUATTRO giocatori_in_campo\[1\].dadi_in_mano\[0\].QUATTRO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[0\].QUATTRO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[0\].QUATTRO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[0].QUATTRO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[0\].TRE giocatori_in_campo\[1\].dadi_in_mano\[0\].TRE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[0\].TRE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[0\].TRE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[0].TRE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[0\].DUE giocatori_in_campo\[1\].dadi_in_mano\[0\].DUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[0\].DUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[0\].DUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[0].DUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[0\].UNO giocatori_in_campo\[1\].dadi_in_mano\[0\].UNO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch " "Register \"giocatori_in_campo\[1\].dadi_in_mano\[0\].UNO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[1\].dadi_in_mano\[0\].UNO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[1].dadi_in_mano[0].UNO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].numero_dadi_in_mano\[0\] giocatori_in_campo\[0\].numero_dadi_in_mano\[0\]~_emulated giocatori_in_campo\[0\].numero_dadi_in_mano\[0\]~latch " "Register \"giocatori_in_campo\[0\].numero_dadi_in_mano\[0\]\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].numero_dadi_in_mano\[0\]~_emulated\" and latch \"giocatori_in_campo\[0\].numero_dadi_in_mano\[0\]~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].numero_dadi_in_mano[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].numero_dadi_in_mano\[1\] giocatori_in_campo\[0\].numero_dadi_in_mano\[1\]~_emulated giocatori_in_campo\[0\].numero_dadi_in_mano\[1\]~latch " "Register \"giocatori_in_campo\[0\].numero_dadi_in_mano\[1\]\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].numero_dadi_in_mano\[1\]~_emulated\" and latch \"giocatori_in_campo\[0\].numero_dadi_in_mano\[1\]~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].numero_dadi_in_mano[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].numero_dadi_in_mano\[2\] giocatori_in_campo\[0\].numero_dadi_in_mano\[2\]~_emulated giocatori_in_campo\[0\].numero_dadi_in_mano\[2\]~latch " "Register \"giocatori_in_campo\[0\].numero_dadi_in_mano\[2\]\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].numero_dadi_in_mano\[2\]~_emulated\" and latch \"giocatori_in_campo\[0\].numero_dadi_in_mano\[2\]~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].numero_dadi_in_mano[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[4\].NONE giocatori_in_campo\[0\].dadi_in_mano\[4\].NONE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[4\].NONE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[4\].NONE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[4].NONE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[4\].SEI giocatori_in_campo\[0\].dadi_in_mano\[4\].SEI~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[4\].SEI\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[4\].SEI~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[4].SEI"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[4\].CINQUE giocatori_in_campo\[0\].dadi_in_mano\[4\].CINQUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[4\].CINQUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[4\].CINQUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[4].CINQUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[4\].QUATTRO giocatori_in_campo\[0\].dadi_in_mano\[4\].QUATTRO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[4\].QUATTRO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[4\].QUATTRO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[4].QUATTRO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[4\].TRE giocatori_in_campo\[0\].dadi_in_mano\[4\].TRE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[4\].TRE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[4\].TRE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[4].TRE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[4\].DUE giocatori_in_campo\[0\].dadi_in_mano\[4\].DUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[4\].DUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[4\].DUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[4].DUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[4\].UNO giocatori_in_campo\[0\].dadi_in_mano\[4\].UNO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[4\].UNO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[4\].UNO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[4].UNO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[3\].NONE giocatori_in_campo\[0\].dadi_in_mano\[3\].NONE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[3\].NONE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[3\].NONE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[3].NONE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[3\].SEI giocatori_in_campo\[0\].dadi_in_mano\[3\].SEI~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[3\].SEI\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[3\].SEI~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[3].SEI"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[3\].CINQUE giocatori_in_campo\[0\].dadi_in_mano\[3\].CINQUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[3\].CINQUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[3\].CINQUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[3].CINQUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[3\].QUATTRO giocatori_in_campo\[0\].dadi_in_mano\[3\].QUATTRO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[3\].QUATTRO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[3\].QUATTRO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[3].QUATTRO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[3\].TRE giocatori_in_campo\[0\].dadi_in_mano\[3\].TRE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[3\].TRE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[3\].TRE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[3].TRE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[3\].DUE giocatori_in_campo\[0\].dadi_in_mano\[3\].DUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[3\].DUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[3\].DUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[3].DUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[3\].UNO giocatori_in_campo\[0\].dadi_in_mano\[3\].UNO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[3\].UNO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[3\].UNO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[3].UNO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[2\].NONE giocatori_in_campo\[0\].dadi_in_mano\[2\].NONE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[2\].NONE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[2\].NONE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[2].NONE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[2\].SEI giocatori_in_campo\[0\].dadi_in_mano\[2\].SEI~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[2\].SEI\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[2\].SEI~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[2].SEI"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[2\].CINQUE giocatori_in_campo\[0\].dadi_in_mano\[2\].CINQUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[2\].CINQUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[2\].CINQUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[2].CINQUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[2\].QUATTRO giocatori_in_campo\[0\].dadi_in_mano\[2\].QUATTRO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[2\].QUATTRO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[2\].QUATTRO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[2].QUATTRO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[2\].TRE giocatori_in_campo\[0\].dadi_in_mano\[2\].TRE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[2\].TRE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[2\].TRE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[2].TRE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[2\].DUE giocatori_in_campo\[0\].dadi_in_mano\[2\].DUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[2\].DUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[2\].DUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[2].DUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[2\].UNO giocatori_in_campo\[0\].dadi_in_mano\[2\].UNO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[2\].UNO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[2\].UNO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[2].UNO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[1\].NONE giocatori_in_campo\[0\].dadi_in_mano\[1\].NONE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[1\].NONE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[1\].NONE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[1].NONE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[1\].SEI giocatori_in_campo\[0\].dadi_in_mano\[1\].SEI~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[1\].SEI\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[1\].SEI~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[1].SEI"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[1\].CINQUE giocatori_in_campo\[0\].dadi_in_mano\[1\].CINQUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[1\].CINQUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[1\].CINQUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[1].CINQUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[1\].QUATTRO giocatori_in_campo\[0\].dadi_in_mano\[1\].QUATTRO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[1\].QUATTRO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[1\].QUATTRO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[1].QUATTRO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[1\].TRE giocatori_in_campo\[0\].dadi_in_mano\[1\].TRE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[1\].TRE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[1\].TRE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[1].TRE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[1\].DUE giocatori_in_campo\[0\].dadi_in_mano\[1\].DUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[1\].DUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[1\].DUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[1].DUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[1\].UNO giocatori_in_campo\[0\].dadi_in_mano\[1\].UNO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[1\].UNO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[1\].UNO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[1].UNO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[0\].NONE giocatori_in_campo\[0\].dadi_in_mano\[0\].NONE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[0\].NONE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[0\].NONE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[0].NONE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[0\].SEI giocatori_in_campo\[0\].dadi_in_mano\[0\].SEI~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[0\].SEI\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[0\].SEI~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[0].SEI"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[0\].CINQUE giocatori_in_campo\[0\].dadi_in_mano\[0\].CINQUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[0\].CINQUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[0\].CINQUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[0].CINQUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[0\].QUATTRO giocatori_in_campo\[0\].dadi_in_mano\[0\].QUATTRO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[0\].QUATTRO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[0\].QUATTRO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[0].QUATTRO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[0\].TRE giocatori_in_campo\[0\].dadi_in_mano\[0\].TRE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[0\].TRE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[0\].TRE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[0].TRE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[0\].DUE giocatori_in_campo\[0\].dadi_in_mano\[0\].DUE~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[0\].DUE\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[0\].DUE~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[0].DUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "giocatori_in_campo\[0\].dadi_in_mano\[0\].UNO giocatori_in_campo\[0\].dadi_in_mano\[0\].UNO~_emulated giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch " "Register \"giocatori_in_campo\[0\].dadi_in_mano\[0\].UNO\" is converted into an equivalent circuit using register \"giocatori_in_campo\[0\].dadi_in_mano\[0\].UNO~_emulated\" and latch \"giocatori_in_campo\[1\].dadi_in_mano\[4\].UNO~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|giocatori_in_campo[0].dadi_in_mano[0].UNO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "numero_giocatori_in_campo\[0\] numero_giocatori_in_campo\[0\]~_emulated numero_giocatori_in_campo\[0\]~latch " "Register \"numero_giocatori_in_campo\[0\]\" is converted into an equivalent circuit using register \"numero_giocatori_in_campo\[0\]~_emulated\" and latch \"numero_giocatori_in_campo\[0\]~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|numero_giocatori_in_campo[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "numero_giocatori_in_campo\[1\] numero_giocatori_in_campo\[1\]~_emulated numero_giocatori_in_campo\[1\]~latch " "Register \"numero_giocatori_in_campo\[1\]\" is converted into an equivalent circuit using register \"numero_giocatori_in_campo\[1\]~_emulated\" and latch \"numero_giocatori_in_campo\[1\]~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|numero_giocatori_in_campo[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "numero_giocatori_in_campo\[2\] numero_giocatori_in_campo\[2\]~_emulated numero_giocatori_in_campo\[2\]~latch " "Register \"numero_giocatori_in_campo\[2\]\" is converted into an equivalent circuit using register \"numero_giocatori_in_campo\[2\]~_emulated\" and latch \"numero_giocatori_in_campo\[2\]~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|numero_giocatori_in_campo[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "numero_giocatori_in_campo\[3\] numero_giocatori_in_campo\[3\]~_emulated numero_giocatori_in_campo\[3\]~latch " "Register \"numero_giocatori_in_campo\[3\]\" is converted into an equivalent circuit using register \"numero_giocatori_in_campo\[3\]~_emulated\" and latch \"numero_giocatori_in_campo\[3\]~latch\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1554727973431 "|Perudo_Datapath|numero_giocatori_in_campo[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1 1554727973431 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FINE_PARTITA VCC " "Pin \"FINE_PARTITA\" is stuck at VCC" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1554727973970 "|Perudo_Datapath|FINE_PARTITA"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1554727973970 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "scommessa_corrente.ricorrenza\[0\] Low " "Register scommessa_corrente.ricorrenza\[0\] will power up to Low" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 191 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1554727973970 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "scommessa_corrente.ricorrenza\[31\] Low " "Register scommessa_corrente.ricorrenza\[31\] will power up to Low" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 191 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1554727973970 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1 1554727973970 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1554727974318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1554727976311 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1554727976311 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INIZIA_PARTITA " "No output dependent on input pin \"INIZIA_PARTITA\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1554727976695 "|Perudo_Datapath|INIZIA_PARTITA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAMMI_GIOCATORI_IN_CAMPO " "No output dependent on input pin \"DAMMI_GIOCATORI_IN_CAMPO\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1554727976695 "|Perudo_Datapath|DAMMI_GIOCATORI_IN_CAMPO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAMMI_SCOMMESSA_CORRENTE " "No output dependent on input pin \"DAMMI_SCOMMESSA_CORRENTE\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1554727976695 "|Perudo_Datapath|DAMMI_SCOMMESSA_CORRENTE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1554727976695 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1303 " "Implemented 1303 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "89 " "Implemented 89 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1554727976695 ""} { "Info" "ICUT_CUT_TM_OPINS" "349 " "Implemented 349 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1554727976695 ""} { "Info" "ICUT_CUT_TM_LCELLS" "865 " "Implemented 865 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1554727976695 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1554727976695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1554727976849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 14:52:56 2019 " "Processing ended: Mon Apr 08 14:52:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1554727976849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1554727976849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1554727976849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1554727976849 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1554727978773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1554727978773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 14:52:58 2019 " "Processing started: Mon Apr 08 14:52:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1554727978773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1554727978773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Perudo_Datapath -c Perudo_Datapath " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Perudo_Datapath -c Perudo_Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1554727978773 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1554727979403 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Perudo_Datapath EP4CGX150DF31C8 " "Automatically selected device EP4CGX150DF31C8 for design Perudo_Datapath" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1 1554727982550 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1 1554727982550 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1554727982682 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1554727982682 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1554727986463 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1554727986541 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C8 " "Device EP4CGX110DF31C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1554727989100 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1554727989100 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 2831 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1554727989100 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 2833 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1554727989100 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 2835 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1554727989100 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 2837 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1554727989100 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 2839 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1554727989100 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1554727989100 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1554727989116 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "438 438 " "No exact pin location assignment(s) for 438 pins of 438 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TURNO_GIOCATORE " "Pin TURNO_GIOCATORE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TURNO_GIOCATORE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TURNO_GIOCATORE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 411 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INIZIA_PARTITA " "Pin INIZIA_PARTITA not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { INIZIA_PARTITA } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 31 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { INIZIA_PARTITA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 435 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAMMI_GIOCATORI_IN_CAMPO " "Pin DAMMI_GIOCATORI_IN_CAMPO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DAMMI_GIOCATORI_IN_CAMPO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 36 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAMMI_GIOCATORI_IN_CAMPO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 444 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAMMI_SCOMMESSA_CORRENTE " "Pin DAMMI_SCOMMESSA_CORRENTE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DAMMI_SCOMMESSA_CORRENTE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 37 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAMMI_SCOMMESSA_CORRENTE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 445 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FINE_PARTITA " "Pin FINE_PARTITA not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FINE_PARTITA } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 39 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FINE_PARTITA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 412 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].numero_dadi_in_mano\[0\] " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].numero_dadi_in_mano\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].numero_dadi_in_mano[0] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].numero_dadi_in_mano[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 351 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].numero_dadi_in_mano\[1\] " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].numero_dadi_in_mano\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].numero_dadi_in_mano[1] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].numero_dadi_in_mano[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 352 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].numero_dadi_in_mano\[2\] " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].numero_dadi_in_mano\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].numero_dadi_in_mano[2] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].numero_dadi_in_mano[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 353 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[4\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[4\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[4].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[4].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 286 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[4\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[4\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[4].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[4].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 285 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[4\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[4\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[4].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[4].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 284 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[4\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[4\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[4].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[4].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 283 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[4\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[4\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[4].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[4].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 282 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[4\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[4\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[4].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[4].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 281 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[4\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[4\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[4].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[4].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 280 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[3\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[3\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[3].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[3].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 279 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[3\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[3\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[3].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[3].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 278 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[3\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[3\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[3].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[3].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 277 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[3\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[3\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[3].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[3].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 276 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[3\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[3\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[3].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[3].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 275 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[3\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[3\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[3].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[3].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 274 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[3\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[3\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[3].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[3].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 273 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[2\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[2\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[2].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[2].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 272 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[2\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[2\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[2].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[2].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 271 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[2\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[2\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[2].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[2].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 270 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[2\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[2\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[2].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[2].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 269 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[2\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[2\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[2].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[2].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 268 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[2\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[2\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[2].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[2].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 267 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[2\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[2\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[2].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[2].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 266 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[1\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[1\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[1].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[1].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 265 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[1\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[1\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[1].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[1].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 264 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[1\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[1\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[1].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[1].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 263 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[1\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[1\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[1].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[1].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 262 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[1\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[1\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[1].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[1].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 261 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[1\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[1\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[1].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[1].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 260 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[1\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[1\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[1].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[1].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 259 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[0\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[0\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[0].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[0].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 258 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[0\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[0\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[0].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[0].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 257 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[0\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[0\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[0].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[0].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 256 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[0\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[0\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[0].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[0].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 255 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[0\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[0\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[0].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[0].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 254 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[0\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[0\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[0].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[0].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 253 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[0\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[7\].dadi_in_mano\[0\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[0].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[7].dadi_in_mano[0].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 252 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].numero_dadi_in_mano\[0\] " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].numero_dadi_in_mano\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].numero_dadi_in_mano[0] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].numero_dadi_in_mano[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 354 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].numero_dadi_in_mano\[1\] " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].numero_dadi_in_mano\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].numero_dadi_in_mano[1] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].numero_dadi_in_mano[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 355 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].numero_dadi_in_mano\[2\] " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].numero_dadi_in_mano\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].numero_dadi_in_mano[2] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].numero_dadi_in_mano[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 356 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[4\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[4\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[4].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[4].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 251 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[4\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[4\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[4].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[4].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 250 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[4\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[4\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[4].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[4].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 249 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[4\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[4\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[4].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[4].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 248 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[4\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[4\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[4].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[4].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 247 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[4\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[4\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[4].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[4].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 246 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[4\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[4\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[4].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[4].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 245 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[3\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[3\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[3].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[3].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 244 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[3\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[3\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[3].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[3].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 243 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[3\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[3\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[3].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[3].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 242 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[3\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[3\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[3].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[3].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 241 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[3\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[3\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[3].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[3].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 240 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[3\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[3\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[3].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[3].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 239 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[3\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[3\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[3].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[3].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 238 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[2\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[2\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[2].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[2].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 237 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[2\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[2\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[2].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[2].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 236 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[2\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[2\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[2].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[2].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 235 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[2\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[2\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[2].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[2].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 234 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[2\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[2\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[2].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[2].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 233 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[2\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[2\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[2].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[2].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 232 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[2\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[2\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[2].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[2].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 231 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[1\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[1\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[1].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[1].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 230 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[1\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[1\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[1].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[1].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 229 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[1\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[1\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[1].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[1].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 228 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[1\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[1\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[1].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[1].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 227 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[1\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[1\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[1].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[1].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 226 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[1\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[1\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[1].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[1].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 225 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[1\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[1\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[1].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[1].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 224 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[0\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[0\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[0].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[0].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 223 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[0\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[0\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[0].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[0].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 222 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[0\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[0\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[0].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[0].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 221 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[0\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[0\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[0].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[0].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 220 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[0\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[0\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[0].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[0].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 219 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[0\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[0\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[0].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[0].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 218 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[0\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[6\].dadi_in_mano\[0\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[0].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[6].dadi_in_mano[0].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 217 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].numero_dadi_in_mano\[0\] " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].numero_dadi_in_mano\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].numero_dadi_in_mano[0] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].numero_dadi_in_mano[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 357 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].numero_dadi_in_mano\[1\] " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].numero_dadi_in_mano\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].numero_dadi_in_mano[1] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].numero_dadi_in_mano[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 358 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].numero_dadi_in_mano\[2\] " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].numero_dadi_in_mano\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].numero_dadi_in_mano[2] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].numero_dadi_in_mano[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 359 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[4\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[4\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[4].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[4].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 216 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[4\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[4\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[4].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[4].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 215 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[4\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[4\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[4].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[4].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 214 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[4\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[4\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[4].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[4].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 213 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[4\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[4\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[4].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[4].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 212 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[4\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[4\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[4].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[4].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 211 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[4\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[4\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[4].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[4].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 210 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[3\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[3\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[3].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[3].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 209 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[3\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[3\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[3].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[3].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 208 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[3\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[3\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[3].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[3].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 207 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[3\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[3\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[3].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[3].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 206 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[3\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[3\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[3].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[3].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 205 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[3\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[3\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[3].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[3].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 204 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[3\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[3\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[3].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[3].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 203 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[2\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[2\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[2].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[2].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 202 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[2\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[2\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[2].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[2].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 201 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[2\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[2\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[2].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[2].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 200 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[2\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[2\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[2].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[2].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 199 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[2\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[2\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[2].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[2].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 198 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[2\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[2\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[2].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[2].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 197 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[2\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[2\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[2].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[2].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 196 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[1\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[1\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[1].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[1].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 195 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[1\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[1\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[1].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[1].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 194 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[1\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[1\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[1].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[1].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 193 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[1\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[1\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[1].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[1].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 192 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[1\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[1\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[1].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[1].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 191 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[1\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[1\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[1].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[1].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 190 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[1\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[1\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[1].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[1].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 189 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[0\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[0\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[0].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[0].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 188 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[0\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[0\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[0].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[0].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 187 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[0\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[0\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[0].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[0].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 186 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[0\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[0\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[0].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[0].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 185 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[0\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[0\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[0].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[0].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 184 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[0\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[0\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[0].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[0].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 183 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[0\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[5\].dadi_in_mano\[0\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[0].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[5].dadi_in_mano[0].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 182 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].numero_dadi_in_mano\[0\] " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].numero_dadi_in_mano\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].numero_dadi_in_mano[0] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].numero_dadi_in_mano[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 360 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].numero_dadi_in_mano\[1\] " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].numero_dadi_in_mano\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].numero_dadi_in_mano[1] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].numero_dadi_in_mano[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 361 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].numero_dadi_in_mano\[2\] " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].numero_dadi_in_mano\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].numero_dadi_in_mano[2] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].numero_dadi_in_mano[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 362 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[4\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[4\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[4].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[4].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 181 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[4\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[4\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[4].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[4].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 180 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[4\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[4\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[4].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[4].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 179 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[4\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[4\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[4].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[4].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 178 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[4\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[4\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[4].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[4].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 177 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[4\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[4\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[4].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[4].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 176 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[4\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[4\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[4].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[4].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 175 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[3\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[3\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[3].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[3].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 174 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[3\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[3\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[3].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[3].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 173 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[3\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[3\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[3].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[3].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 172 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[3\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[3\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[3].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[3].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 171 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[3\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[3\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[3].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[3].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 170 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[3\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[3\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[3].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[3].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 169 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[3\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[3\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[3].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[3].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 168 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[2\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[2\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[2].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[2].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 167 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[2\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[2\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[2].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[2].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 166 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[2\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[2\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[2].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[2].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 165 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[2\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[2\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[2].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[2].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 164 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[2\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[2\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[2].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[2].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 163 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[2\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[2\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[2].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[2].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 162 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[2\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[2\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[2].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[2].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 161 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[1\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[1\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[1].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[1].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 160 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[1\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[1\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[1].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[1].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 159 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[1\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[1\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[1].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[1].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 158 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[1\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[1\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[1].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[1].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 157 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[1\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[1\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[1].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[1].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 156 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[1\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[1\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[1].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[1].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 155 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[1\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[1\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[1].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[1].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 154 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[0\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[0\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[0].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[0].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 153 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[0\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[0\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[0].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[0].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 152 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[0\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[0\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[0].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[0].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 151 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[0\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[0\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[0].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[0].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 150 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[0\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[0\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[0].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[0].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 149 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[0\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[0\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[0].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[0].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 148 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[0\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[4\].dadi_in_mano\[0\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[0].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[4].dadi_in_mano[0].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 147 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].numero_dadi_in_mano\[0\] " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].numero_dadi_in_mano\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].numero_dadi_in_mano[0] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].numero_dadi_in_mano[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 363 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].numero_dadi_in_mano\[1\] " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].numero_dadi_in_mano\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].numero_dadi_in_mano[1] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].numero_dadi_in_mano[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 364 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].numero_dadi_in_mano\[2\] " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].numero_dadi_in_mano\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].numero_dadi_in_mano[2] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].numero_dadi_in_mano[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 365 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[4\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[4\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[4].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[4].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 146 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[4\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[4\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[4].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[4].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 145 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[4\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[4\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[4].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[4].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 144 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[4\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[4\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[4].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[4].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 143 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[4\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[4\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[4].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[4].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 142 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[4\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[4\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[4].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[4].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 141 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[4\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[4\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[4].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[4].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 140 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[3\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[3\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[3].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[3].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 139 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[3\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[3\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[3].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[3].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 138 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[3\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[3\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[3].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[3].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 137 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[3\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[3\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[3].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[3].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 136 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[3\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[3\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[3].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[3].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 135 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[3\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[3\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[3].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[3].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 134 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[3\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[3\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[3].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[3].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 133 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[2\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[2\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[2].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[2].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 132 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[2\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[2\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[2].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[2].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 131 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[2\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[2\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[2].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[2].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 130 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[2\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[2\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[2].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[2].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 129 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[2\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[2\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[2].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[2].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 128 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[2\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[2\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[2].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[2].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 127 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[2\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[2\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[2].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[2].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 126 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[1\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[1\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[1].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[1].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 125 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[1\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[1\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[1].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[1].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 124 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[1\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[1\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[1].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[1].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 123 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[1\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[1\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[1].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[1].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 122 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[1\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[1\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[1].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[1].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 121 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[1\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[1\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[1].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[1].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 120 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[1\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[1\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[1].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[1].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 119 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[0\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[0\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[0].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[0].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 118 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[0\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[0\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[0].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[0].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 117 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[0\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[0\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[0].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[0].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 116 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[0\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[0\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[0].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[0].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 115 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[0\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[0\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[0].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[0].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 114 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[0\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[0\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[0].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[0].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 113 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[0\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[3\].dadi_in_mano\[0\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[0].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[3].dadi_in_mano[0].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 112 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].numero_dadi_in_mano\[0\] " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].numero_dadi_in_mano\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].numero_dadi_in_mano[0] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].numero_dadi_in_mano[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 366 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].numero_dadi_in_mano\[1\] " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].numero_dadi_in_mano\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].numero_dadi_in_mano[1] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].numero_dadi_in_mano[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 367 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].numero_dadi_in_mano\[2\] " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].numero_dadi_in_mano\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].numero_dadi_in_mano[2] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].numero_dadi_in_mano[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 368 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[4\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[4\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[4].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[4].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 111 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[4\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[4\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[4].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[4].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 110 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[4\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[4\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[4].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[4].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 109 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[4\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[4\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[4].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[4].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 108 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[4\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[4\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[4].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[4].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 107 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[4\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[4\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[4].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[4].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 106 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[4\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[4\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[4].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[4].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 105 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[3\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[3\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[3].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[3].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 104 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[3\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[3\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[3].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[3].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 103 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[3\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[3\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[3].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[3].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 102 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[3\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[3\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[3].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[3].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 101 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[3\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[3\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[3].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[3].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 100 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[3\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[3\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[3].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[3].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 99 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[3\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[3\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[3].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[3].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 98 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[2\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[2\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[2].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[2].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 97 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[2\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[2\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[2].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[2].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 96 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[2\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[2\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[2].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[2].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 95 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[2\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[2\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[2].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[2].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 94 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[2\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[2\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[2].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[2].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 93 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[2\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[2\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[2].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[2].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 92 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[2\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[2\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[2].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[2].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 91 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[1\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[1\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[1].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[1].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 90 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[1\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[1\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[1].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[1].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 89 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[1\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[1\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[1].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[1].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 88 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[1\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[1\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[1].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[1].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 87 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[1\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[1\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[1].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[1].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 86 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[1\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[1\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[1].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[1].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 85 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[1\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[1\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[1].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[1].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 84 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[0\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[0\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[0].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[0].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 83 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[0\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[0\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[0].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[0].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 82 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[0\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[0\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[0].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[0].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 81 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[0\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[0\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[0].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[0].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 80 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[0\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[0\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[0].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[0].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 79 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[0\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[0\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[0].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[0].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 78 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[0\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[2\].dadi_in_mano\[0\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[0].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[2].dadi_in_mano[0].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 77 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].numero_dadi_in_mano\[0\] " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].numero_dadi_in_mano\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].numero_dadi_in_mano[0] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].numero_dadi_in_mano[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 369 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].numero_dadi_in_mano\[1\] " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].numero_dadi_in_mano\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].numero_dadi_in_mano[1] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].numero_dadi_in_mano[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 370 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].numero_dadi_in_mano\[2\] " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].numero_dadi_in_mano\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].numero_dadi_in_mano[2] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].numero_dadi_in_mano[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 371 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[4\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[4\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[4].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[4].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 76 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[4\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[4\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[4].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[4].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 75 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[4\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[4\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[4].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[4].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 74 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[4\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[4\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[4].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[4].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 73 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[4\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[4\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[4].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[4].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 72 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[4\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[4\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[4].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[4].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 71 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[4\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[4\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[4].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[4].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 70 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[3\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[3\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[3].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[3].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 69 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[3\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[3\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[3].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[3].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 68 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[3\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[3\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[3].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[3].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 67 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[3\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[3\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[3].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[3].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 66 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[3\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[3\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[3].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[3].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 65 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[3\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[3\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[3].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[3].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 64 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[3\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[3\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[3].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[3].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 63 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[2\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[2\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[2].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[2].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 62 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[2\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[2\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[2].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[2].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 61 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[2\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[2\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[2].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[2].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 60 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[2\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[2\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[2].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[2].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 59 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[2\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[2\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[2].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[2].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 58 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[2\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[2\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[2].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[2].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 57 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[2\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[2\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[2].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[2].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 56 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[1\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[1\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[1].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[1].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 55 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[1\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[1\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[1].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[1].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 54 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[1\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[1\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[1].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[1].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 53 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[1\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[1\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[1].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[1].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 52 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[1\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[1\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[1].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[1].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 51 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[1\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[1\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[1].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[1].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 50 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[1\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[1\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[1].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[1].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 49 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[0\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[0\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[0].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[0].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 48 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[0\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[0\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[0].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[0].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 47 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[0\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[0\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[0].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[0].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 46 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[0\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[0\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[0].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[0].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 45 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[0\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[0\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[0].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[0].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 44 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[0\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[0\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[0].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[0].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 43 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[0\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[1\].dadi_in_mano\[0\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[0].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[1].dadi_in_mano[0].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 42 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].numero_dadi_in_mano\[0\] " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].numero_dadi_in_mano\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].numero_dadi_in_mano[0] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].numero_dadi_in_mano[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 372 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].numero_dadi_in_mano\[1\] " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].numero_dadi_in_mano\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].numero_dadi_in_mano[1] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].numero_dadi_in_mano[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 373 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].numero_dadi_in_mano\[2\] " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].numero_dadi_in_mano\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].numero_dadi_in_mano[2] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].numero_dadi_in_mano[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 374 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[4\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[4\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[4].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[4].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 41 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[4\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[4\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[4].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[4].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 40 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[4\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[4\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[4].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[4].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 39 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[4\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[4\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[4].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[4].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 38 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[4\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[4\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[4].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[4].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 37 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[4\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[4\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[4].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[4].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 36 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[4\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[4\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[4].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[4].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 35 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[3\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[3\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[3].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[3].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 34 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[3\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[3\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[3].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[3].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 33 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[3\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[3\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[3].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[3].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 32 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[3\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[3\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[3].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[3].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 31 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[3\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[3\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[3].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[3].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 30 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[3\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[3\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[3].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[3].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 29 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[3\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[3\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[3].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[3].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 28 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[2\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[2\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[2].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[2].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 27 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[2\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[2\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[2].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[2].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 26 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[2\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[2\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[2].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[2].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 25 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[2\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[2\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[2].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[2].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 24 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[2\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[2\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[2].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[2].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 23 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[2\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[2\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[2].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[2].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 22 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[2\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[2\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[2].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[2].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 21 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[1\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[1\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[1].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[1].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 20 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[1\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[1\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[1].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[1].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 19 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[1\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[1\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[1].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[1].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 18 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[1\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[1\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[1].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[1].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 17 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[1\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[1\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[1].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[1].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 16 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[1\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[1\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[1].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[1].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 15 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[1\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[1\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[1].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[1].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 14 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[0\].NONE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[0\].NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[0].NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[0].NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 13 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[0\].SEI " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[0\].SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[0].SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[0].SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 12 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[0\].CINQUE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[0\].CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[0].CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[0].CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 11 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[0\].QUATTRO " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[0\].QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[0].QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[0].QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 10 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[0\].TRE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[0\].TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[0].TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[0].TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 9 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[0\].DUE " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[0\].DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[0].DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[0].DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 8 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[0\].UNO " "Pin GIOCATORI_IN_CAMPO_OUT\[0\].dadi_in_mano\[0\].UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[0].UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 40 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIOCATORI_IN_CAMPO_OUT[0].dadi_in_mano[0].UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 7 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUMERO_GIOCATORI_IN_CAMPO_OUT\[0\] " "Pin NUMERO_GIOCATORI_IN_CAMPO_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { NUMERO_GIOCATORI_IN_CAMPO_OUT[0] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 41 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NUMERO_GIOCATORI_IN_CAMPO_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 375 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUMERO_GIOCATORI_IN_CAMPO_OUT\[1\] " "Pin NUMERO_GIOCATORI_IN_CAMPO_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { NUMERO_GIOCATORI_IN_CAMPO_OUT[1] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 41 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NUMERO_GIOCATORI_IN_CAMPO_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 376 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUMERO_GIOCATORI_IN_CAMPO_OUT\[2\] " "Pin NUMERO_GIOCATORI_IN_CAMPO_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { NUMERO_GIOCATORI_IN_CAMPO_OUT[2] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 41 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NUMERO_GIOCATORI_IN_CAMPO_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 377 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUMERO_GIOCATORI_IN_CAMPO_OUT\[3\] " "Pin NUMERO_GIOCATORI_IN_CAMPO_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { NUMERO_GIOCATORI_IN_CAMPO_OUT[3] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 41 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NUMERO_GIOCATORI_IN_CAMPO_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 378 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[0\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[0] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 379 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[1\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[1] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 380 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[2\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[2] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 381 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[3\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[3] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 382 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[4\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[4] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 383 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[5\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[5] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 384 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[6\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[6] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 385 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[7\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[7] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 386 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[8\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[8] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 387 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[9\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[9] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 388 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[10\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[10] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 389 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[11\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[11] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 390 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[12\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[12] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 391 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[13\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[13] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 392 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[14\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[14] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 393 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[15\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[15] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 394 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[16\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[16] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 395 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[17\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[17] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 396 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[18\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[18] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 397 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[19\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[19] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 398 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[20\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[20] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 399 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[21\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[21] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 400 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[22\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[22] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 401 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[23\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[23] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 402 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[24\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[24] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 403 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[25\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[25] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 404 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[26\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[26] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 405 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[27\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[27] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 406 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[28\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[28] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 407 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[29\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[29] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 408 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[30\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[30] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 409 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.ricorrenza\[31\] " "Pin SCOMMESSA_CORRENTE_OUT.ricorrenza\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.ricorrenza[31] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.ricorrenza[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 410 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.dado_scommesso.NONE " "Pin SCOMMESSA_CORRENTE_OUT.dado_scommesso.NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.dado_scommesso.NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.dado_scommesso.NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 420 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.dado_scommesso.SEI " "Pin SCOMMESSA_CORRENTE_OUT.dado_scommesso.SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.dado_scommesso.SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.dado_scommesso.SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 419 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.dado_scommesso.CINQUE " "Pin SCOMMESSA_CORRENTE_OUT.dado_scommesso.CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.dado_scommesso.CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.dado_scommesso.CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 418 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.dado_scommesso.QUATTRO " "Pin SCOMMESSA_CORRENTE_OUT.dado_scommesso.QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.dado_scommesso.QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.dado_scommesso.QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 417 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.dado_scommesso.TRE " "Pin SCOMMESSA_CORRENTE_OUT.dado_scommesso.TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.dado_scommesso.TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.dado_scommesso.TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 416 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.dado_scommesso.DUE " "Pin SCOMMESSA_CORRENTE_OUT.dado_scommesso.DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.dado_scommesso.DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.dado_scommesso.DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 415 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCOMMESSA_CORRENTE_OUT.dado_scommesso.UNO " "Pin SCOMMESSA_CORRENTE_OUT.dado_scommesso.UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SCOMMESSA_CORRENTE_OUT.dado_scommesso.UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMMESSA_CORRENTE_OUT.dado_scommesso.UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 414 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET_N " "Pin RESET_N not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RESET_N } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 10 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 422 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROSSIMO_TURNO " "Pin PROSSIMO_TURNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { PROSSIMO_TURNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 19 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROSSIMO_TURNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 425 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { CLOCK } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 9 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 421 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ELIMINA_DADO " "Pin ELIMINA_DADO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ELIMINA_DADO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 20 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ELIMINA_DADO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 426 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUOVO_GIOCATORE " "Pin NUOVO_GIOCATORE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { NUOVO_GIOCATORE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 15 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { NUOVO_GIOCATORE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 423 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ELIMINA_GIOCATORE " "Pin ELIMINA_GIOCATORE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ELIMINA_GIOCATORE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 16 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ELIMINA_GIOCATORE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 424 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[0\] " "Pin RICORRENZA_COM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[0] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 287 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[0\] " "Pin RICORRENZA_G0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[0] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 319 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESEGUI_SCOMMESSA_COM " "Pin ESEGUI_SCOMMESSA_COM not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ESEGUI_SCOMMESSA_COM } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 22 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ESEGUI_SCOMMESSA_COM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 427 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESEGUI_SCOMMESSA_G0 " "Pin ESEGUI_SCOMMESSA_G0 not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ESEGUI_SCOMMESSA_G0 } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 33 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ESEGUI_SCOMMESSA_G0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 436 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[1\] " "Pin RICORRENZA_COM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[1] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 288 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[1\] " "Pin RICORRENZA_G0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[1] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 320 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[2\] " "Pin RICORRENZA_COM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[2] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 289 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[2\] " "Pin RICORRENZA_G0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[2] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 321 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[3\] " "Pin RICORRENZA_COM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[3] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 290 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[3\] " "Pin RICORRENZA_G0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[3] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 322 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[4\] " "Pin RICORRENZA_COM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[4] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 291 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[4\] " "Pin RICORRENZA_G0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[4] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 323 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[5\] " "Pin RICORRENZA_COM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[5] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 292 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[5\] " "Pin RICORRENZA_G0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[5] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 324 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[6\] " "Pin RICORRENZA_COM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[6] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 293 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[6\] " "Pin RICORRENZA_G0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[6] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 325 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[7\] " "Pin RICORRENZA_COM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[7] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 294 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[7\] " "Pin RICORRENZA_G0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[7] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 326 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[8\] " "Pin RICORRENZA_COM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[8] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 295 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[8\] " "Pin RICORRENZA_G0\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[8] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 327 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[9\] " "Pin RICORRENZA_COM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[9] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 296 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[9\] " "Pin RICORRENZA_G0\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[9] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 328 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[10\] " "Pin RICORRENZA_COM\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[10] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 297 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[10\] " "Pin RICORRENZA_G0\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[10] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 329 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[11\] " "Pin RICORRENZA_COM\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[11] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 298 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[11\] " "Pin RICORRENZA_G0\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[11] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 330 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[12\] " "Pin RICORRENZA_COM\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[12] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 299 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[12\] " "Pin RICORRENZA_G0\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[12] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 331 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[13\] " "Pin RICORRENZA_COM\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[13] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 300 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[13\] " "Pin RICORRENZA_G0\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[13] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 332 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[14\] " "Pin RICORRENZA_COM\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[14] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 301 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[14\] " "Pin RICORRENZA_G0\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[14] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 333 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[15\] " "Pin RICORRENZA_COM\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[15] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 302 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[15\] " "Pin RICORRENZA_G0\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[15] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 334 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[16\] " "Pin RICORRENZA_COM\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[16] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 303 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[16\] " "Pin RICORRENZA_G0\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[16] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 335 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[17\] " "Pin RICORRENZA_COM\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[17] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 304 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[17\] " "Pin RICORRENZA_G0\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[17] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 336 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[18\] " "Pin RICORRENZA_COM\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[18] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 305 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[18\] " "Pin RICORRENZA_G0\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[18] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 337 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[19\] " "Pin RICORRENZA_COM\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[19] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 306 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[19\] " "Pin RICORRENZA_G0\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[19] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 338 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[20\] " "Pin RICORRENZA_COM\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[20] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 307 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[20\] " "Pin RICORRENZA_G0\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[20] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 339 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[21\] " "Pin RICORRENZA_COM\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[21] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 308 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[21\] " "Pin RICORRENZA_G0\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[21] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 340 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[22\] " "Pin RICORRENZA_COM\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[22] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 309 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[22\] " "Pin RICORRENZA_G0\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[22] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 341 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[23\] " "Pin RICORRENZA_COM\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[23] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 310 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[23\] " "Pin RICORRENZA_G0\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[23] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 342 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[24\] " "Pin RICORRENZA_COM\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[24] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 311 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[24\] " "Pin RICORRENZA_G0\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[24] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 343 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[25\] " "Pin RICORRENZA_COM\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[25] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 312 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[25\] " "Pin RICORRENZA_G0\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[25] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 344 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[26\] " "Pin RICORRENZA_COM\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[26] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 313 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[26\] " "Pin RICORRENZA_G0\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[26] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 345 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[27\] " "Pin RICORRENZA_COM\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[27] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 314 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[27\] " "Pin RICORRENZA_G0\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[27] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 346 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[28\] " "Pin RICORRENZA_COM\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[28] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 315 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[28\] " "Pin RICORRENZA_G0\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[28] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 347 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[29\] " "Pin RICORRENZA_COM\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[29] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 316 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[29\] " "Pin RICORRENZA_G0\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[29] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 348 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[30\] " "Pin RICORRENZA_COM\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[30] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 317 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[30\] " "Pin RICORRENZA_G0\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[30] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 349 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_COM\[31\] " "Pin RICORRENZA_COM\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_COM[31] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 24 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_COM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 318 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RICORRENZA_G0\[31\] " "Pin RICORRENZA_G0\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RICORRENZA_G0[31] } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RICORRENZA_G0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 350 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADO_SCOMMESSO_COM.NONE " "Pin DADO_SCOMMESSO_COM.NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DADO_SCOMMESSO_COM.NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 23 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DADO_SCOMMESSO_COM.NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 434 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADO_SCOMMESSO_G0.NONE " "Pin DADO_SCOMMESSO_G0.NONE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DADO_SCOMMESSO_G0.NONE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 34 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DADO_SCOMMESSO_G0.NONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 443 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADO_SCOMMESSO_COM.SEI " "Pin DADO_SCOMMESSO_COM.SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DADO_SCOMMESSO_COM.SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 23 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DADO_SCOMMESSO_COM.SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 433 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADO_SCOMMESSO_G0.SEI " "Pin DADO_SCOMMESSO_G0.SEI not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DADO_SCOMMESSO_G0.SEI } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 34 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DADO_SCOMMESSO_G0.SEI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 442 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADO_SCOMMESSO_COM.CINQUE " "Pin DADO_SCOMMESSO_COM.CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DADO_SCOMMESSO_COM.CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 23 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DADO_SCOMMESSO_COM.CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 432 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADO_SCOMMESSO_G0.CINQUE " "Pin DADO_SCOMMESSO_G0.CINQUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DADO_SCOMMESSO_G0.CINQUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 34 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DADO_SCOMMESSO_G0.CINQUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 441 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADO_SCOMMESSO_COM.QUATTRO " "Pin DADO_SCOMMESSO_COM.QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DADO_SCOMMESSO_COM.QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 23 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DADO_SCOMMESSO_COM.QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 431 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADO_SCOMMESSO_G0.QUATTRO " "Pin DADO_SCOMMESSO_G0.QUATTRO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DADO_SCOMMESSO_G0.QUATTRO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 34 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DADO_SCOMMESSO_G0.QUATTRO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 440 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADO_SCOMMESSO_COM.TRE " "Pin DADO_SCOMMESSO_COM.TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DADO_SCOMMESSO_COM.TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 23 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DADO_SCOMMESSO_COM.TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 430 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADO_SCOMMESSO_G0.TRE " "Pin DADO_SCOMMESSO_G0.TRE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DADO_SCOMMESSO_G0.TRE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 34 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DADO_SCOMMESSO_G0.TRE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 439 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADO_SCOMMESSO_COM.DUE " "Pin DADO_SCOMMESSO_COM.DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DADO_SCOMMESSO_COM.DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 23 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DADO_SCOMMESSO_COM.DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 429 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADO_SCOMMESSO_G0.DUE " "Pin DADO_SCOMMESSO_G0.DUE not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DADO_SCOMMESSO_G0.DUE } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 34 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DADO_SCOMMESSO_G0.DUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 438 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADO_SCOMMESSO_COM.UNO " "Pin DADO_SCOMMESSO_COM.UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DADO_SCOMMESSO_COM.UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 23 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DADO_SCOMMESSO_COM.UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 428 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DADO_SCOMMESSO_G0.UNO " "Pin DADO_SCOMMESSO_G0.UNO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DADO_SCOMMESSO_G0.UNO } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 34 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DADO_SCOMMESSO_G0.UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 437 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554727994119 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1554727994119 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1554727997135 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Perudo_Datapath.sdc " "Synopsys Design Constraints File file not found: 'Perudo_Datapath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1554727997135 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1554727997135 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[1\].numero_dadi_in_mano\[2\]~head_lut\|combout " "Node \"giocatori_in_campo\[1\].numero_dadi_in_mano\[2\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "Add2~1\|datab " "Node \"Add2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "Add2~1\|combout " "Node \"Add2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[1\].numero_dadi_in_mano\[2\]~head_lut\|datad " "Node \"giocatori_in_campo\[1\].numero_dadi_in_mano\[2\]~head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554727997135 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[0\].numero_dadi_in_mano\[2\]~head_lut\|combout " "Node \"giocatori_in_campo\[0\].numero_dadi_in_mano\[2\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "Add1~1\|datab " "Node \"Add1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "Add1~1\|combout " "Node \"Add1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[0\].numero_dadi_in_mano\[2\]~head_lut\|datad " "Node \"giocatori_in_campo\[0\].numero_dadi_in_mano\[2\]~head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554727997135 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[1\].numero_dadi_in_mano\[1\]~head_lut\|combout " "Node \"giocatori_in_campo\[1\].numero_dadi_in_mano\[1\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "Add2~0\|datad " "Node \"Add2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "Add2~0\|combout " "Node \"Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[1\].numero_dadi_in_mano\[1\]~head_lut\|datad " "Node \"giocatori_in_campo\[1\].numero_dadi_in_mano\[1\]~head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554727997135 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[0\].numero_dadi_in_mano\[1\]~head_lut\|combout " "Node \"giocatori_in_campo\[0\].numero_dadi_in_mano\[1\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|datad " "Node \"Add1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|combout " "Node \"Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[0\].numero_dadi_in_mano\[1\]~head_lut\|datad " "Node \"giocatori_in_campo\[0\].numero_dadi_in_mano\[1\]~head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554727997135 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[1\].numero_dadi_in_mano\[0\]~head_lut\|combout " "Node \"giocatori_in_campo\[1\].numero_dadi_in_mano\[0\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[1\].numero_dadi_in_mano\[0\]~head_lut\|datad " "Node \"giocatori_in_campo\[1\].numero_dadi_in_mano\[0\]~head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554727997135 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[0\].numero_dadi_in_mano\[0\]~head_lut\|combout " "Node \"giocatori_in_campo\[0\].numero_dadi_in_mano\[0\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[0\].numero_dadi_in_mano\[0\]~head_lut\|datad " "Node \"giocatori_in_campo\[0\].numero_dadi_in_mano\[0\]~head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554727997135 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "numero_giocatori_in_campo\[3\]~head_lut\|combout " "Node \"numero_giocatori_in_campo\[3\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "Add7~2\|dataa " "Node \"Add7~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "Add7~2\|combout " "Node \"Add7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "numero_giocatori_in_campo\[3\]~head_lut\|datad " "Node \"numero_giocatori_in_campo\[3\]~head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 183 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554727997135 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "numero_giocatori_in_campo\[2\]~head_lut\|combout " "Node \"numero_giocatori_in_campo\[2\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "Add7~1\|datab " "Node \"Add7~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "Add7~1\|combout " "Node \"Add7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "numero_giocatori_in_campo\[2\]~head_lut\|datad " "Node \"numero_giocatori_in_campo\[2\]~head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 183 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554727997135 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "numero_giocatori_in_campo\[1\]~head_lut\|combout " "Node \"numero_giocatori_in_campo\[1\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "Add7~0\|datad " "Node \"Add7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "Add7~0\|combout " "Node \"Add7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "numero_giocatori_in_campo\[1\]~head_lut\|datad " "Node \"numero_giocatori_in_campo\[1\]~head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 183 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554727997135 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "numero_giocatori_in_campo\[0\]~head_lut\|combout " "Node \"numero_giocatori_in_campo\[0\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""} { "Warning" "WSTA_SCC_NODE" "numero_giocatori_in_campo\[0\]~head_lut\|datad " "Node \"numero_giocatori_in_campo\[0\]~head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554727997135 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554727997135 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1554727997151 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1554727997151 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1554727997151 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node CLOCK~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1554727997251 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 9 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 2742 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1554727997251 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_N~input (placed in PIN V15 (CLKIO12, DIFFCLK_7p, REFCLK2p)) " "Automatically promoted node RESET_N~input (placed in PIN V15 (CLKIO12, DIFFCLK_7p, REFCLK2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1554727997251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TURNO_GIOCATORE~0 " "Destination node TURNO_GIOCATORE~0" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 26 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TURNO_GIOCATORE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 1683 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1554727997251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "giocatori_in_campo\[1\].numero_dadi_in_mano\[0\]~head_lut " "Destination node giocatori_in_campo\[1\].numero_dadi_in_mano\[0\]~head_lut" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { giocatori_in_campo[1].numero_dadi_in_mano[0]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 1426 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1554727997251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "giocatori_in_campo\[1\].numero_dadi_in_mano\[1\]~head_lut " "Destination node giocatori_in_campo\[1\].numero_dadi_in_mano\[1\]~head_lut" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { giocatori_in_campo[1].numero_dadi_in_mano[1]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 1430 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1554727997251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "giocatori_in_campo\[1\].numero_dadi_in_mano\[2\]~head_lut " "Destination node giocatori_in_campo\[1\].numero_dadi_in_mano\[2\]~head_lut" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { giocatori_in_campo[1].numero_dadi_in_mano[2]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 1434 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1554727997251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~head_lut " "Destination node giocatori_in_campo\[1\].dadi_in_mano\[4\].NONE~head_lut" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { giocatori_in_campo[1].dadi_in_mano[4].NONE~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 1438 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1554727997251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~head_lut " "Destination node giocatori_in_campo\[1\].dadi_in_mano\[4\].SEI~head_lut" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { giocatori_in_campo[1].dadi_in_mano[4].SEI~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 1442 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1554727997251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~head_lut " "Destination node giocatori_in_campo\[1\].dadi_in_mano\[4\].CINQUE~head_lut" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { giocatori_in_campo[1].dadi_in_mano[4].CINQUE~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 1446 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1554727997251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~head_lut " "Destination node giocatori_in_campo\[1\].dadi_in_mano\[4\].QUATTRO~head_lut" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { giocatori_in_campo[1].dadi_in_mano[4].QUATTRO~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 1450 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1554727997251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~head_lut " "Destination node giocatori_in_campo\[1\].dadi_in_mano\[4\].TRE~head_lut" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { giocatori_in_campo[1].dadi_in_mano[4].TRE~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 1454 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1554727997251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~head_lut " "Destination node giocatori_in_campo\[1\].dadi_in_mano\[4\].DUE~head_lut" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 50 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { giocatori_in_campo[1].dadi_in_mano[4].DUE~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 1458 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1554727997251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1554727997251 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1554727997251 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 10 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET_N~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 2740 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1554727997251 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1554727999257 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1554727999257 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1554727999257 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1554727999257 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1554727999272 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1554727999272 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1554728000645 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1554728000645 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1554728000645 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "436 unused 2.5V 87 349 0 " "Number of I/O pins in group: 436 (unused VREF, 2.5V VCCIO, 87 input, 349 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1554728000660 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1554728000660 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1554728000660 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554728000660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554728000660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554728000660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554728000660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554728000660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 82 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554728000660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 66 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554728000660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554728000660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 80 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554728000660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554728000660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554728000660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554728000660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554728000660 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1554728000660 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1554728000660 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[0\] " "Ignored I/O standard assignment to node \"CLOCK_24\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[1\] " "Ignored I/O standard assignment to node \"CLOCK_24\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_27\[1\] " "Ignored I/O standard assignment to node \"CLOCK_27\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_50 " "Ignored I/O standard assignment to node \"CLOCK_50\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_CLOCK " "Ignored I/O standard assignment to node \"EXT_CLOCK\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[0\] " "Ignored I/O standard assignment to node \"GPIO_0\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[10\] " "Ignored I/O standard assignment to node \"GPIO_0\[10\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[11\] " "Ignored I/O standard assignment to node \"GPIO_0\[11\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[12\] " "Ignored I/O standard assignment to node \"GPIO_0\[12\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[13\] " "Ignored I/O standard assignment to node \"GPIO_0\[13\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[14\] " "Ignored I/O standard assignment to node \"GPIO_0\[14\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[15\] " "Ignored I/O standard assignment to node \"GPIO_0\[15\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[16\] " "Ignored I/O standard assignment to node \"GPIO_0\[16\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[17\] " "Ignored I/O standard assignment to node \"GPIO_0\[17\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[18\] " "Ignored I/O standard assignment to node \"GPIO_0\[18\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[19\] " "Ignored I/O standard assignment to node \"GPIO_0\[19\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[1\] " "Ignored I/O standard assignment to node \"GPIO_0\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[20\] " "Ignored I/O standard assignment to node \"GPIO_0\[20\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[21\] " "Ignored I/O standard assignment to node \"GPIO_0\[21\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[22\] " "Ignored I/O standard assignment to node \"GPIO_0\[22\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[23\] " "Ignored I/O standard assignment to node \"GPIO_0\[23\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[24\] " "Ignored I/O standard assignment to node \"GPIO_0\[24\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[25\] " "Ignored I/O standard assignment to node \"GPIO_0\[25\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[26\] " "Ignored I/O standard assignment to node \"GPIO_0\[26\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[27\] " "Ignored I/O standard assignment to node \"GPIO_0\[27\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[28\] " "Ignored I/O standard assignment to node \"GPIO_0\[28\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[29\] " "Ignored I/O standard assignment to node \"GPIO_0\[29\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[2\] " "Ignored I/O standard assignment to node \"GPIO_0\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[30\] " "Ignored I/O standard assignment to node \"GPIO_0\[30\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[31\] " "Ignored I/O standard assignment to node \"GPIO_0\[31\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[32\] " "Ignored I/O standard assignment to node \"GPIO_0\[32\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[33\] " "Ignored I/O standard assignment to node \"GPIO_0\[33\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[34\] " "Ignored I/O standard assignment to node \"GPIO_0\[34\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[35\] " "Ignored I/O standard assignment to node \"GPIO_0\[35\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[3\] " "Ignored I/O standard assignment to node \"GPIO_0\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[4\] " "Ignored I/O standard assignment to node \"GPIO_0\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[5\] " "Ignored I/O standard assignment to node \"GPIO_0\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[6\] " "Ignored I/O standard assignment to node \"GPIO_0\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[7\] " "Ignored I/O standard assignment to node \"GPIO_0\[7\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[8\] " "Ignored I/O standard assignment to node \"GPIO_0\[8\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[9\] " "Ignored I/O standard assignment to node \"GPIO_0\[9\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[0\] " "Ignored I/O standard assignment to node \"GPIO_1\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[10\] " "Ignored I/O standard assignment to node \"GPIO_1\[10\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[11\] " "Ignored I/O standard assignment to node \"GPIO_1\[11\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[12\] " "Ignored I/O standard assignment to node \"GPIO_1\[12\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[13\] " "Ignored I/O standard assignment to node \"GPIO_1\[13\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[14\] " "Ignored I/O standard assignment to node \"GPIO_1\[14\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[15\] " "Ignored I/O standard assignment to node \"GPIO_1\[15\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[16\] " "Ignored I/O standard assignment to node \"GPIO_1\[16\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[17\] " "Ignored I/O standard assignment to node \"GPIO_1\[17\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[18\] " "Ignored I/O standard assignment to node \"GPIO_1\[18\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[19\] " "Ignored I/O standard assignment to node \"GPIO_1\[19\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[1\] " "Ignored I/O standard assignment to node \"GPIO_1\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[20\] " "Ignored I/O standard assignment to node \"GPIO_1\[20\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[21\] " "Ignored I/O standard assignment to node \"GPIO_1\[21\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[22\] " "Ignored I/O standard assignment to node \"GPIO_1\[22\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[23\] " "Ignored I/O standard assignment to node \"GPIO_1\[23\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[24\] " "Ignored I/O standard assignment to node \"GPIO_1\[24\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[25\] " "Ignored I/O standard assignment to node \"GPIO_1\[25\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[26\] " "Ignored I/O standard assignment to node \"GPIO_1\[26\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[27\] " "Ignored I/O standard assignment to node \"GPIO_1\[27\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[28\] " "Ignored I/O standard assignment to node \"GPIO_1\[28\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[29\] " "Ignored I/O standard assignment to node \"GPIO_1\[29\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[2\] " "Ignored I/O standard assignment to node \"GPIO_1\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[30\] " "Ignored I/O standard assignment to node \"GPIO_1\[30\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[31\] " "Ignored I/O standard assignment to node \"GPIO_1\[31\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[32\] " "Ignored I/O standard assignment to node \"GPIO_1\[32\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[33\] " "Ignored I/O standard assignment to node \"GPIO_1\[33\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[34\] " "Ignored I/O standard assignment to node \"GPIO_1\[34\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[35\] " "Ignored I/O standard assignment to node \"GPIO_1\[35\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[3\] " "Ignored I/O standard assignment to node \"GPIO_1\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[4\] " "Ignored I/O standard assignment to node \"GPIO_1\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[5\] " "Ignored I/O standard assignment to node \"GPIO_1\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[6\] " "Ignored I/O standard assignment to node \"GPIO_1\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[7\] " "Ignored I/O standard assignment to node \"GPIO_1\[7\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[8\] " "Ignored I/O standard assignment to node \"GPIO_1\[8\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[9\] " "Ignored I/O standard assignment to node \"GPIO_1\[9\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[0\] " "Ignored I/O standard assignment to node \"HEX0\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[1\] " "Ignored I/O standard assignment to node \"HEX0\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[2\] " "Ignored I/O standard assignment to node \"HEX0\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[3\] " "Ignored I/O standard assignment to node \"HEX0\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[4\] " "Ignored I/O standard assignment to node \"HEX0\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[5\] " "Ignored I/O standard assignment to node \"HEX0\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[6\] " "Ignored I/O standard assignment to node \"HEX0\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[0\] " "Ignored I/O standard assignment to node \"HEX1\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[1\] " "Ignored I/O standard assignment to node \"HEX1\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[2\] " "Ignored I/O standard assignment to node \"HEX1\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[3\] " "Ignored I/O standard assignment to node \"HEX1\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[4\] " "Ignored I/O standard assignment to node \"HEX1\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[5\] " "Ignored I/O standard assignment to node \"HEX1\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[6\] " "Ignored I/O standard assignment to node \"HEX1\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[0\] " "Ignored I/O standard assignment to node \"HEX2\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[1\] " "Ignored I/O standard assignment to node \"HEX2\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[2\] " "Ignored I/O standard assignment to node \"HEX2\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[3\] " "Ignored I/O standard assignment to node \"HEX2\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[4\] " "Ignored I/O standard assignment to node \"HEX2\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[5\] " "Ignored I/O standard assignment to node \"HEX2\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[6\] " "Ignored I/O standard assignment to node \"HEX2\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[0\] " "Ignored I/O standard assignment to node \"HEX3\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[1\] " "Ignored I/O standard assignment to node \"HEX3\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[2\] " "Ignored I/O standard assignment to node \"HEX3\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[3\] " "Ignored I/O standard assignment to node \"HEX3\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[4\] " "Ignored I/O standard assignment to node \"HEX3\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[5\] " "Ignored I/O standard assignment to node \"HEX3\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[6\] " "Ignored I/O standard assignment to node \"HEX3\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[0\] " "Ignored I/O standard assignment to node \"KEY\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[1\] " "Ignored I/O standard assignment to node \"KEY\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[2\] " "Ignored I/O standard assignment to node \"KEY\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[3\] " "Ignored I/O standard assignment to node \"KEY\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[0\] " "Ignored I/O standard assignment to node \"LEDG\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[1\] " "Ignored I/O standard assignment to node \"LEDG\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[2\] " "Ignored I/O standard assignment to node \"LEDG\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[3\] " "Ignored I/O standard assignment to node \"LEDG\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[4\] " "Ignored I/O standard assignment to node \"LEDG\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[5\] " "Ignored I/O standard assignment to node \"LEDG\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[6\] " "Ignored I/O standard assignment to node \"LEDG\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[7\] " "Ignored I/O standard assignment to node \"LEDG\[7\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[0\] " "Ignored I/O standard assignment to node \"LEDR\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[1\] " "Ignored I/O standard assignment to node \"LEDR\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[2\] " "Ignored I/O standard assignment to node \"LEDR\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[3\] " "Ignored I/O standard assignment to node \"LEDR\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[4\] " "Ignored I/O standard assignment to node \"LEDR\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[5\] " "Ignored I/O standard assignment to node \"LEDR\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[6\] " "Ignored I/O standard assignment to node \"LEDR\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[7\] " "Ignored I/O standard assignment to node \"LEDR\[7\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[8\] " "Ignored I/O standard assignment to node \"LEDR\[8\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[9\] " "Ignored I/O standard assignment to node \"LEDR\[9\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[0\] " "Ignored I/O standard assignment to node \"SW\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[1\] " "Ignored I/O standard assignment to node \"SW\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[2\] " "Ignored I/O standard assignment to node \"SW\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[3\] " "Ignored I/O standard assignment to node \"SW\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[4\] " "Ignored I/O standard assignment to node \"SW\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[5\] " "Ignored I/O standard assignment to node \"SW\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[6\] " "Ignored I/O standard assignment to node \"SW\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[7\] " "Ignored I/O standard assignment to node \"SW\[7\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[8\] " "Ignored I/O standard assignment to node \"SW\[8\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[9\] " "Ignored I/O standard assignment to node \"SW\[9\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCK " "Ignored I/O standard assignment to node \"TCK\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCS " "Ignored I/O standard assignment to node \"TCS\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDI " "Ignored I/O standard assignment to node \"TDI\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDO " "Ignored I/O standard assignment to node \"TDO\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[0\] " "Ignored I/O standard assignment to node \"VGA_B\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[1\] " "Ignored I/O standard assignment to node \"VGA_B\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[2\] " "Ignored I/O standard assignment to node \"VGA_B\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[3\] " "Ignored I/O standard assignment to node \"VGA_B\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[0\] " "Ignored I/O standard assignment to node \"VGA_G\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[1\] " "Ignored I/O standard assignment to node \"VGA_G\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[2\] " "Ignored I/O standard assignment to node \"VGA_G\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[3\] " "Ignored I/O standard assignment to node \"VGA_G\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_HS " "Ignored I/O standard assignment to node \"VGA_HS\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[0\] " "Ignored I/O standard assignment to node \"VGA_R\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[1\] " "Ignored I/O standard assignment to node \"VGA_R\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[2\] " "Ignored I/O standard assignment to node \"VGA_R\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[3\] " "Ignored I/O standard assignment to node \"VGA_R\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_VS " "Ignored I/O standard assignment to node \"VGA_VS\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1554728001046 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1 1554728001046 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[0\] " "Node \"CLOCK_24\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[1\] " "Node \"CLOCK_24\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[0\] " "Node \"CLOCK_27\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[1\] " "Node \"CLOCK_27\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1554728001061 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1554728001061 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1554728001077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1554728011506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1554728012054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1554728012108 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1554728027870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1554728027870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1554728029911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X59_Y11 X69_Y22 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X59_Y11 to location X69_Y22" {  } { { "loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X59_Y11 to location X69_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X59_Y11 to location X69_Y22"} 59 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1554728038025 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1554728038025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1554728043604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1554728043619 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1554728043619 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1554728043904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1554728045122 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1554728045354 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1554728047082 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1554728052284 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET_N 2.5 V V15 " "Pin RESET_N uses I/O standard 2.5 V at V15" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RESET_N } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 10 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 422 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1554728052300 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 2.5 V W15 " "Pin CLOCK uses I/O standard 2.5 V at W15" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { CLOCK } } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 9 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/" { { 0 { 0 ""} 0 421 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1554728052300 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1554728052300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 499 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 499 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1554728055355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 14:54:15 2019 " "Processing ended: Mon Apr 08 14:54:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1554728055355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1554728055355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1554728055355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1554728055355 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1554728059120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1554728059120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 14:54:18 2019 " "Processing started: Mon Apr 08 14:54:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1554728059120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1554728059120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Perudo_Datapath -c Perudo_Datapath " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Perudo_Datapath -c Perudo_Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1554728059120 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1554728059653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1554728059653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 14:54:17 2019 " "Processing started: Mon Apr 08 14:54:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1554728059653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1554728059653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Perudo_Datapath -c Perudo_Datapath " "Command: quartus_sta Perudo_Datapath -c Perudo_Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1554728059653 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1554728060471 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1554728061379 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1554728061588 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1554728061588 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1554728062420 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Perudo_Datapath.sdc " "Synopsys Design Constraints File file not found: 'Perudo_Datapath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1554728062701 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1554728062701 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1554728062701 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RESET_N RESET_N " "create_clock -period 1.000 -name RESET_N RESET_N" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1554728062701 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1554728062701 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[0\].numero_dadi_in_mano\[2\]~head_lut\|combout " "Node \"giocatori_in_campo\[0\].numero_dadi_in_mano\[2\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "Add1~1\|dataa " "Node \"Add1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "Add1~1\|combout " "Node \"Add1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[0\].numero_dadi_in_mano\[2\]~head_lut\|datab " "Node \"giocatori_in_campo\[0\].numero_dadi_in_mano\[2\]~head_lut\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554728062701 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[1\].numero_dadi_in_mano\[2\]~head_lut\|combout " "Node \"giocatori_in_campo\[1\].numero_dadi_in_mano\[2\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "Add2~1\|datac " "Node \"Add2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "Add2~1\|combout " "Node \"Add2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[1\].numero_dadi_in_mano\[2\]~head_lut\|datab " "Node \"giocatori_in_campo\[1\].numero_dadi_in_mano\[2\]~head_lut\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554728062701 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[1\].numero_dadi_in_mano\[1\]~head_lut\|combout " "Node \"giocatori_in_campo\[1\].numero_dadi_in_mano\[1\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "Add2~0\|dataa " "Node \"Add2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "Add2~0\|combout " "Node \"Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[1\].numero_dadi_in_mano\[1\]~head_lut\|dataa " "Node \"giocatori_in_campo\[1\].numero_dadi_in_mano\[1\]~head_lut\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554728062701 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[1\].numero_dadi_in_mano\[0\]~head_lut\|combout " "Node \"giocatori_in_campo\[1\].numero_dadi_in_mano\[0\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[1\].numero_dadi_in_mano\[0\]~head_lut\|dataa " "Node \"giocatori_in_campo\[1\].numero_dadi_in_mano\[0\]~head_lut\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554728062701 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[0\].numero_dadi_in_mano\[1\]~head_lut\|combout " "Node \"giocatori_in_campo\[0\].numero_dadi_in_mano\[1\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|datab " "Node \"Add1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|combout " "Node \"Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[0\].numero_dadi_in_mano\[1\]~head_lut\|datac " "Node \"giocatori_in_campo\[0\].numero_dadi_in_mano\[1\]~head_lut\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554728062701 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[0\].numero_dadi_in_mano\[0\]~head_lut\|combout " "Node \"giocatori_in_campo\[0\].numero_dadi_in_mano\[0\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "giocatori_in_campo\[0\].numero_dadi_in_mano\[0\]~head_lut\|dataa " "Node \"giocatori_in_campo\[0\].numero_dadi_in_mano\[0\]~head_lut\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554728062701 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "numero_giocatori_in_campo\[3\]~head_lut\|combout " "Node \"numero_giocatori_in_campo\[3\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "Add7~2\|dataa " "Node \"Add7~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "Add7~2\|combout " "Node \"Add7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "numero_giocatori_in_campo\[3\]~head_lut\|datad " "Node \"numero_giocatori_in_campo\[3\]~head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 183 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554728062701 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "numero_giocatori_in_campo\[2\]~head_lut\|combout " "Node \"numero_giocatori_in_campo\[2\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "Add7~1\|datab " "Node \"Add7~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "Add7~1\|combout " "Node \"Add7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "numero_giocatori_in_campo\[2\]~head_lut\|dataa " "Node \"numero_giocatori_in_campo\[2\]~head_lut\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 183 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554728062701 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "numero_giocatori_in_campo\[1\]~head_lut\|combout " "Node \"numero_giocatori_in_campo\[1\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "Add7~0\|datad " "Node \"Add7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "Add7~0\|combout " "Node \"Add7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "numero_giocatori_in_campo\[1\]~head_lut\|datab " "Node \"numero_giocatori_in_campo\[1\]~head_lut\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } } { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 183 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554728062701 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "numero_giocatori_in_campo\[0\]~head_lut\|combout " "Node \"numero_giocatori_in_campo\[0\]~head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""} { "Warning" "WSTA_SCC_NODE" "numero_giocatori_in_campo\[0\]~head_lut\|datab " "Node \"numero_giocatori_in_campo\[0\]~head_lut\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1554728062701 ""}  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 123 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1554728062701 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1554728063355 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1554728063355 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1554728063365 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1554728063425 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1554728063485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.926 " "Worst-case setup slack is -11.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728063493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728063493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.926     -3471.878 CLOCK  " "  -11.926     -3471.878 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728063493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.743       -66.520 RESET_N  " "   -7.743       -66.520 RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728063493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1554728063493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.554 " "Worst-case hold slack is -0.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728063525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728063525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.554        -0.805 CLOCK  " "   -0.554        -0.805 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728063525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.461        -1.243 RESET_N  " "   -0.461        -1.243 RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728063525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1554728063525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.153 " "Worst-case recovery slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728063544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728063544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153         0.000 CLOCK  " "    0.153         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728063544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1554728063544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.152 " "Worst-case removal slack is -0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728063574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728063574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152       -50.414 CLOCK  " "   -0.152       -50.414 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728063574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1554728063574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728063586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728063586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -662.235 CLOCK  " "   -3.000      -662.235 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728063586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 RESET_N  " "   -3.000        -3.000 RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728063586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1554728063586 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1554728064129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1554728064219 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1554728066497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1554728066785 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1554728066867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.210 " "Worst-case setup slack is -11.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728066887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728066887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.210     -3260.166 CLOCK  " "  -11.210     -3260.166 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728066887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.249       -60.140 RESET_N  " "   -7.249       -60.140 RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728066887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1554728066887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.514 " "Worst-case hold slack is -0.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728066932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728066932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.514        -0.738 CLOCK  " "   -0.514        -0.738 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728066932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394        -1.066 RESET_N  " "   -0.394        -1.066 RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728066932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1554728066932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.221 " "Worst-case recovery slack is 0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728066959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728066959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221         0.000 CLOCK  " "    0.221         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728066959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1554728066959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.144 " "Worst-case removal slack is -0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728066978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728066978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144       -47.816 CLOCK  " "   -0.144       -47.816 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728066978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1554728066978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728067008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728067008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -662.235 CLOCK  " "   -3.000      -662.235 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728067008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 RESET_N  " "   -3.000        -3.000 RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728067008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1554728067008 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1554728067612 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1554728067982 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1554728068386 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1554728068515 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1554728068567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.679 " "Worst-case setup slack is -4.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728068617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728068617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.679     -1347.256 CLOCK  " "   -4.679     -1347.256 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728068617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.845       -19.941 RESET_N  " "   -2.845       -19.941 RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728068617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1554728068617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.328 " "Worst-case hold slack is -0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728068656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728068656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.328        -0.461 CLOCK  " "   -0.328        -0.461 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728068656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.258        -0.691 RESET_N  " "   -0.258        -0.691 RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728068656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1554728068656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.080 " "Worst-case recovery slack is -0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728068688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728068688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080       -26.906 CLOCK  " "   -0.080       -26.906 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728068688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1554728068688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.090 " "Worst-case removal slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728068718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728068718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090       -29.371 CLOCK  " "   -0.090       -29.371 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728068718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1554728068718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728068738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728068738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -362.190 CLOCK  " "   -3.000      -362.190 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728068738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 RESET_N  " "   -3.000        -3.000 RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1554728068738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1554728068738 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1554728071389 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1554728071389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 50 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1554728072226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 14:54:32 2019 " "Processing ended: Mon Apr 08 14:54:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1554728072226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1554728072226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1554728072226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1554728072226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1554728073097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 14:54:33 2019 " "Processing ended: Mon Apr 08 14:54:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1554728073097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1554728073097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1554728073097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1554728073097 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1554728077219 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 640 s " "Quartus II Full Compilation was successful. 0 errors, 640 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1554728077219 ""}
