/*
    This file was generated automatically by Alchitry Labs 2.0.29-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module parallel_comparison (
        input wire clk,
        input wire rst,
        input wire [31:0] a,
        input wire [3:0][31:0] stored,
        output reg [3:0] out
    );
    logic [31:0] R_3049309c_i;
    logic [31:0] RR_3049309c_i;
    always @* begin
        out = 1'h0;
        for (RR_3049309c_i = 0; RR_3049309c_i < 3'h4; RR_3049309c_i = RR_3049309c_i + 1) begin
      R_3049309c_i = (0) + RR_3049309c_i * (1);
            out[R_3049309c_i] = (a == stored[R_3049309c_i]) ? 1'h1 : 1'h0;
        end
    end
    
    
endmodule