(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "master")
  (DATE "Sat Dec  2 19:01:22 2023")
  (VENDOR "Lattice")
  (PROGRAM "backanno")
  (VERSION "Radiant Software (64-bit) 2023.1.0.43.3")
  (DIVIDER /)
  (VOLTAGE 1.26:1.20:1.14)
  (PROCESS "default")
  (TEMPERATURE -40:25:85)
  (TIMESCALE 1ps)
  (CELL
    (CELLTYPE "vga_portmap_SLICE_0")
    (INSTANCE vga_portmap\.SLICE_0)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_1")
    (INSTANCE vga_portmap\.SLICE_1)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_2")
    (INSTANCE vga_portmap\.SLICE_2)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_3")
    (INSTANCE vga_portmap\.SLICE_3)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_4")
    (INSTANCE vga_portmap\.SLICE_4)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_5")
    (INSTANCE vga_portmap\.SLICE_5)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_6")
    (INSTANCE vga_portmap\.SLICE_6)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_7")
    (INSTANCE vga_portmap\.SLICE_7)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_8")
    (INSTANCE vga_portmap\.SLICE_8)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_9")
    (INSTANCE vga_portmap\.SLICE_9)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_10")
    (INSTANCE vga_portmap\.SLICE_10)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_11")
    (INSTANCE vga_portmap\.SLICE_11)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_12")
    (INSTANCE clock_manager_portmap\.SLICE_12)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_13")
    (INSTANCE clock_manager_portmap\.SLICE_13)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_14")
    (INSTANCE clock_manager_portmap\.SLICE_14)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_15")
    (INSTANCE clock_manager_portmap\.SLICE_15)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_16")
    (INSTANCE clock_manager_portmap\.SLICE_16)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_17")
    (INSTANCE clock_manager_portmap\.SLICE_17)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_18")
    (INSTANCE clock_manager_portmap\.SLICE_18)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_19")
    (INSTANCE clock_manager_portmap\.SLICE_19)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_20")
    (INSTANCE clock_manager_portmap\.SLICE_20)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_21")
    (INSTANCE clock_manager_portmap\.SLICE_21)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_22")
    (INSTANCE clock_manager_portmap\.SLICE_22)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_23")
    (INSTANCE clock_manager_portmap\.SLICE_23)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_24")
    (INSTANCE clock_manager_portmap\.SLICE_24)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_25")
    (INSTANCE pattern_gen_portmap\.SLICE_25)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_26")
    (INSTANCE pattern_gen_portmap\.SLICE_26)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_27")
    (INSTANCE nes_controller_portmap\.SLICE_27)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_29")
    (INSTANCE nes_controller_portmap\.SLICE_29)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_31")
    (INSTANCE pattern_gen_portmap\.SLICE_31)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_32")
    (INSTANCE pattern_gen_portmap\.SLICE_32)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_33")
    (INSTANCE pattern_gen_portmap\.SLICE_33)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_34")
    (INSTANCE pattern_gen_portmap\.SLICE_34)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_35")
    (INSTANCE pattern_gen_portmap\.SLICE_35)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_37")
    (INSTANCE pattern_gen_portmap\.SLICE_37)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_43")
    (INSTANCE pattern_gen_portmap\.SLICE_43)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_45")
    (INSTANCE pattern_gen_portmap\.SLICE_45)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_46")
    (INSTANCE pattern_gen_portmap\.SLICE_46)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_49")
    (INSTANCE pattern_gen_portmap\.SLICE_49)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_53")
    (INSTANCE pattern_gen_portmap\.SLICE_53)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_54")
    (INSTANCE pattern_gen_portmap\.SLICE_54)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_55")
    (INSTANCE nes_controller_portmap\.SLICE_55)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_57")
    (INSTANCE nes_controller_portmap\.SLICE_57)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_59")
    (INSTANCE pattern_gen_portmap\.SLICE_59)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_61")
    (INSTANCE pattern_gen_portmap\.SLICE_61)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_62")
    (INSTANCE pattern_gen_portmap\.SLICE_62)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_63")
    (INSTANCE pattern_gen_portmap\.SLICE_63)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_65")
    (INSTANCE pattern_gen_portmap\.SLICE_65)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_67")
    (INSTANCE pattern_gen_portmap\.SLICE_67)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_69")
    (INSTANCE pattern_gen_portmap\.SLICE_69)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_71")
    (INSTANCE pattern_gen_portmap\.SLICE_71)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_72")
    (INSTANCE pattern_gen_portmap\.SLICE_72)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_73")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_73)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_75")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_75)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_77")
    (INSTANCE vga_portmap\.SLICE_77)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_78")
    (INSTANCE pattern_gen_portmap\.SLICE_78)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_79")
    (INSTANCE vga_portmap\.SLICE_79)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_80")
    (INSTANCE vga_portmap\.SLICE_80)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_81")
    (INSTANCE vga_portmap\.SLICE_81)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_82")
    (INSTANCE vga_portmap\.SLICE_82)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_84")
    (INSTANCE vga_portmap\.SLICE_84)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_86")
    (INSTANCE pattern_gen_portmap\.SLICE_86)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_87")
    (INSTANCE vga_portmap\.SLICE_87)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_89")
    (INSTANCE vga_portmap\.SLICE_89)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_91")
    (INSTANCE vga_portmap\.SLICE_91)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_92")
    (INSTANCE vga_portmap\.SLICE_92)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_95")
    (INSTANCE vga_portmap\.SLICE_95)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_97")
    (INSTANCE vga_portmap\.SLICE_97)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_99")
    (INSTANCE vga_portmap\.SLICE_99)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_101")
    (INSTANCE vga_portmap\.SLICE_101)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_102")
    (INSTANCE pattern_gen_portmap\.SLICE_102)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_103")
    (INSTANCE vga_portmap\.SLICE_103)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_106")
    (INSTANCE pattern_gen_portmap\.SLICE_106)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_107")
    (INSTANCE vga_portmap\.SLICE_107)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_108")
    (INSTANCE vga_portmap\.SLICE_108)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_109")
    (INSTANCE nes_controller_portmap\.SLICE_109)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_110")
    (INSTANCE nes_controller_portmap\.SLICE_110)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_112")
    (INSTANCE nes_controller_portmap\.SLICE_112)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_114")
    (INSTANCE nes_controller_portmap\.SLICE_114)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_115")
    (INSTANCE pattern_gen_portmap\.SLICE_115)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_116")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_116)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_117")
    (INSTANCE pattern_gen_portmap\.SLICE_117)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_118")
    (INSTANCE pattern_gen_portmap\.SLICE_118)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_119")
    (INSTANCE pattern_gen_portmap\.SLICE_119)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_121")
    (INSTANCE pattern_gen_portmap\.SLICE_121)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_124")
    (INSTANCE pattern_gen_portmap\.SLICE_124)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_126")
    (INSTANCE pattern_gen_portmap\.SLICE_126)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_127")
    (INSTANCE pattern_gen_portmap\.SLICE_127)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_128")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_128)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_129")
    (INSTANCE pattern_gen_portmap\.SLICE_129)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_130")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_130)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_131")
    (INSTANCE pattern_gen_portmap\.SLICE_131)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_132")
    (INSTANCE pattern_gen_portmap\.SLICE_132)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_135")
    (INSTANCE pattern_gen_portmap\.SLICE_135)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_137")
    (INSTANCE pattern_gen_portmap\.SLICE_137)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_141")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_141)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_142")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_142)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_143")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_143)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_145")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_145)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_149")
    (INSTANCE pattern_gen_portmap\.SLICE_149)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_151")
    (INSTANCE vga_portmap\.SLICE_151)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_157")
    (INSTANCE pattern_gen_portmap\.SLICE_157)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_158")
    (INSTANCE pattern_gen_portmap\.SLICE_158)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_161")
    (INSTANCE pattern_gen_portmap\.SLICE_161)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_162")
    (INSTANCE pattern_gen_portmap\.SLICE_162)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_165")
    (INSTANCE pattern_gen_portmap\.SLICE_165)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_166")
    (INSTANCE pattern_gen_portmap\.SLICE_166)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_173")
    (INSTANCE pattern_gen_portmap\.SLICE_173)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B")
    (INSTANCE clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B)
    (DELAY
      (ABSOLUTE
        (IOPATH REFERENCECLK OUTGLOBAL (0:0:0)(0:0:0))
      )
    )
  )
  (CELL
    (CELLTYPE "ctrlr_data")
    (INSTANCE ctrlr_data_I)
    (DELAY
      (ABSOLUTE
        (IOPATH ctrlr_data PADDI (460:485:510)(460:485:510))
      )
    )
  )
  (CELL
    (CELLTYPE "osc")
    (INSTANCE osc_I)
    (DELAY
      (ABSOLUTE
        (IOPATH osc PADDI (460:485:510)(460:485:510))
      )
    )
  )
  (CELL
    (CELLTYPE "rotate_out")
    (INSTANCE rotate_out_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rotate_out (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "ctrlr_clk")
    (INSTANCE ctrlr_clk_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ctrlr_clk (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "ctrlr_latch")
    (INSTANCE ctrlr_latch_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ctrlr_latch (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "vsync")
    (INSTANCE vsync_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO vsync (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "hsync")
    (INSTANCE hsync_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO hsync (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_0_")
    (INSTANCE rgb\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb0 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_1_")
    (INSTANCE rgb\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb1 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_2_")
    (INSTANCE rgb\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb2 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_3_")
    (INSTANCE rgb\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb3 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_4_")
    (INSTANCE rgb\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb4 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_5_")
    (INSTANCE rgb\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb5 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "master")
    (INSTANCE )
    (DELAY
      (ABSOLUTE
        (INTERCONNECT vga_portmap\.SLICE_0/F0 vga_portmap\.SLICE_0/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_0/COUT0 vga_portmap\.SLICE_0/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_0/COUT0 vga_portmap\.SLICE_0/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_1/COUT1 vga_portmap\.SLICE_0/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_1/COUT1 vga_portmap\.SLICE_0/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 vga_portmap\.SLICE_0/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 pattern_gen_portmap\.SLICE_78/A0 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 vga_portmap\.SLICE_79/A1 (3516:3681:3846)
          (3516:3681:3846))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 vga_portmap\.SLICE_84/A0 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 vga_portmap\.SLICE_92/A1 (4164:4302:4441)
          (4164:4302:4441))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 vga_portmap\.SLICE_99/B1 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 pattern_gen_portmap\.SLICE_102/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 vga_portmap\.SLICE_107/D0 (2498:2663:2829)
          (2498:2663:2829))
        (INTERCONNECT vga_portmap\.SLICE_89/F1 vga_portmap\.SLICE_0/CE (2300:2551:2802)
          (2300:2551:2802))
        (INTERCONNECT vga_portmap\.SLICE_89/F1 vga_portmap\.SLICE_1/CE (2300:2551:2802)
          (2300:2551:2802))
        (INTERCONNECT vga_portmap\.SLICE_89/F1 vga_portmap\.SLICE_2/CE (2300:2551:2802)
          (2300:2551:2802))
        (INTERCONNECT vga_portmap\.SLICE_89/F1 vga_portmap\.SLICE_3/CE (2300:2551:2802)
          (2300:2551:2802))
        (INTERCONNECT vga_portmap\.SLICE_89/F1 vga_portmap\.SLICE_4/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT vga_portmap\.SLICE_89/F1 vga_portmap\.SLICE_5/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT vga_portmap\.SLICE_89/F1 vga_portmap\.SLICE_6/CE (2300:2551:2802)
          (2300:2551:2802))
        (INTERCONNECT vga_portmap\.SLICE_89/F1 vga_portmap\.SLICE_7/CE (2300:2551:2802)
          (2300:2551:2802))
        (INTERCONNECT vga_portmap\.SLICE_89/F1 vga_portmap\.SLICE_8/LSR (2882:3067:3252)
          (2882:3067:3252))
        (INTERCONNECT vga_portmap\.SLICE_89/F1 vga_portmap\.SLICE_9/LSR (2882:3067:3252)
          (2882:3067:3252))
        (INTERCONNECT vga_portmap\.SLICE_89/F1 vga_portmap\.SLICE_10/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT vga_portmap\.SLICE_89/F1 vga_portmap\.SLICE_11/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT vga_portmap\.SLICE_89/F1 vga_portmap\.SLICE_95/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT vga_portmap\.SLICE_95/F1 vga_portmap\.SLICE_0/LSR (3225:3410:3595)
          (3225:3410:3595))
        (INTERCONNECT vga_portmap\.SLICE_95/F1 vga_portmap\.SLICE_1/LSR (3225:3410:3595)
          (3225:3410:3595))
        (INTERCONNECT vga_portmap\.SLICE_95/F1 vga_portmap\.SLICE_2/LSR (2987:3159:3331)
          (2987:3159:3331))
        (INTERCONNECT vga_portmap\.SLICE_95/F1 vga_portmap\.SLICE_3/LSR (2987:3159:3331)
          (2987:3159:3331))
        (INTERCONNECT vga_portmap\.SLICE_95/F1 vga_portmap\.SLICE_6/LSR (2987:3159:3331)
          (2987:3159:3331))
        (INTERCONNECT vga_portmap\.SLICE_95/F1 vga_portmap\.SLICE_7/LSR (2987:3159:3331)
          (2987:3159:3331))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_0/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_1/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_2/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_3/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_4/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_5/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_6/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_7/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_8/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_9/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_10/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_11/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_12/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_13/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_14/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_15/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_16/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_17/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_18/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_19/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_20/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_21/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_22/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_23/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_24/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_31/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_32/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_33/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_34/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_35/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_43/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_45/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_49/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_118/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_162/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_165/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_166/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RCLK (4177:4838:5499)
          (4177:4838:5499))
        (INTERCONNECT vga_portmap\.SLICE_1/F1 vga_portmap\.SLICE_1/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_1/F0 vga_portmap\.SLICE_1/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_1/COUT0 vga_portmap\.SLICE_1/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_1/COUT0 vga_portmap\.SLICE_1/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 vga_portmap\.SLICE_1/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 pattern_gen_portmap\.SLICE_78/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 vga_portmap\.SLICE_95/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 vga_portmap\.SLICE_99/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 pattern_gen_portmap\.SLICE_102/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 vga_portmap\.SLICE_103/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 vga_portmap\.SLICE_103/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 vga_portmap\.SLICE_107/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_2/COUT1 vga_portmap\.SLICE_1/D0 (952:1084:1216)
          (952:1084:1216))
        (INTERCONNECT vga_portmap\.SLICE_2/COUT1 vga_portmap\.SLICE_1/CIN0 (449:502:555)
          (449:502:555))
        (INTERCONNECT vga_portmap\.SLICE_1/Q0 vga_portmap\.SLICE_1/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_1/Q0 pattern_gen_portmap\.SLICE_62/B1 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_1/Q0 vga_portmap\.SLICE_91/C1 (2868:3040:3212)
          (2868:3040:3212))
        (INTERCONNECT vga_portmap\.SLICE_1/Q0 vga_portmap\.SLICE_91/B0 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_1/Q0 pattern_gen_portmap\.SLICE_106/B0 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_1/Q0 pattern_gen_portmap\.SLICE_121/A0 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_2/F1 vga_portmap\.SLICE_2/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_2/F0 vga_portmap\.SLICE_2/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_2/COUT0 vga_portmap\.SLICE_2/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_2/COUT0 vga_portmap\.SLICE_2/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_2/Q1 vga_portmap\.SLICE_2/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_2/Q1 pattern_gen_portmap\.SLICE_62/C1 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT vga_portmap\.SLICE_2/Q1 vga_portmap\.SLICE_91/C0 (2763:2948:3133)
          (2763:2948:3133))
        (INTERCONNECT vga_portmap\.SLICE_2/Q1 vga_portmap\.SLICE_91/D1 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT vga_portmap\.SLICE_2/Q1 pattern_gen_portmap\.SLICE_117/B1 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_2/Q1 pattern_gen_portmap\.SLICE_119/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_3/COUT1 vga_portmap\.SLICE_2/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_3/COUT1 vga_portmap\.SLICE_2/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_2/Q0 vga_portmap\.SLICE_2/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_2/Q0 pattern_gen_portmap\.SLICE_62/D1 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_2/Q0 vga_portmap\.SLICE_81/D0 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT vga_portmap\.SLICE_2/Q0 vga_portmap\.SLICE_91/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT vga_portmap\.SLICE_2/Q0 pattern_gen_portmap\.SLICE_117/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_2/Q0 pattern_gen_portmap\.SLICE_119/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_3/F1 vga_portmap\.SLICE_3/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_3/F0 vga_portmap\.SLICE_3/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_3/COUT0 vga_portmap\.SLICE_3/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_3/COUT0 vga_portmap\.SLICE_3/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 vga_portmap\.SLICE_3/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 pattern_gen_portmap\.SLICE_62/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 pattern_gen_portmap\.SLICE_71/A0 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 vga_portmap\.SLICE_77/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 vga_portmap\.SLICE_82/B0 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 vga_portmap\.SLICE_87/A0 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 vga_portmap\.SLICE_92/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 vga_portmap\.SLICE_99/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 pattern_gen_portmap\.SLICE_117/A0 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 pattern_gen_portmap\.SLICE_119/A0 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 pattern_gen_portmap\.SLICE_126/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 pattern_gen_portmap\.SLICE_126/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_6/COUT1 vga_portmap\.SLICE_3/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_6/COUT1 vga_portmap\.SLICE_3/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 vga_portmap\.SLICE_3/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 vga_portmap\.SLICE_77/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 vga_portmap\.SLICE_95/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 vga_portmap\.SLICE_99/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT vga_portmap\.SLICE_4/F1 vga_portmap\.SLICE_4/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_4/F0 vga_portmap\.SLICE_4/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_4/COUT0 vga_portmap\.SLICE_4/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_4/COUT0 vga_portmap\.SLICE_4/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 vga_portmap\.SLICE_4/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 vga_portmap\.SLICE_80/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT vga_portmap\.SLICE_5/COUT1 vga_portmap\.SLICE_4/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_5/COUT1 vga_portmap\.SLICE_4/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 vga_portmap\.SLICE_4/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 vga_portmap\.SLICE_80/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT vga_portmap\.SLICE_4/COUT1 vga_portmap\.SLICE_11/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_4/COUT1 vga_portmap\.SLICE_11/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_5/F1 vga_portmap\.SLICE_5/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_5/COUT0 vga_portmap\.SLICE_5/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_5/COUT0 vga_portmap\.SLICE_5/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 vga_portmap\.SLICE_5/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 vga_portmap\.SLICE_151/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT SLICE_171/F0 vga_portmap\.SLICE_5/B1 (3860:4025:4190)
          (3860:4025:4190))
        (INTERCONNECT SLICE_171/F0 vga_portmap\.SLICE_7/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT SLICE_171/F0 clock_manager_portmap\.SLICE_13/B1 (3965:4117:4269)
          (3965:4117:4269))
        (INTERCONNECT SLICE_171/F0 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/RESET_N 
          (3305:3503:3701)(3305:3503:3701))
        (INTERCONNECT SLICE_171/F0 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RCLKE (3490:3701:3913)
          (3490:3701:3913))
        (INTERCONNECT SLICE_171/F0 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RE (2882:3067:3252)
          (2882:3067:3252))
        (INTERCONNECT SLICE_171/F0 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/WCLKE (3490:3701:3913)
          (3490:3701:3913))
        (INTERCONNECT vga_portmap\.SLICE_6/F1 vga_portmap\.SLICE_6/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_6/F0 vga_portmap\.SLICE_6/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_6/COUT0 vga_portmap\.SLICE_6/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_6/COUT0 vga_portmap\.SLICE_6/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 vga_portmap\.SLICE_6/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 vga_portmap\.SLICE_77/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 vga_portmap\.SLICE_92/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 vga_portmap\.SLICE_99/A0 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT vga_portmap\.SLICE_7/COUT1 vga_portmap\.SLICE_6/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_7/COUT1 vga_portmap\.SLICE_6/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_6/Q0 vga_portmap\.SLICE_6/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_6/Q0 vga_portmap\.SLICE_77/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_6/Q0 vga_portmap\.SLICE_92/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_6/Q0 vga_portmap\.SLICE_99/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_7/F1 vga_portmap\.SLICE_7/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_7/COUT0 vga_portmap\.SLICE_7/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_7/COUT0 vga_portmap\.SLICE_7/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_7/Q1 vga_portmap\.SLICE_7/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_7/Q1 vga_portmap\.SLICE_77/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT vga_portmap\.SLICE_7/Q1 vga_portmap\.SLICE_95/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT vga_portmap\.SLICE_8/F0 vga_portmap\.SLICE_8/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_8/COUT0 vga_portmap\.SLICE_8/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_8/COUT0 vga_portmap\.SLICE_8/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_9/COUT1 vga_portmap\.SLICE_8/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_9/COUT1 vga_portmap\.SLICE_8/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_8/Q0 vga_portmap\.SLICE_8/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_8/Q0 vga_portmap\.SLICE_79/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_8/Q0 vga_portmap\.SLICE_89/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT vga_portmap\.SLICE_8/Q0 vga_portmap\.SLICE_97/B1 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_8/Q0 vga_portmap\.SLICE_101/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_8/Q0 vga_portmap\.SLICE_103/D0 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT vga_portmap\.SLICE_8/Q0 vga_portmap\.SLICE_108/A1 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_9/F1 vga_portmap\.SLICE_9/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_9/F0 vga_portmap\.SLICE_9/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_9/COUT0 vga_portmap\.SLICE_9/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_9/COUT0 vga_portmap\.SLICE_9/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_9/Q1 vga_portmap\.SLICE_9/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_9/Q1 vga_portmap\.SLICE_79/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_9/Q1 vga_portmap\.SLICE_84/C0 (2763:2948:3133)
          (2763:2948:3133))
        (INTERCONNECT vga_portmap\.SLICE_9/Q1 vga_portmap\.SLICE_89/A1 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_9/Q1 vga_portmap\.SLICE_97/A1 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_9/Q1 pattern_gen_portmap\.SLICE_102/A1 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_9/Q1 vga_portmap\.SLICE_108/B1 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_10/COUT1 vga_portmap\.SLICE_9/D0 (952:1084:1216)
          (952:1084:1216))
        (INTERCONNECT vga_portmap\.SLICE_10/COUT1 vga_portmap\.SLICE_9/CIN0 (449:502:555)
          (449:502:555))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 vga_portmap\.SLICE_9/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 pattern_gen_portmap\.SLICE_61/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 vga_portmap\.SLICE_79/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 vga_portmap\.SLICE_84/A1 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 vga_portmap\.SLICE_87/B0 (3463:3621:3780)
          (3463:3621:3780))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 vga_portmap\.SLICE_89/B1 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 vga_portmap\.SLICE_97/D1 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 vga_portmap\.SLICE_101/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 pattern_gen_portmap\.SLICE_106/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 vga_portmap\.SLICE_108/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_10/F1 vga_portmap\.SLICE_10/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_10/F0 vga_portmap\.SLICE_10/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_10/COUT0 vga_portmap\.SLICE_10/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_10/COUT0 vga_portmap\.SLICE_10/CIN1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_10/Q1 vga_portmap\.SLICE_10/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_10/Q1 pattern_gen_portmap\.SLICE_61/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_portmap\.SLICE_10/Q1 pattern_gen_portmap\.SLICE_71/D0 
          (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT vga_portmap\.SLICE_10/Q1 pattern_gen_portmap\.SLICE_78/B1 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_10/Q1 vga_portmap\.SLICE_80/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_10/Q1 vga_portmap\.SLICE_82/D1 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT vga_portmap\.SLICE_10/Q1 vga_portmap\.SLICE_87/D1 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT vga_portmap\.SLICE_10/Q1 vga_portmap\.SLICE_97/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT vga_portmap\.SLICE_10/Q1 vga_portmap\.SLICE_101/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_10/Q1 vga_portmap\.SLICE_108/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_10/Q1 pattern_gen_portmap\.SLICE_126/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_11/COUT1 vga_portmap\.SLICE_10/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_11/COUT1 vga_portmap\.SLICE_10/CIN0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 vga_portmap\.SLICE_10/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_63/B0 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_63/B1 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_65/A1 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_65/C0 
          (2868:3040:3212)(2868:3040:3212))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_67/A0 
          (3622:3774:3926)(3622:3774:3926))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_67/B1 
          (3569:3714:3860)(3569:3714:3860))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_69/A1 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_69/D0 
          (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_71/B0 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_78/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 vga_portmap\.SLICE_79/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 vga_portmap\.SLICE_82/A1 (3516:3681:3846)
          (3516:3681:3846))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 vga_portmap\.SLICE_84/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 vga_portmap\.SLICE_87/A1 (3516:3681:3846)
          (3516:3681:3846))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 vga_portmap\.SLICE_89/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 vga_portmap\.SLICE_97/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 vga_portmap\.SLICE_101/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 vga_portmap\.SLICE_108/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_126/A0 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_126/D1 
          (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT vga_portmap\.SLICE_11/F1 vga_portmap\.SLICE_11/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_11/F0 vga_portmap\.SLICE_11/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_11/COUT0 vga_portmap\.SLICE_11/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_11/COUT0 vga_portmap\.SLICE_11/CIN1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 vga_portmap\.SLICE_11/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 pattern_gen_portmap\.SLICE_62/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 pattern_gen_portmap\.SLICE_63/D0 
          (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 pattern_gen_portmap\.SLICE_65/D0 
          (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 pattern_gen_portmap\.SLICE_67/B0 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 pattern_gen_portmap\.SLICE_69/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 vga_portmap\.SLICE_80/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 vga_portmap\.SLICE_97/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 pattern_gen_portmap\.SLICE_126/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 pattern_gen_portmap\.SLICE_126/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_11/Q0 vga_portmap\.SLICE_11/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_11/Q0 vga_portmap\.SLICE_151/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/F1 
          clock_manager_portmap\.SLICE_12/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/F0 
          clock_manager_portmap\.SLICE_12/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/COUT0 
          clock_manager_portmap\.SLICE_12/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/COUT0 
          clock_manager_portmap\.SLICE_12/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q1 
          clock_manager_portmap\.SLICE_12/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT1 
          clock_manager_portmap\.SLICE_12/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT1 
          clock_manager_portmap\.SLICE_12/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q0 
          clock_manager_portmap\.SLICE_12/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/COUT1 
          clock_manager_portmap\.SLICE_24/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/COUT1 
          clock_manager_portmap\.SLICE_24/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/F1 
          clock_manager_portmap\.SLICE_13/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT0 
          clock_manager_portmap\.SLICE_13/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT0 
          clock_manager_portmap\.SLICE_13/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q1 
          clock_manager_portmap\.SLICE_13/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/F1 
          clock_manager_portmap\.SLICE_14/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/F0 
          clock_manager_portmap\.SLICE_14/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT0 
          clock_manager_portmap\.SLICE_14/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT0 
          clock_manager_portmap\.SLICE_14/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q1 
          clock_manager_portmap\.SLICE_14/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q1 
          nes_controller_portmap\.SLICE_109/A0 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q1 
          nes_controller_portmap\.SLICE_114/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT1 
          clock_manager_portmap\.SLICE_14/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT1 
          clock_manager_portmap\.SLICE_14/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          clock_manager_portmap\.SLICE_14/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          nes_controller_portmap\.SLICE_110/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          nes_controller_portmap\.SLICE_112/A0 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          nes_controller_portmap\.SLICE_114/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT1 
          clock_manager_portmap\.SLICE_20/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT1 
          clock_manager_portmap\.SLICE_20/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/F1 
          clock_manager_portmap\.SLICE_15/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/F0 
          clock_manager_portmap\.SLICE_15/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT0 
          clock_manager_portmap\.SLICE_15/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT0 
          clock_manager_portmap\.SLICE_15/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q1 
          clock_manager_portmap\.SLICE_15/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q1 
          nes_controller_portmap\.SLICE_112/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q1 
          nes_controller_portmap\.SLICE_114/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/COUT1 
          clock_manager_portmap\.SLICE_15/D0 (952:1084:1216)(952:1084:1216))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/COUT1 
          clock_manager_portmap\.SLICE_15/CIN0 (449:502:555)(449:502:555))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q0 
          clock_manager_portmap\.SLICE_15/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q0 
          nes_controller_portmap\.SLICE_110/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT1 
          clock_manager_portmap\.SLICE_17/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT1 
          clock_manager_portmap\.SLICE_17/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/F1 
          clock_manager_portmap\.SLICE_16/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/F0 
          clock_manager_portmap\.SLICE_16/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/COUT0 
          clock_manager_portmap\.SLICE_16/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/COUT0 
          clock_manager_portmap\.SLICE_16/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q1 
          clock_manager_portmap\.SLICE_16/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q1 
          pattern_gen_portmap\.SLICE_37/CLK (4243:4329:4415)(4243:4329:4415))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q1 
          pattern_gen_portmap\.SLICE_46/CLK (2921:2987:3053)(2921:2987:3053))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT1 
          clock_manager_portmap\.SLICE_16/D0 (952:1084:1216)(952:1084:1216))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT1 
          clock_manager_portmap\.SLICE_16/CIN0 (449:502:555)(449:502:555))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q0 
          clock_manager_portmap\.SLICE_16/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/F1 
          clock_manager_portmap\.SLICE_17/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/F0 
          clock_manager_portmap\.SLICE_17/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT0 
          clock_manager_portmap\.SLICE_17/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT0 
          clock_manager_portmap\.SLICE_17/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q1 
          clock_manager_portmap\.SLICE_17/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q1 
          nes_controller_portmap\.SLICE_112/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q1 
          nes_controller_portmap\.SLICE_112/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q0 
          clock_manager_portmap\.SLICE_17/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q0 
          nes_controller_portmap\.SLICE_109/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q0 
          nes_controller_portmap\.SLICE_114/A0 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/F1 
          clock_manager_portmap\.SLICE_18/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/F0 
          clock_manager_portmap\.SLICE_18/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT0 
          clock_manager_portmap\.SLICE_18/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT0 
          clock_manager_portmap\.SLICE_18/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/Q1 
          clock_manager_portmap\.SLICE_18/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT1 
          clock_manager_portmap\.SLICE_18/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT1 
          clock_manager_portmap\.SLICE_18/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/Q0 
          clock_manager_portmap\.SLICE_18/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/F1 
          clock_manager_portmap\.SLICE_19/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/F0 
          clock_manager_portmap\.SLICE_19/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT0 
          clock_manager_portmap\.SLICE_19/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT0 
          clock_manager_portmap\.SLICE_19/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/Q1 
          clock_manager_portmap\.SLICE_19/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/COUT1 
          clock_manager_portmap\.SLICE_19/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/COUT1 
          clock_manager_portmap\.SLICE_19/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/Q0 
          clock_manager_portmap\.SLICE_19/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/F1 
          clock_manager_portmap\.SLICE_20/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/F0 
          clock_manager_portmap\.SLICE_20/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT0 
          clock_manager_portmap\.SLICE_20/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT0 
          clock_manager_portmap\.SLICE_20/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q1 
          clock_manager_portmap\.SLICE_20/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q1 
          nes_controller_portmap\.SLICE_109/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q1 
          nes_controller_portmap\.SLICE_114/A1 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q0 
          clock_manager_portmap\.SLICE_20/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q0 
          nes_controller_portmap\.SLICE_109/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q0 
          nes_controller_portmap\.SLICE_114/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT1 
          clock_manager_portmap\.SLICE_22/D0 (952:1084:1216)(952:1084:1216))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT1 
          clock_manager_portmap\.SLICE_22/CIN0 (449:502:555)(449:502:555))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/F1 
          clock_manager_portmap\.SLICE_21/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/F0 
          clock_manager_portmap\.SLICE_21/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/COUT0 
          clock_manager_portmap\.SLICE_21/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/COUT0 
          clock_manager_portmap\.SLICE_21/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/Q1 
          clock_manager_portmap\.SLICE_21/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/COUT1 
          clock_manager_portmap\.SLICE_21/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/COUT1 
          clock_manager_portmap\.SLICE_21/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/Q0 
          clock_manager_portmap\.SLICE_21/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/F1 
          clock_manager_portmap\.SLICE_22/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/F0 
          clock_manager_portmap\.SLICE_22/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/COUT0 
          clock_manager_portmap\.SLICE_22/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/COUT0 
          clock_manager_portmap\.SLICE_22/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/Q1 
          clock_manager_portmap\.SLICE_22/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/Q0 
          clock_manager_portmap\.SLICE_22/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/Q0 
          nes_controller_portmap\.SLICE_109/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/Q0 
          nes_controller_portmap\.SLICE_112/B1 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/F1 
          clock_manager_portmap\.SLICE_23/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/F0 
          clock_manager_portmap\.SLICE_23/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/COUT0 
          clock_manager_portmap\.SLICE_23/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/COUT0 
          clock_manager_portmap\.SLICE_23/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/Q1 
          clock_manager_portmap\.SLICE_23/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/COUT1 
          clock_manager_portmap\.SLICE_23/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/COUT1 
          clock_manager_portmap\.SLICE_23/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/Q0 
          clock_manager_portmap\.SLICE_23/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/F1 
          clock_manager_portmap\.SLICE_24/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/F0 
          clock_manager_portmap\.SLICE_24/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/COUT0 
          clock_manager_portmap\.SLICE_24/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/COUT0 
          clock_manager_portmap\.SLICE_24/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/Q1 
          clock_manager_portmap\.SLICE_24/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/Q0 
          clock_manager_portmap\.SLICE_24/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_25/COUT0 
          pattern_gen_portmap\.SLICE_25/D1 (502:581:661)(502:581:661))
        (INTERCONNECT pattern_gen_portmap\.SLICE_25/COUT0 
          pattern_gen_portmap\.SLICE_25/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_35/Q0 pattern_gen_portmap\.SLICE_25/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_35/Q0 pattern_gen_portmap\.SLICE_31/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_35/Q0 pattern_gen_portmap\.SLICE_32/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_35/Q0 pattern_gen_portmap\.SLICE_35/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_35/Q0 pattern_gen_portmap\.SLICE_158/D0 
          (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT pattern_gen_portmap\.SLICE_26/COUT1 
          pattern_gen_portmap\.SLICE_25/D0 (502:581:661)(502:581:661))
        (INTERCONNECT pattern_gen_portmap\.SLICE_26/COUT1 
          pattern_gen_portmap\.SLICE_25/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q1 pattern_gen_portmap\.SLICE_25/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_25/F0 pattern_gen_portmap\.SLICE_33/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_25/F1 pattern_gen_portmap\.SLICE_35/LSR 
          (2882:3067:3252)(2882:3067:3252))
        (INTERCONNECT pattern_gen_portmap\.SLICE_26/COUT0 
          pattern_gen_portmap\.SLICE_26/D1 (502:581:661)(502:581:661))
        (INTERCONNECT pattern_gen_portmap\.SLICE_26/COUT0 
          pattern_gen_portmap\.SLICE_26/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q0 pattern_gen_portmap\.SLICE_26/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_84/F1 pattern_gen_portmap\.SLICE_26/B1 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT vga_portmap\.SLICE_84/F1 pattern_gen_portmap\.SLICE_31/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT vga_portmap\.SLICE_84/F1 pattern_gen_portmap\.SLICE_32/D1 
          (2961:3159:3357)(2961:3159:3357))
        (INTERCONNECT vga_portmap\.SLICE_84/F1 pattern_gen_portmap\.SLICE_35/D0 
          (2961:3159:3357)(2961:3159:3357))
        (INTERCONNECT vga_portmap\.SLICE_84/F1 pattern_gen_portmap\.SLICE_37/C0 
          (2617:2822:3027)(2617:2822:3027))
        (INTERCONNECT vga_portmap\.SLICE_84/F1 pattern_gen_portmap\.SLICE_37/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT vga_portmap\.SLICE_84/F1 pattern_gen_portmap\.SLICE_46/C0 
          (2617:2822:3027)(2617:2822:3027))
        (INTERCONNECT vga_portmap\.SLICE_84/F1 pattern_gen_portmap\.SLICE_137/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT vga_portmap\.SLICE_84/F1 pattern_gen_portmap\.SLICE_158/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_26/F1 pattern_gen_portmap\.SLICE_33/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_27/F1 
          nes_controller_portmap\.SLICE_27/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_27/F0 
          nes_controller_portmap\.SLICE_27/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_29/Q0 
          nes_controller_portmap\.SLICE_27/D1 (3860:3998:4137)(3860:3998:4137))
        (INTERCONNECT nes_controller_portmap\.SLICE_27/Q1 
          nes_controller_portmap\.SLICE_27/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT nes_controller_portmap\.SLICE_27/Q1 
          nes_controller_portmap\.SLICE_57/B0 (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT nes_controller_portmap\.SLICE_110/F0 
          nes_controller_portmap\.SLICE_27/CLK (3926:4012:4098)(3926:4012:4098))
        (INTERCONNECT nes_controller_portmap\.SLICE_110/F0 
          nes_controller_portmap\.SLICE_29/CLK (6067:6192:6318)(6067:6192:6318))
        (INTERCONNECT nes_controller_portmap\.SLICE_110/F0 ctrlr_clk_I/PADDO 
          (5261:5347:5433)(5261:5347:5433))
        (INTERCONNECT nes_controller_portmap\.SLICE_27/Q0 
          nes_controller_portmap\.SLICE_55/B0 (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT nes_controller_portmap\.SLICE_29/F1 
          nes_controller_portmap\.SLICE_29/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_29/F0 
          nes_controller_portmap\.SLICE_29/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT ctrlr_data_I/PADDI nes_controller_portmap\.SLICE_29/D1 
          (5631:5670:5710)(5631:5670:5710))
        (INTERCONNECT nes_controller_portmap\.SLICE_29/Q1 
          nes_controller_portmap\.SLICE_29/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/F1 pattern_gen_portmap\.SLICE_31/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/F0 pattern_gen_portmap\.SLICE_31/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/Q1 pattern_gen_portmap\.SLICE_31/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/Q1 pattern_gen_portmap\.SLICE_31/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/Q1 pattern_gen_portmap\.SLICE_162/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/Q1 pattern_gen_portmap\.SLICE_162/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/Q0 pattern_gen_portmap\.SLICE_31/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/Q0 pattern_gen_portmap\.SLICE_31/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/Q0 
          nes_controller_portmap\.SLICE_55/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/Q0 pattern_gen_portmap\.SLICE_162/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_31/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_158/F0 pattern_gen_portmap\.SLICE_31/A0 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.SLICE_158/F0 pattern_gen_portmap\.SLICE_32/D0 
          (2961:3159:3357)(2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.SLICE_158/F0 pattern_gen_portmap\.SLICE_33/CE 
          (2842:3080:3318)(2842:3080:3318))
        (INTERCONNECT pattern_gen_portmap\.SLICE_158/F0 
          nes_controller_portmap\.SLICE_55/A1 (3265:3463:3661)(3265:3463:3661))
        (INTERCONNECT pattern_gen_portmap\.SLICE_158/F0 
          nes_controller_portmap\.SLICE_57/A1 (3265:3463:3661)(3265:3463:3661))
        (INTERCONNECT pattern_gen_portmap\.SLICE_158/F0 pattern_gen_portmap\.SLICE_162/B1 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.SLICE_158/F0 pattern_gen_portmap\.SLICE_166/C1 
          (3265:3443:3622)(3265:3443:3622))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/F1 pattern_gen_portmap\.SLICE_32/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/F0 pattern_gen_portmap\.SLICE_32/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/Q1 pattern_gen_portmap\.SLICE_32/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/Q1 pattern_gen_portmap\.SLICE_32/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/Q1 pattern_gen_portmap\.SLICE_166/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/Q1 pattern_gen_portmap\.SLICE_166/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/Q0 pattern_gen_portmap\.SLICE_32/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/Q0 pattern_gen_portmap\.SLICE_32/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/Q0 
          nes_controller_portmap\.SLICE_57/B1 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/Q0 pattern_gen_portmap\.SLICE_166/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_173/F0 pattern_gen_portmap\.SLICE_32/A0 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/F1 pattern_gen_portmap\.SLICE_33/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/F0 pattern_gen_portmap\.SLICE_33/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/F1 pattern_gen_portmap\.SLICE_34/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/F0 pattern_gen_portmap\.SLICE_34/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_37/Q1 pattern_gen_portmap\.SLICE_34/D1 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_37/Q0 pattern_gen_portmap\.SLICE_34/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_37/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_37/B1 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_46/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_53/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_54/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_71/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/A1 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/A1 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/C0 (2763:2948:3133)
          (2763:2948:3133))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 vga_portmap\.SLICE_82/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 vga_portmap\.SLICE_87/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_115/B1 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_117/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_118/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_119/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_124/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_127/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_129/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_131/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_132/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_141/A1 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_141/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 pattern_gen_portmap\.SLICE_37/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 pattern_gen_portmap\.SLICE_46/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 pattern_gen_portmap\.SLICE_53/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 pattern_gen_portmap\.SLICE_53/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 pattern_gen_portmap\.SLICE_54/A0 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/A0 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 vga_portmap\.SLICE_87/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 pattern_gen_portmap\.SLICE_115/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 pattern_gen_portmap\.SLICE_117/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 pattern_gen_portmap\.SLICE_118/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 pattern_gen_portmap\.SLICE_119/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 pattern_gen_portmap\.SLICE_124/C1 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 pattern_gen_portmap\.SLICE_124/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 pattern_gen_portmap\.SLICE_127/C0 
          (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 pattern_gen_portmap\.SLICE_129/D1 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 pattern_gen_portmap\.SLICE_131/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 pattern_gen_portmap\.SLICE_132/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_142/D1 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/A0 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.SLICE_35/F0 pattern_gen_portmap\.SLICE_35/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_37/F1 pattern_gen_portmap\.SLICE_37/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_37/F0 pattern_gen_portmap\.SLICE_37/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_137/F0 pattern_gen_portmap\.SLICE_37/C1 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.SLICE_137/F0 pattern_gen_portmap\.SLICE_37/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_137/F0 pattern_gen_portmap\.SLICE_46/A0 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_137/F0 pattern_gen_portmap\.SLICE_59/D0 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_137/F0 pattern_gen_portmap\.SLICE_137/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/F1 pattern_gen_portmap\.SLICE_43/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/F0 pattern_gen_portmap\.SLICE_43/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/Q1 pattern_gen_portmap\.SLICE_43/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/Q1 pattern_gen_portmap\.SLICE_43/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/Q1 pattern_gen_portmap\.SLICE_149/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/Q1 pattern_gen_portmap\.SLICE_149/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/Q1 pattern_gen_portmap\.SLICE_165/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/Q1 pattern_gen_portmap\.SLICE_165/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT nes_controller_portmap\.SLICE_57/F1 
          pattern_gen_portmap\.SLICE_43/C1 (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT nes_controller_portmap\.SLICE_57/F1 
          pattern_gen_portmap\.SLICE_43/B0 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_57/F1 
          pattern_gen_portmap\.SLICE_149/A1 (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT nes_controller_portmap\.SLICE_57/F1 
          pattern_gen_portmap\.SLICE_149/C0 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_57/F1 
          pattern_gen_portmap\.SLICE_165/A1 (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT nes_controller_portmap\.SLICE_57/F1 
          pattern_gen_portmap\.SLICE_165/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/Q0 pattern_gen_portmap\.SLICE_43/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/Q0 pattern_gen_portmap\.SLICE_149/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/Q0 pattern_gen_portmap\.SLICE_149/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/Q0 pattern_gen_portmap\.SLICE_165/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_45/F1 pattern_gen_portmap\.SLICE_45/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_45/F0 pattern_gen_portmap\.SLICE_45/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_55/F1 
          pattern_gen_portmap\.SLICE_45/C0 (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT nes_controller_portmap\.SLICE_55/F1 
          pattern_gen_portmap\.SLICE_45/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_55/F1 
          pattern_gen_portmap\.SLICE_161/C0 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_55/F1 
          pattern_gen_portmap\.SLICE_161/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_45/Q1 pattern_gen_portmap\.SLICE_45/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_45/Q1 pattern_gen_portmap\.SLICE_45/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_45/Q1 pattern_gen_portmap\.SLICE_161/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_45/Q1 pattern_gen_portmap\.SLICE_161/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_45/Q0 pattern_gen_portmap\.SLICE_45/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_45/Q0 pattern_gen_portmap\.SLICE_161/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/F1 pattern_gen_portmap\.SLICE_46/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/F0 pattern_gen_portmap\.SLICE_46/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_137/F1 pattern_gen_portmap\.SLICE_46/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_118/Q1 pattern_gen_portmap\.SLICE_46/C1 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_118/Q1 pattern_gen_portmap\.SLICE_53/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_118/Q1 pattern_gen_portmap\.SLICE_53/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_118/Q1 pattern_gen_portmap\.SLICE_54/D0 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.SLICE_118/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.SLICE_118/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_116/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_118/Q1 pattern_gen_portmap\.SLICE_118/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_118/Q1 pattern_gen_portmap\.SLICE_119/D1 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_118/Q1 pattern_gen_portmap\.SLICE_124/D0 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.SLICE_118/Q1 pattern_gen_portmap\.SLICE_127/D0 
          (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT pattern_gen_portmap\.SLICE_118/Q1 pattern_gen_portmap\.SLICE_131/D0 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.SLICE_118/Q1 pattern_gen_portmap\.SLICE_132/D0 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.SLICE_118/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_142/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.SLICE_118/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_53/F0 pattern_gen_portmap\.SLICE_46/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_53/F0 pattern_gen_portmap\.SLICE_53/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_53/F0 pattern_gen_portmap\.SLICE_54/C0 
          (2617:2822:3027)(2617:2822:3027))
        (INTERCONNECT pattern_gen_portmap\.SLICE_53/F0 pattern_gen_portmap\.SLICE_127/B1 
          (3318:3496:3675)(3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.SLICE_53/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_128/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_53/F0 pattern_gen_portmap\.SLICE_131/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_53/F0 pattern_gen_portmap\.SLICE_135/A0 
          (3371:3556:3741)(3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.SLICE_53/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_142/C0 (2617:2822:3027)
          (2617:2822:3027))
        (INTERCONNECT pattern_gen_portmap\.SLICE_49/Q0 pattern_gen_portmap\.SLICE_46/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_49/Q0 pattern_gen_portmap\.SLICE_53/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_49/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/D0 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT pattern_gen_portmap\.SLICE_49/Q0 pattern_gen_portmap\.SLICE_106/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_49/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_116/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_49/Q0 pattern_gen_portmap\.SLICE_121/D0 
          (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/Q0 pattern_gen_portmap\.SLICE_49/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/Q1 pattern_gen_portmap\.SLICE_118/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_49/F0 pattern_gen_portmap\.SLICE_49/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA11 
          pattern_gen_portmap\.SLICE_53/D1 (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA11 
          pattern_gen_portmap\.SLICE_67/C0 (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA11 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_143/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_53/F1 pattern_gen_portmap\.SLICE_137/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_142/F0 
          pattern_gen_portmap\.SLICE_54/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_142/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_142/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_54/F0 pattern_gen_portmap\.SLICE_54/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA3 
          pattern_gen_portmap\.SLICE_54/B1 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA3 
          pattern_gen_portmap\.SLICE_63/A0 (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA3 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_124/F1 pattern_gen_portmap\.SLICE_54/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_54/F1 pattern_gen_portmap\.SLICE_132/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_55/F0 
          nes_controller_portmap\.SLICE_55/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_55/F0 
          nes_controller_portmap\.SLICE_55/C0 (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT nes_controller_portmap\.SLICE_55/F0 
          pattern_gen_portmap\.SLICE_157/B0 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_55/F0 rotate_out_I/PADDO 
          (6794:6873:6953)(6794:6873:6953))
        (INTERCONNECT pattern_gen_portmap\.SLICE_162/F0 
          nes_controller_portmap\.SLICE_55/B1 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_112/F0 
          nes_controller_portmap\.SLICE_55/D0 (2961:3159:3357)(2961:3159:3357))
        (INTERCONNECT nes_controller_portmap\.SLICE_112/F0 
          nes_controller_portmap\.SLICE_57/C0 (3265:3443:3622)(3265:3443:3622))
        (INTERCONNECT pattern_gen_portmap\.SLICE_166/F0 
          nes_controller_portmap\.SLICE_57/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_57/F0 
          nes_controller_portmap\.SLICE_57/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_57/F0 
          nes_controller_portmap\.SLICE_57/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_57/F0 
          pattern_gen_portmap\.SLICE_173/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_86/F0 pattern_gen_portmap\.SLICE_59/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_86/F0 pattern_gen_portmap\.SLICE_86/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_59/F0 pattern_gen_portmap\.SLICE_59/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_107/F0 pattern_gen_portmap\.SLICE_59/A0 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT vga_portmap\.SLICE_107/F0 pattern_gen_portmap\.SLICE_59/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT vga_portmap\.SLICE_107/F0 pattern_gen_portmap\.SLICE_86/B1 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT vga_portmap\.SLICE_79/F1 pattern_gen_portmap\.SLICE_59/A1 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT vga_portmap\.SLICE_79/F1 pattern_gen_portmap\.SLICE_86/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT vga_portmap\.SLICE_79/F1 pattern_gen_portmap\.SLICE_102/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT vga_portmap\.SLICE_79/F1 vga_portmap\.SLICE_107/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_61/F1 pattern_gen_portmap\.SLICE_59/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_61/F1 pattern_gen_portmap\.SLICE_86/A1 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.SLICE_59/F1 rgb\[4\]_I/PADDO (3080:3298:3516)
          (3080:3298:3516))
        (INTERCONNECT pattern_gen_portmap\.SLICE_126/F0 pattern_gen_portmap\.SLICE_61/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_61/F0 pattern_gen_portmap\.SLICE_61/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_62/F1 pattern_gen_portmap\.SLICE_61/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_62/F1 pattern_gen_portmap\.SLICE_61/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_62/F1 pattern_gen_portmap\.SLICE_62/A0 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_62/F1 vga_portmap\.SLICE_99/D0 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_62/F1 vga_portmap\.SLICE_103/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.SLICE_62/F1 vga_portmap\.SLICE_103/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_126/F1 pattern_gen_portmap\.SLICE_61/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_62/F0 pattern_gen_portmap\.SLICE_61/B0 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT vga_portmap\.SLICE_91/F1 pattern_gen_portmap\.SLICE_62/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA0 
          pattern_gen_portmap\.SLICE_63/D1 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_141/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_63/F0 pattern_gen_portmap\.SLICE_63/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA1 
          pattern_gen_portmap\.SLICE_63/A1 (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_141/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA2 
          pattern_gen_portmap\.SLICE_63/C0 (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA2 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA2 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_141/A0 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.SLICE_63/F1 pattern_gen_portmap\.SLICE_72/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA4 
          pattern_gen_portmap\.SLICE_65/D1 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA4 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA4 
          pattern_gen_portmap\.SLICE_129/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/F0 pattern_gen_portmap\.SLICE_65/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA5 
          pattern_gen_portmap\.SLICE_65/B1 (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA5 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA5 
          pattern_gen_portmap\.SLICE_129/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA7 
          pattern_gen_portmap\.SLICE_65/B0 (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA7 
          pattern_gen_portmap\.SLICE_129/A0 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA7 
          pattern_gen_portmap\.SLICE_131/B1 (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA6 
          pattern_gen_portmap\.SLICE_65/A0 (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA6 
          pattern_gen_portmap\.SLICE_129/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA6 
          pattern_gen_portmap\.SLICE_135/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/F1 pattern_gen_portmap\.SLICE_72/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA8 
          pattern_gen_portmap\.SLICE_67/D1 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA8 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_143/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA8 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_143/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/F0 pattern_gen_portmap\.SLICE_67/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA9 
          pattern_gen_portmap\.SLICE_67/A1 (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA9 
          pattern_gen_portmap\.SLICE_124/D1 (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA9 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/A1 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA10 
          pattern_gen_portmap\.SLICE_67/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA10 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_143/C1 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA10 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_143/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/F1 pattern_gen_portmap\.SLICE_71/A1 
          (3304:3463:3622)(3304:3463:3622))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA12 
          pattern_gen_portmap\.SLICE_69/D1 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA12 
          pattern_gen_portmap\.SLICE_135/D1 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_69/F0 pattern_gen_portmap\.SLICE_69/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA13 
          pattern_gen_portmap\.SLICE_69/B1 (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA13 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/B1 (3463:3621:3780)
          (3463:3621:3780))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA15 
          pattern_gen_portmap\.SLICE_69/C0 (2868:3040:3212)(2868:3040:3212))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA15 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_128/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA14 
          pattern_gen_portmap\.SLICE_69/A0 (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RDATA14 
          pattern_gen_portmap\.SLICE_135/A1 (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT pattern_gen_portmap\.SLICE_69/F1 pattern_gen_portmap\.SLICE_71/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_71/F0 pattern_gen_portmap\.SLICE_71/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_81/F0 pattern_gen_portmap\.SLICE_71/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT vga_portmap\.SLICE_81/F0 pattern_gen_portmap\.SLICE_72/A0 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.SLICE_71/F1 pattern_gen_portmap\.SLICE_72/B0 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.SLICE_72/F0 pattern_gen_portmap\.SLICE_106/D1 
          (3503:3688:3873)(3503:3688:3873))
        (INTERCONNECT pattern_gen_portmap\.SLICE_135/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_127/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/F1 
          pattern_gen_portmap\.SLICE_137/A0 (3371:3556:3741)(3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_143/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/F0 
          pattern_gen_portmap\.SLICE_135/B1 (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_142/A1 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT vga_portmap\.SLICE_77/F0 vga_portmap\.SLICE_77/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_77/F0 vga_portmap\.SLICE_84/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT vga_portmap\.SLICE_77/F1 pattern_gen_portmap\.SLICE_78/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_77/F1 vga_portmap\.SLICE_103/C1 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.SLICE_121/F0 pattern_gen_portmap\.SLICE_78/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_78/F0 pattern_gen_portmap\.SLICE_78/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_91/F0 pattern_gen_portmap\.SLICE_78/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_91/F0 vga_portmap\.SLICE_92/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_78/F1 pattern_gen_portmap\.SLICE_106/B1 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT vga_portmap\.SLICE_103/F1 vga_portmap\.SLICE_79/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT vga_portmap\.SLICE_79/F0 vga_portmap\.SLICE_79/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_80/F1 vga_portmap\.SLICE_79/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_80/F1 vga_portmap\.SLICE_89/C0 (3159:3350:3542)
          (3159:3350:3542))
        (INTERCONNECT vga_portmap\.SLICE_80/F1 vga_portmap\.SLICE_103/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT vga_portmap\.SLICE_151/F0 vga_portmap\.SLICE_80/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_80/F0 vga_portmap\.SLICE_80/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_82/F1 vga_portmap\.SLICE_81/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_82/F0 vga_portmap\.SLICE_82/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_87/F0 vga_portmap\.SLICE_82/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT vga_portmap\.SLICE_87/F0 vga_portmap\.SLICE_87/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_87/F1 vga_portmap\.SLICE_82/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_103/F0 vga_portmap\.SLICE_84/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT vga_portmap\.SLICE_84/F0 vga_portmap\.SLICE_84/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_92/F0 vga_portmap\.SLICE_84/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT vga_portmap\.SLICE_92/F0 vga_portmap\.SLICE_92/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_108/F1 pattern_gen_portmap\.SLICE_86/D0 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT vga_portmap\.SLICE_108/F1 vga_portmap\.SLICE_107/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_108/F1 vga_portmap\.SLICE_107/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_106/F1 pattern_gen_portmap\.SLICE_86/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_106/F1 pattern_gen_portmap\.SLICE_102/D0 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_86/F1 rgb\[0\]_I/PADDO (3661:3859:4058)
          (3661:3859:4058))
        (INTERCONNECT pattern_gen_portmap\.SLICE_86/F1 rgb\[2\]_I/PADDO (4203:4388:4573)
          (4203:4388:4573))
        (INTERCONNECT vga_portmap\.SLICE_89/F0 vga_portmap\.SLICE_89/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_92/F1 vga_portmap\.SLICE_95/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_95/F0 vga_portmap\.SLICE_95/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_97/F0 vga_portmap\.SLICE_97/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_97/F1 hsync_I/PADDO (3965:4170:4375)
          (3965:4170:4375))
        (INTERCONNECT vga_portmap\.SLICE_99/F0 vga_portmap\.SLICE_99/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_99/F1 vsync_I/PADDO (4203:4388:4573)
          (4203:4388:4573))
        (INTERCONNECT vga_portmap\.SLICE_101/F0 pattern_gen_portmap\.SLICE_102/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_102/F0 pattern_gen_portmap\.SLICE_102/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_102/F0 vga_portmap\.SLICE_107/C1 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.SLICE_102/F1 rgb\[3\]_I/PADDO (3965:4170:4375)
          (3965:4170:4375))
        (INTERCONNECT pattern_gen_portmap\.SLICE_102/F1 rgb\[5\]_I/PADDO (3423:3641:3860)
          (3423:3641:3860))
        (INTERCONNECT pattern_gen_portmap\.SLICE_106/F0 pattern_gen_portmap\.SLICE_106/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_124/F0 pattern_gen_portmap\.SLICE_106/D0 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_117/F1 pattern_gen_portmap\.SLICE_106/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_107/F1 rgb\[1\]_I/PADDO (3423:3641:3860)
          (3423:3641:3860))
        (INTERCONNECT vga_portmap\.SLICE_108/F0 vga_portmap\.SLICE_108/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_108/F0 pattern_gen_portmap\.SLICE_121/B0 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT nes_controller_portmap\.SLICE_109/F0 
          nes_controller_portmap\.SLICE_109/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_109/F0 
          nes_controller_portmap\.SLICE_110/B0 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_109/F1 
          nes_controller_portmap\.SLICE_112/C0 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_112/F1 
          nes_controller_portmap\.SLICE_114/B1 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_114/F0 
          nes_controller_portmap\.SLICE_114/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_114/F1 ctrlr_latch_I/PADDO 
          (6556:6662:6768)(6556:6662:6768))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/F1 
          pattern_gen_portmap\.SLICE_115/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_141/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_115/F0 pattern_gen_portmap\.SLICE_115/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_115/F0 pattern_gen_portmap\.SLICE_131/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_115/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/F0 
          pattern_gen_portmap\.SLICE_115/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/F0 
          pattern_gen_portmap\.SLICE_129/B1 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_142/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_129/F0 pattern_gen_portmap\.SLICE_115/C0 
          (2617:2822:3027)(2617:2822:3027))
        (INTERCONNECT pattern_gen_portmap\.SLICE_129/F0 pattern_gen_portmap\.SLICE_129/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_129/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_115/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_116/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_115/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_116/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_141/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_118/F0 pattern_gen_portmap\.SLICE_117/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_117/F0 pattern_gen_portmap\.SLICE_117/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_118/F1 
          pattern_gen_portmap\.SLICE_118/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_119/F0 pattern_gen_portmap\.SLICE_119/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_119/F1 pattern_gen_portmap\.SLICE_121/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_129/F1 pattern_gen_portmap\.SLICE_127/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_129/F1 pattern_gen_portmap\.SLICE_135/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_127/F0 pattern_gen_portmap\.SLICE_127/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_127/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_128/C0 (2617:2822:3027)
          (2617:2822:3027))
        (INTERCONNECT pattern_gen_portmap\.SLICE_127/F0 pattern_gen_portmap\.SLICE_135/B0 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_128/F0 
          pattern_gen_portmap\.SLICE_137/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_143/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_131/F0 pattern_gen_portmap\.SLICE_131/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_131/F1 pattern_gen_portmap\.SLICE_132/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_142/F1 
          pattern_gen_portmap\.SLICE_132/D1 (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_132/F0 pattern_gen_portmap\.SLICE_132/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_141/F1 
          pattern_gen_portmap\.SLICE_132/A1 (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_132/F1 pattern_gen_portmap\.SLICE_137/B0 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.SLICE_135/F0 pattern_gen_portmap\.SLICE_135/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_141/C1 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_141/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_142/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_165/Q1 pattern_gen_portmap\.SLICE_149/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_165/Q1 pattern_gen_portmap\.SLICE_165/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_149/F0 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RADDR4 (2855:3066:3278)
          (2855:3066:3278))
        (INTERCONNECT pattern_gen_portmap\.SLICE_149/F1 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RADDR3 (2855:3066:3278)
          (2855:3066:3278))
        (INTERCONNECT pattern_gen_portmap\.SLICE_162/Q1 pattern_gen_portmap\.SLICE_157/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_162/Q1 pattern_gen_portmap\.SLICE_162/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_162/Q1 pattern_gen_portmap\.SLICE_162/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_161/F0 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RADDR0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_161/F1 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RADDR1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_162/F1 
          pattern_gen_portmap\.SLICE_162/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_165/F1 
          pattern_gen_portmap\.SLICE_165/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_165/F0 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0_2/RADDR2 (2855:3066:3278)
          (2855:3066:3278))
        (INTERCONNECT pattern_gen_portmap\.SLICE_166/F1 
          pattern_gen_portmap\.SLICE_166/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_166/Q1 pattern_gen_portmap\.SLICE_166/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_166/Q1 pattern_gen_portmap\.SLICE_166/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_166/Q1 pattern_gen_portmap\.SLICE_173/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT osc_I/PADDI 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/REFERENCECLK 
          (7244:7323:7402)(7244:7323:7402))
        (INTERCONNECT clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/INTFBOUT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/FEEDBACK (0:0:0)
          (0:0:0))
      )
    )
  )
)
