{"Source Block": ["hdl/library/axi_dmac/request_arb.v@265:275@HdlIdDef", "wire src_response_empty;\nwire [1:0] src_response_resp;\n*/\n\nwire [ID_WIDTH-1:0] src_request_id;\nreg [ID_WIDTH-1:0] src_throttled_request_id;\nwire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@269:279", "wire [ID_WIDTH-1:0] src_request_id;\nreg [ID_WIDTH-1:0] src_throttled_request_id;\nwire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\nwire src_last;\nwire src_partial_burst;\nwire block_descr_to_dst;\n"], ["hdl/library/axi_dmac/request_arb.v@264:274", "wire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n*/\n\nwire [ID_WIDTH-1:0] src_request_id;\nreg [ID_WIDTH-1:0] src_throttled_request_id;\nwire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@270:280", "reg [ID_WIDTH-1:0] src_throttled_request_id;\nwire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\nwire src_last;\nwire src_partial_burst;\nwire block_descr_to_dst;\nwire src_fifo_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@266:276", "wire [1:0] src_response_resp;\n*/\n\nwire [ID_WIDTH-1:0] src_request_id;\nreg [ID_WIDTH-1:0] src_throttled_request_id;\nwire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\n"], ["hdl/library/axi_dmac/request_arb.v@267:277", "*/\n\nwire [ID_WIDTH-1:0] src_request_id;\nreg [ID_WIDTH-1:0] src_throttled_request_id;\nwire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\nwire src_last;\n"], ["hdl/library/axi_dmac/request_arb.v@232:242", "wire dest_response_partial;\n\nwire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_request_id;\nwire [ID_WIDTH-1:0] dest_data_response_id;\nwire [ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_strb;\n"]], "Diff Content": {"Delete": [[270, "reg [ID_WIDTH-1:0] src_throttled_request_id;\n"]], "Add": []}}