// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcore_v_mcu.h for the primary calling header

#include "Vcore_v_mcu.h"
#include "Vcore_v_mcu__Syms.h"

void Vcore_v_mcu::_settle__TOP__5(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_settle__TOP__5\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x100000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x1000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x2000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x10000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata) 
           | (0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x100U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x100000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x1000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x200U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x1000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x2000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x2000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata 
        = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata) 
           | (0x10000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                  ? ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                      ? (((0x1ffffffffffffULL == (0x1ffffffffffffULL 
                                                  & (((QData)((IData)(
                                                                      vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                      << 0x21U) 
                                                     | (((QData)((IData)(
                                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                         << 1U) 
                                                        | ((QData)((IData)(
                                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U])) 
                                                           >> 0x1fU))))) 
                          | (~ (IData)((0U != (0x1ffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x21U) 
                                                  | (((QData)((IData)(
                                                                      vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                      << 1U) 
                                                     | ((QData)((IData)(
                                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U])) 
                                                        >> 0x1fU)))))))) 
                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                >> 6U)) & (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xffffffffffffULL 
                                                       & (((QData)((IData)(
                                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                           << 0x20U) 
                                                          | (QData)((IData)(
                                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])))))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                     >> 0xeU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xeU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                  >> 0xfU))))
                                      : (((7U == (7U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                     >> 0xdU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xdU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xeU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 0xcU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xcU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xdU)))))))
                                      : (((0x1fU == 
                                           (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 0xbU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xbU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xcU)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 0xaU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xaU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xbU)))))))
                                      : (((0x7fU == 
                                           (0x7fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 9U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 9U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xaU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 8U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 8U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 9U)))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                               >> 7U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 7U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 8U))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                               >> 6U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 6U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 7U)))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                               >> 5U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 5U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 6U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                               >> 4U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 4U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 5U)))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                  >> 3U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 3U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 4U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                  >> 2U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 2U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 3U)))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                  >> 1U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 1U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 2U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U]))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 1U)))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 1U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1fU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 1U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1fU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])))))))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                      ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffU 
                                           == (0x3ffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 2U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1eU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 2U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1eU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 1U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1fU))))))))
                                      : (((0x7ffffU 
                                           == (0x7ffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 3U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1dU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 3U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1dU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 2U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1eU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffU 
                                           == (0xfffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 4U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1cU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 4U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1cU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 3U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1dU))))))))
                                      : (((0x1fffffU 
                                           == (0x1fffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 5U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1bU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 5U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1bU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 4U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1cU))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffU 
                                           == (0x3fffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 6U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1aU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 6U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1aU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 5U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1bU))))))))
                                      : (((0x7fffffU 
                                           == (0x7fffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 7U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x19U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 7U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x19U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 6U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1aU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffU 
                                           == (0xffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 8U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x18U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 8U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x18U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 7U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x19U))))))))
                                      : (((0x1ffffffU 
                                           == (0x1ffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 9U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x17U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 9U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x17U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 8U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x18U)))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffffU 
                                           == (0x3ffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xaU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x16U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xaU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x16U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 9U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x17U))))))))
                                      : (((0x7ffffffU 
                                           == (0x7ffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xbU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x15U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xbU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x15U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xaU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x16U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffffU 
                                           == (0xfffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xcU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x14U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xcU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x14U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xbU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x15U))))))))
                                      : (((0x1fffffffU 
                                           == (0x1fffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xdU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x13U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xdU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x13U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xcU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x14U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffffU 
                                           == (0x3fffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xeU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x12U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xeU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x12U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xdU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x13U))))))))
                                      : (((0x7fffffffU 
                                           == (0x7fffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xfU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x11U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xfU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x11U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xeU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x12U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffffU 
                                           == ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                << 0x10U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                  >> 0x10U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                          << 0x10U) 
                                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                            >> 0x10U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xfU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x11U))))))))
                                      : (((0x1ffffffffULL 
                                           == (0x1ffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x11U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xfU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x11U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xfU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            << 0x10U) 
                                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                              >> 0x10U)))))))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffffffULL 
                                           == (0x3ffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x12U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xeU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x12U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xeU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x11U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xfU))))))))
                                      : (((0x7ffffffffULL 
                                           == (0x7ffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x13U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xdU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x13U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xdU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x12U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xeU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffffffULL 
                                           == (0xfffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x14U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xcU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x14U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xcU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x13U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xdU))))))))
                                      : (((0x1fffffffffULL 
                                           == (0x1fffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x15U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xbU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x15U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xbU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x14U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xcU))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffffffULL 
                                           == (0x3fffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x16U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xaU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x16U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xaU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x15U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xbU))))))))
                                      : (((0x7fffffffffULL 
                                           == (0x7fffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x17U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 9U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x17U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 9U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x16U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xaU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffffffULL 
                                           == (0xffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x18U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 8U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x18U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 8U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x17U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 9U))))))))
                                      : (((0x1ffffffffffULL 
                                           == (0x1ffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x19U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 7U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x19U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 7U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x18U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 8U)))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffffffffULL 
                                           == (0x3ffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1aU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 6U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1aU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 6U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x19U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 7U))))))))
                                      : (((0x7ffffffffffULL 
                                           == (0x7ffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1bU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 5U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1bU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 5U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1aU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 6U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffffffffULL 
                                           == (0xfffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1cU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 4U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1cU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 4U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1bU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 5U))))))))
                                      : (((0x1fffffffffffULL 
                                           == (0x1fffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1dU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 3U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1dU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 3U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1cU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 4U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffffffffULL 
                                           == (0x3fffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1eU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 2U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1eU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 2U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1dU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 3U))))))))
                                      : (((0x7fffffffffffULL 
                                           == (0x7fffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1fU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 1U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1fU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 1U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1eU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 2U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffffffffULL 
                                           == (0xffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U]))))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x20U) 
                                                            | (QData)((IData)(
                                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1fU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 1U))))))))
                                      : (((0x1ffffffffffffULL 
                                           == (0x1ffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x21U) 
                                                  | (((QData)((IData)(
                                                                      vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                      << 1U) 
                                                     | ((QData)((IData)(
                                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U])) 
                                                        >> 0x1fU))))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x21U) 
                                                            | (((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                << 1U) 
                                                               | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U])) 
                                                                  >> 0x1fU)))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x20U) 
                                                              | (QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U]))))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffffU == (0x1ffffffU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))) 
                      | (~ (IData)((0U != (0x1ffffffU 
                                           & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xfU))))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffffU 
                                                   & (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U))))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                      ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                          ? (((0x1ffffffU == (0x1ffffffU 
                                              & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                         >> 0xfU)))) 
                              | (~ (IData)((0U != (0x1ffffffU 
                                                   & (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU))))))) 
                             | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                    >> 6U)) & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x10U))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x26U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x26U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x27U)))))
                                      : (((7U == (7U 
                                                  & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x25U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x25U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x26U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                            >> 0x24U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x24U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x25U))))))))
                                      : (((0x1fU == 
                                           (0x1fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x23U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x23U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x24U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x22U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x22U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x23U))))))))
                                      : (((0x7fU == 
                                           (0x7fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x21U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x21U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x22U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x20U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x20U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x21U))))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1fU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1fU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x20U))))))))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1eU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1eU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1fU))))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1dU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1dU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1eU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1cU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1cU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1dU))))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x1bU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1bU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1cU))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x1aU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1aU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1bU))))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x19U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x19U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1aU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x18U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x18U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x19U))))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x17U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x17U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x18U)))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffU 
                                           == (0x3ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x16U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x16U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x17U))))))))
                                      : (((0x7ffffU 
                                           == (0x7ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x15U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x15U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x16U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffU 
                                           == (0xfffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x14U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x14U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x15U))))))))
                                      : (((0x1fffffU 
                                           == (0x1fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x13U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x13U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x14U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffU 
                                           == (0x3fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x12U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x12U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x13U))))))))
                                      : (((0x7fffffU 
                                           == (0x7fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x11U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x11U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x12U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffU 
                                           == (0xffffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x10U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x10U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x11U))))))))
                                      : (((0x1ffffffU 
                                           == (0x1ffffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0xfU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0xfU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x10U)))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffffU == (0x1ffffffU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))) 
                      | (~ (IData)((0U != (0x1ffffffU 
                                           & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xfU))))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffffU 
                                                   & (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U))))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                      ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                          ? (((0x1ffffffU == (0x1ffffffU 
                                              & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                         >> 0xfU)))) 
                              | (~ (IData)((0U != (0x1ffffffU 
                                                   & (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU))))))) 
                             | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                    >> 6U)) & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x10U))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x26U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x26U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x27U)))))
                                      : (((7U == (7U 
                                                  & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x25U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x25U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x26U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                            >> 0x24U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x24U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x25U))))))))
                                      : (((0x1fU == 
                                           (0x1fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x23U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x23U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x24U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x22U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x22U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x23U))))))))
                                      : (((0x7fU == 
                                           (0x7fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x21U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x21U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x22U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x20U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x20U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x21U))))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1fU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1fU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x20U))))))))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1eU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1eU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1fU))))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1dU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1dU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1eU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1cU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1cU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1dU))))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x1bU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1bU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1cU))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x1aU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1aU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1bU))))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x19U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x19U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1aU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x18U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x18U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x19U))))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x17U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x17U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x18U)))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffU 
                                           == (0x3ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x16U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x16U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x17U))))))))
                                      : (((0x7ffffU 
                                           == (0x7ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x15U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x15U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x16U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffU 
                                           == (0xfffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x14U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x14U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x15U))))))))
                                      : (((0x1fffffU 
                                           == (0x1fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x13U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x13U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x14U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffU 
                                           == (0x3fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x12U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x12U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x13U))))))))
                                      : (((0x7fffffU 
                                           == (0x7fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x11U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x11U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x12U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffU 
                                           == (0xffffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x10U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x10U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x11U))))))))
                                      : (((0x1ffffffU 
                                           == (0x1ffffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0xfU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0xfU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x10U)))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                  ? ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                      ? (((0x1ffffffffffffULL == (0x1ffffffffffffULL 
                                                  & (((QData)((IData)(
                                                                      vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                      << 0x21U) 
                                                     | (((QData)((IData)(
                                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                         << 1U) 
                                                        | ((QData)((IData)(
                                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U])) 
                                                           >> 0x1fU))))) 
                          | (~ (IData)((0U != (0x1ffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x21U) 
                                                  | (((QData)((IData)(
                                                                      vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                      << 1U) 
                                                     | ((QData)((IData)(
                                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U])) 
                                                        >> 0x1fU)))))))) 
                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                >> 6U)) & (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xffffffffffffULL 
                                                       & (((QData)((IData)(
                                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                           << 0x20U) 
                                                          | (QData)((IData)(
                                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])))))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                     >> 0xeU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xeU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                  >> 0xfU))))
                                      : (((7U == (7U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                     >> 0xdU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xdU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xeU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 0xcU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xcU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xdU)))))))
                                      : (((0x1fU == 
                                           (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 0xbU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xbU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xcU)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 0xaU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xaU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xbU)))))))
                                      : (((0x7fU == 
                                           (0x7fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 9U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 9U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xaU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 8U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 8U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 9U)))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                               >> 7U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 7U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 8U))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                               >> 6U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 6U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 7U)))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                               >> 5U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 5U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 6U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                               >> 4U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 4U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 5U)))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                  >> 3U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 3U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 4U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                  >> 2U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 2U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 3U)))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                  >> 1U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 1U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 2U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U]))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 1U)))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 1U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1fU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 1U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1fU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])))))))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                      ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffU 
                                           == (0x3ffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 2U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1eU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 2U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1eU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 1U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1fU))))))))
                                      : (((0x7ffffU 
                                           == (0x7ffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 3U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1dU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 3U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1dU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 2U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1eU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffU 
                                           == (0xfffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 4U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1cU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 4U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1cU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 3U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1dU))))))))
                                      : (((0x1fffffU 
                                           == (0x1fffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 5U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1bU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 5U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1bU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 4U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1cU))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffU 
                                           == (0x3fffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 6U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1aU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 6U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1aU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 5U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1bU))))))))
                                      : (((0x7fffffU 
                                           == (0x7fffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 7U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x19U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 7U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x19U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 6U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1aU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffU 
                                           == (0xffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 8U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x18U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 8U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x18U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 7U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x19U))))))))
                                      : (((0x1ffffffU 
                                           == (0x1ffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 9U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x17U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 9U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x17U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 8U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x18U)))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffffU 
                                           == (0x3ffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xaU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x16U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xaU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x16U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 9U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x17U))))))))
                                      : (((0x7ffffffU 
                                           == (0x7ffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xbU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x15U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xbU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x15U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xaU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x16U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffffU 
                                           == (0xfffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xcU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x14U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xcU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x14U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xbU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x15U))))))))
                                      : (((0x1fffffffU 
                                           == (0x1fffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xdU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x13U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xdU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x13U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xcU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x14U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffffU 
                                           == (0x3fffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xeU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x12U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xeU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x12U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xdU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x13U))))))))
                                      : (((0x7fffffffU 
                                           == (0x7fffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xfU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x11U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xfU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x11U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xeU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x12U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffffU 
                                           == ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                << 0x10U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                  >> 0x10U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                          << 0x10U) 
                                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                            >> 0x10U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xfU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x11U))))))))
                                      : (((0x1ffffffffULL 
                                           == (0x1ffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x11U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xfU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x11U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xfU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            << 0x10U) 
                                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                              >> 0x10U)))))))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffffffULL 
                                           == (0x3ffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x12U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xeU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x12U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xeU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x11U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xfU))))))))
                                      : (((0x7ffffffffULL 
                                           == (0x7ffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x13U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xdU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x13U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xdU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x12U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xeU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffffffULL 
                                           == (0xfffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x14U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xcU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x14U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xcU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x13U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xdU))))))))
                                      : (((0x1fffffffffULL 
                                           == (0x1fffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x15U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xbU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x15U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xbU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x14U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xcU))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffffffULL 
                                           == (0x3fffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x16U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xaU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x16U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xaU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x15U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xbU))))))))
                                      : (((0x7fffffffffULL 
                                           == (0x7fffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x17U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 9U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x17U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 9U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x16U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xaU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffffffULL 
                                           == (0xffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x18U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 8U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x18U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 8U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x17U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 9U))))))))
                                      : (((0x1ffffffffffULL 
                                           == (0x1ffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x19U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 7U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x19U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 7U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x18U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 8U)))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffffffffULL 
                                           == (0x3ffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1aU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 6U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1aU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 6U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x19U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 7U))))))))
                                      : (((0x7ffffffffffULL 
                                           == (0x7ffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1bU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 5U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1bU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 5U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1aU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 6U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffffffffULL 
                                           == (0xfffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1cU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 4U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1cU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 4U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1bU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 5U))))))))
                                      : (((0x1fffffffffffULL 
                                           == (0x1fffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1dU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 3U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1dU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 3U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1cU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 4U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffffffffULL 
                                           == (0x3fffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1eU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 2U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1eU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 2U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1dU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 3U))))))))
                                      : (((0x7fffffffffffULL 
                                           == (0x7fffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1fU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 1U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1fU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 1U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1eU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 2U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffffffffULL 
                                           == (0xffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U]))))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x20U) 
                                                            | (QData)((IData)(
                                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1fU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 1U))))))))
                                      : (((0x1ffffffffffffULL 
                                           == (0x1ffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x21U) 
                                                  | (((QData)((IData)(
                                                                      vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                      << 1U) 
                                                     | ((QData)((IData)(
                                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U])) 
                                                        >> 0x1fU))))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x21U) 
                                                            | (((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                << 1U) 
                                                               | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U])) 
                                                                  >> 0x1fU)))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x20U) 
                                                              | (QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U]))))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffffU == (0x1ffffffU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))) 
                      | (~ (IData)((0U != (0x1ffffffU 
                                           & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xfU))))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffffU 
                                                   & (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U))))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                      ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                          ? (((0x1ffffffU == (0x1ffffffU 
                                              & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                         >> 0xfU)))) 
                              | (~ (IData)((0U != (0x1ffffffU 
                                                   & (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU))))))) 
                             | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                    >> 6U)) & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x10U))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x26U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x26U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x27U)))))
                                      : (((7U == (7U 
                                                  & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x25U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x25U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x26U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                            >> 0x24U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x24U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x25U))))))))
                                      : (((0x1fU == 
                                           (0x1fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x23U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x23U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x24U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x22U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x22U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x23U))))))))
                                      : (((0x7fU == 
                                           (0x7fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x21U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x21U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x22U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x20U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x20U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x21U))))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1fU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1fU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x20U))))))))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1eU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1eU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1fU))))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1dU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1dU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1eU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1cU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1cU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1dU))))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x1bU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1bU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1cU))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x1aU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1aU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1bU))))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x19U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x19U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1aU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x18U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x18U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x19U))))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x17U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x17U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x18U)))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffU 
                                           == (0x3ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x16U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x16U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x17U))))))))
                                      : (((0x7ffffU 
                                           == (0x7ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x15U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x15U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x16U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffU 
                                           == (0xfffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x14U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x14U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x15U))))))))
                                      : (((0x1fffffU 
                                           == (0x1fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x13U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x13U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x14U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffU 
                                           == (0x3fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x12U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x12U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x13U))))))))
                                      : (((0x7fffffU 
                                           == (0x7fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x11U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x11U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x12U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffU 
                                           == (0xffffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x10U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x10U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x11U))))))))
                                      : (((0x1ffffffU 
                                           == (0x1ffffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0xfU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0xfU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x10U)))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffffU == (0x1ffffffU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))) 
                      | (~ (IData)((0U != (0x1ffffffU 
                                           & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xfU))))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffffU 
                                                   & (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U))))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                      ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                          ? (((0x1ffffffU == (0x1ffffffU 
                                              & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                         >> 0xfU)))) 
                              | (~ (IData)((0U != (0x1ffffffU 
                                                   & (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU))))))) 
                             | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                    >> 6U)) & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x10U))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x26U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x26U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x27U)))))
                                      : (((7U == (7U 
                                                  & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x25U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x25U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x26U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                            >> 0x24U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x24U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x25U))))))))
                                      : (((0x1fU == 
                                           (0x1fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x23U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x23U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x24U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x22U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x22U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x23U))))))))
                                      : (((0x7fU == 
                                           (0x7fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x21U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x21U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x22U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x20U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x20U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x21U))))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1fU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1fU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x20U))))))))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1eU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1eU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1fU))))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1dU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1dU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1eU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1cU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1cU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1dU))))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x1bU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1bU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1cU))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x1aU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1aU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1bU))))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x19U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x19U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1aU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x18U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x18U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x19U))))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x17U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x17U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x18U)))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffU 
                                           == (0x3ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x16U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x16U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x17U))))))))
                                      : (((0x7ffffU 
                                           == (0x7ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x15U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x15U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x16U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffU 
                                           == (0xfffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x14U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x14U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x15U))))))))
                                      : (((0x1fffffU 
                                           == (0x1fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x13U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x13U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x14U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffU 
                                           == (0x3fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x12U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x12U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x13U))))))))
                                      : (((0x7fffffU 
                                           == (0x7fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x11U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x11U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x12U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffU 
                                           == (0xffffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x10U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x10U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x11U))))))))
                                      : (((0x1ffffffU 
                                           == (0x1ffffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0xfU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0xfU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x10U)))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                  ? ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                      ? (((0x1ffffffffffffULL == (0x1ffffffffffffULL 
                                                  & (((QData)((IData)(
                                                                      vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                      << 0x21U) 
                                                     | (((QData)((IData)(
                                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                         << 1U) 
                                                        | ((QData)((IData)(
                                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U])) 
                                                           >> 0x1fU))))) 
                          | (~ (IData)((0U != (0x1ffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x21U) 
                                                  | (((QData)((IData)(
                                                                      vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                      << 1U) 
                                                     | ((QData)((IData)(
                                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U])) 
                                                        >> 0x1fU)))))))) 
                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                >> 6U)) & (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xffffffffffffULL 
                                                       & (((QData)((IData)(
                                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                           << 0x20U) 
                                                          | (QData)((IData)(
                                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])))))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                     >> 0xeU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xeU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                  >> 0xfU))))
                                      : (((7U == (7U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                     >> 0xdU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xdU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xeU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 0xcU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xcU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xdU)))))))
                                      : (((0x1fU == 
                                           (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 0xbU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xbU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xcU)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 0xaU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xaU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xbU)))))))
                                      : (((0x7fU == 
                                           (0x7fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 9U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 9U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xaU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 8U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 8U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 9U)))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                               >> 7U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 7U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 8U))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                               >> 6U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 6U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 7U)))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                               >> 5U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 5U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 6U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                               >> 4U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 4U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 5U)))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                  >> 3U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 3U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 4U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                  >> 2U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 2U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 3U)))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                  >> 1U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 1U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 2U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U]))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 1U)))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 1U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1fU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 1U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1fU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])))))))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                      ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffU 
                                           == (0x3ffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 2U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1eU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 2U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1eU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 1U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1fU))))))))
                                      : (((0x7ffffU 
                                           == (0x7ffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 3U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1dU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 3U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1dU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 2U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1eU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffU 
                                           == (0xfffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 4U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1cU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 4U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1cU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 3U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1dU))))))))
                                      : (((0x1fffffU 
                                           == (0x1fffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 5U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1bU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 5U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1bU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 4U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1cU))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffU 
                                           == (0x3fffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 6U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1aU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 6U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1aU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 5U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1bU))))))))
                                      : (((0x7fffffU 
                                           == (0x7fffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 7U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x19U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 7U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x19U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 6U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1aU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffU 
                                           == (0xffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 8U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x18U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 8U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x18U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 7U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x19U))))))))
                                      : (((0x1ffffffU 
                                           == (0x1ffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 9U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x17U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 9U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x17U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 8U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x18U)))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffffU 
                                           == (0x3ffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xaU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x16U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xaU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x16U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 9U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x17U))))))))
                                      : (((0x7ffffffU 
                                           == (0x7ffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xbU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x15U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xbU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x15U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xaU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x16U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffffU 
                                           == (0xfffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xcU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x14U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xcU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x14U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xbU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x15U))))))))
                                      : (((0x1fffffffU 
                                           == (0x1fffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xdU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x13U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xdU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x13U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xcU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x14U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffffU 
                                           == (0x3fffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xeU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x12U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xeU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x12U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xdU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x13U))))))))
                                      : (((0x7fffffffU 
                                           == (0x7fffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xfU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x11U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xfU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x11U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xeU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x12U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffffU 
                                           == ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                << 0x10U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                  >> 0x10U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                          << 0x10U) 
                                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                            >> 0x10U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xfU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x11U))))))))
                                      : (((0x1ffffffffULL 
                                           == (0x1ffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x11U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xfU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x11U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xfU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            << 0x10U) 
                                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                              >> 0x10U)))))))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffffffULL 
                                           == (0x3ffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x12U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xeU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x12U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xeU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x11U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xfU))))))))
                                      : (((0x7ffffffffULL 
                                           == (0x7ffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x13U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xdU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x13U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xdU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x12U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xeU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffffffULL 
                                           == (0xfffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x14U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xcU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x14U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xcU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x13U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xdU))))))))
                                      : (((0x1fffffffffULL 
                                           == (0x1fffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x15U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xbU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x15U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xbU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x14U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xcU))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffffffULL 
                                           == (0x3fffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x16U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xaU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x16U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xaU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x15U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xbU))))))))
                                      : (((0x7fffffffffULL 
                                           == (0x7fffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x17U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 9U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x17U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 9U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x16U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xaU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffffffULL 
                                           == (0xffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x18U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 8U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x18U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 8U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x17U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 9U))))))))
                                      : (((0x1ffffffffffULL 
                                           == (0x1ffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x19U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 7U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x19U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 7U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x18U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 8U)))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffffffffULL 
                                           == (0x3ffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1aU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 6U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1aU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 6U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x19U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 7U))))))))
                                      : (((0x7ffffffffffULL 
                                           == (0x7ffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1bU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 5U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1bU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 5U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1aU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 6U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffffffffULL 
                                           == (0xfffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1cU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 4U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1cU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 4U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1bU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 5U))))))))
                                      : (((0x1fffffffffffULL 
                                           == (0x1fffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1dU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 3U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1dU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 3U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1cU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 4U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffffffffULL 
                                           == (0x3fffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1eU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 2U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1eU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 2U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1dU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 3U))))))))
                                      : (((0x7fffffffffffULL 
                                           == (0x7fffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1fU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 1U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1fU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 1U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1eU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 2U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffffffffULL 
                                           == (0xffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U]))))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x20U) 
                                                            | (QData)((IData)(
                                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1fU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 1U))))))))
                                      : (((0x1ffffffffffffULL 
                                           == (0x1ffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x21U) 
                                                  | (((QData)((IData)(
                                                                      vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                      << 1U) 
                                                     | ((QData)((IData)(
                                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U])) 
                                                        >> 0x1fU))))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x21U) 
                                                            | (((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                << 1U) 
                                                               | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U])) 
                                                                  >> 0x1fU)))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x20U) 
                                                              | (QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U]))))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffffU == (0x1ffffffU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))) 
                      | (~ (IData)((0U != (0x1ffffffU 
                                           & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xfU))))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffffU 
                                                   & (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U))))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                      ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                          ? (((0x1ffffffU == (0x1ffffffU 
                                              & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                         >> 0xfU)))) 
                              | (~ (IData)((0U != (0x1ffffffU 
                                                   & (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU))))))) 
                             | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                    >> 6U)) & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x10U))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x26U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x26U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x27U)))))
                                      : (((7U == (7U 
                                                  & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x25U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x25U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x26U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                            >> 0x24U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x24U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x25U))))))))
                                      : (((0x1fU == 
                                           (0x1fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x23U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x23U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x24U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x22U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x22U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x23U))))))))
                                      : (((0x7fU == 
                                           (0x7fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x21U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x21U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x22U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x20U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x20U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x21U))))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1fU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1fU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x20U))))))))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1eU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1eU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1fU))))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1dU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1dU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1eU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1cU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1cU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1dU))))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x1bU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1bU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1cU))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x1aU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1aU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1bU))))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x19U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x19U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1aU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x18U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x18U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x19U))))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x17U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x17U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x18U)))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffU 
                                           == (0x3ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x16U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x16U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x17U))))))))
                                      : (((0x7ffffU 
                                           == (0x7ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x15U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x15U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x16U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffU 
                                           == (0xfffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x14U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x14U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x15U))))))))
                                      : (((0x1fffffU 
                                           == (0x1fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x13U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x13U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x14U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffU 
                                           == (0x3fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x12U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x12U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x13U))))))))
                                      : (((0x7fffffU 
                                           == (0x7fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x11U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x11U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x12U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffU 
                                           == (0xffffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x10U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x10U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x11U))))))))
                                      : (((0x1ffffffU 
                                           == (0x1ffffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0xfU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0xfU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x10U)))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffffU == (0x1ffffffU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))) 
                      | (~ (IData)((0U != (0x1ffffffU 
                                           & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xfU))))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffffU 
                                                   & (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U))))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                      ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                          ? (((0x1ffffffU == (0x1ffffffU 
                                              & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                         >> 0xfU)))) 
                              | (~ (IData)((0U != (0x1ffffffU 
                                                   & (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU))))))) 
                             | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                    >> 6U)) & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x10U))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x26U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x26U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x27U)))))
                                      : (((7U == (7U 
                                                  & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x25U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x25U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x26U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                            >> 0x24U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x24U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x25U))))))))
                                      : (((0x1fU == 
                                           (0x1fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x23U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x23U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x24U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x22U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x22U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x23U))))))))
                                      : (((0x7fU == 
                                           (0x7fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x21U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x21U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x22U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x20U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x20U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x21U))))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1fU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1fU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x20U))))))))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1eU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1eU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1fU))))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1dU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1dU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1eU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1cU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1cU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1dU))))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x1bU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1bU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1cU))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x1aU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1aU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1bU))))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x19U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x19U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1aU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x18U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x18U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x19U))))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x17U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x17U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x18U)))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffU 
                                           == (0x3ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x16U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x16U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x17U))))))))
                                      : (((0x7ffffU 
                                           == (0x7ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x15U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x15U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x16U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffU 
                                           == (0xfffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x14U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x14U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x15U))))))))
                                      : (((0x1fffffU 
                                           == (0x1fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x13U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x13U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x14U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffU 
                                           == (0x3fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x12U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x12U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x13U))))))))
                                      : (((0x7fffffU 
                                           == (0x7fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x11U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x11U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x12U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffU 
                                           == (0xffffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x10U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x10U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x11U))))))))
                                      : (((0x1ffffffU 
                                           == (0x1ffffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0xfU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0xfU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x10U)))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                  ? ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                      ? (((0x1ffffffffffffULL == (0x1ffffffffffffULL 
                                                  & (((QData)((IData)(
                                                                      vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                      << 0x21U) 
                                                     | (((QData)((IData)(
                                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                         << 1U) 
                                                        | ((QData)((IData)(
                                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U])) 
                                                           >> 0x1fU))))) 
                          | (~ (IData)((0U != (0x1ffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x21U) 
                                                  | (((QData)((IData)(
                                                                      vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                      << 1U) 
                                                     | ((QData)((IData)(
                                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U])) 
                                                        >> 0x1fU)))))))) 
                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                >> 6U)) & (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xffffffffffffULL 
                                                       & (((QData)((IData)(
                                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                           << 0x20U) 
                                                          | (QData)((IData)(
                                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])))))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                     >> 0xeU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xeU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                  >> 0xfU))))
                                      : (((7U == (7U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                     >> 0xdU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xdU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xeU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 0xcU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xcU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xdU)))))))
                                      : (((0x1fU == 
                                           (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 0xbU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xbU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xcU)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 0xaU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 0xaU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xbU)))))))
                                      : (((0x7fU == 
                                           (0x7fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 9U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 9U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 0xaU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                             >> 8U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 8U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 9U)))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                               >> 7U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 7U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 8U))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                               >> 6U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 6U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 7U)))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                               >> 5U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 5U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 6U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                               >> 4U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 4U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 5U)))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                  >> 3U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 3U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 4U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                  >> 2U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 2U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 3U)))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                  >> 1U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            >> 1U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 2U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U]))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                              >> 1U)))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 1U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1fU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 1U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1fU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])))))))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                      ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffU 
                                           == (0x3ffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 2U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1eU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 2U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1eU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 1U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1fU))))))))
                                      : (((0x7ffffU 
                                           == (0x7ffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 3U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1dU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 3U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1dU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 2U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1eU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffU 
                                           == (0xfffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 4U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1cU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 4U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1cU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 3U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1dU))))))))
                                      : (((0x1fffffU 
                                           == (0x1fffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 5U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1bU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 5U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1bU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 4U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1cU))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffU 
                                           == (0x3fffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 6U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x1aU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 6U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x1aU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 5U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1bU))))))))
                                      : (((0x7fffffU 
                                           == (0x7fffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 7U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x19U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 7U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x19U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 6U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x1aU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffU 
                                           == (0xffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 8U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x18U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 8U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x18U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 7U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x19U))))))))
                                      : (((0x1ffffffU 
                                           == (0x1ffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 9U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x17U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 9U) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x17U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 8U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x18U)))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffffU 
                                           == (0x3ffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xaU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x16U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xaU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x16U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 9U) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x17U))))))))
                                      : (((0x7ffffffU 
                                           == (0x7ffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xbU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x15U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xbU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x15U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xaU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x16U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffffU 
                                           == (0xfffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xcU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x14U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xcU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x14U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xbU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x15U))))))))
                                      : (((0x1fffffffU 
                                           == (0x1fffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xdU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x13U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xdU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x13U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xcU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x14U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffffU 
                                           == (0x3fffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xeU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x12U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xeU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x12U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xdU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x13U))))))))
                                      : (((0x7fffffffU 
                                           == (0x7fffffffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                   << 0xfU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                     >> 0x11U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                             << 0xfU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                               >> 0x11U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xeU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x12U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffffU 
                                           == ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                << 0x10U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                  >> 0x10U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                          << 0x10U) 
                                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                            >> 0x10U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                               << 0xfU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                                 >> 0x11U))))))))
                                      : (((0x1ffffffffULL 
                                           == (0x1ffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x11U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xfU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x11U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xfU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                                            << 0x10U) 
                                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                              >> 0x10U)))))))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffffffULL 
                                           == (0x3ffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x12U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xeU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x12U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xeU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x11U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xfU))))))))
                                      : (((0x7ffffffffULL 
                                           == (0x7ffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x13U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xdU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x13U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xdU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x12U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xeU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffffffULL 
                                           == (0xfffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x14U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xcU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x14U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xcU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x13U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xdU))))))))
                                      : (((0x1fffffffffULL 
                                           == (0x1fffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x15U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xbU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x15U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xbU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x14U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xcU))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffffffULL 
                                           == (0x3fffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x16U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 0xaU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x16U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 0xaU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x15U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xbU))))))))
                                      : (((0x7fffffffffULL 
                                           == (0x7fffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x17U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 9U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x17U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 9U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x16U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 0xaU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffffffULL 
                                           == (0xffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x18U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 8U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x18U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 8U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x17U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 9U))))))))
                                      : (((0x1ffffffffffULL 
                                           == (0x1ffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x19U) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 7U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x19U) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 7U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x18U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 8U)))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffffffffULL 
                                           == (0x3ffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1aU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 6U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1aU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 6U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x19U) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 7U))))))))
                                      : (((0x7ffffffffffULL 
                                           == (0x7ffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1bU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 5U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1bU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 5U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1aU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 6U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffffffffULL 
                                           == (0xfffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1cU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 4U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1cU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 4U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1bU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 5U))))))))
                                      : (((0x1fffffffffffULL 
                                           == (0x1fffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1dU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 3U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1dU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 3U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1cU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 4U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffffffffULL 
                                           == (0x3fffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1eU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 2U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1eU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 2U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1dU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 3U))))))))
                                      : (((0x7fffffffffffULL 
                                           == (0x7fffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x1fU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                     >> 1U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x1fU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                               >> 1U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1eU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 2U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffffffffULL 
                                           == (0xffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U]))))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x20U) 
                                                            | (QData)((IData)(
                                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x1fU) 
                                                              | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                 >> 1U))))))))
                                      : (((0x1ffffffffffffULL 
                                           == (0x1ffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                   << 0x21U) 
                                                  | (((QData)((IData)(
                                                                      vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                      << 1U) 
                                                     | ((QData)((IData)(
                                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U])) 
                                                        >> 0x1fU))))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                             << 0x21U) 
                                                            | (((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])) 
                                                                << 1U) 
                                                               | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U])) 
                                                                  >> 0x1fU)))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U])) 
                                                               << 0x20U) 
                                                              | (QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U]))))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffffU == (0x1ffffffU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))) 
                      | (~ (IData)((0U != (0x1ffffffU 
                                           & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xfU))))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffffU 
                                                   & (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U))))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                      ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                          ? (((0x1ffffffU == (0x1ffffffU 
                                              & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                         >> 0xfU)))) 
                              | (~ (IData)((0U != (0x1ffffffU 
                                                   & (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU))))))) 
                             | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                    >> 6U)) & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x10U))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x26U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x26U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x27U)))))
                                      : (((7U == (7U 
                                                  & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x25U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x25U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x26U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                            >> 0x24U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x24U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x25U))))))))
                                      : (((0x1fU == 
                                           (0x1fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x23U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x23U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x24U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x22U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x22U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x23U))))))))
                                      : (((0x7fU == 
                                           (0x7fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x21U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x21U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x22U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x20U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x20U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x21U))))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1fU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1fU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x20U))))))))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1eU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1eU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1fU))))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1dU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1dU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1eU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1cU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1cU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1dU))))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x1bU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1bU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1cU))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x1aU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1aU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1bU))))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x19U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x19U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1aU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x18U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x18U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x19U))))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x17U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x17U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x18U)))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffU 
                                           == (0x3ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x16U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x16U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x17U))))))))
                                      : (((0x7ffffU 
                                           == (0x7ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x15U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x15U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x16U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffU 
                                           == (0xfffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x14U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x14U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x15U))))))))
                                      : (((0x1fffffU 
                                           == (0x1fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x13U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x13U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x14U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffU 
                                           == (0x3fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x12U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x12U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x13U))))))))
                                      : (((0x7fffffU 
                                           == (0x7fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x11U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x11U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x12U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffU 
                                           == (0xffffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x10U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x10U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x11U))))))))
                                      : (((0x1ffffffU 
                                           == (0x1ffffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0xfU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0xfU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x10U)))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffffU == (0x1ffffffU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))) 
                      | (~ (IData)((0U != (0x1ffffffU 
                                           & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xfU))))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffffU 
                                                   & (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U))))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                      ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                          ? (((0x1ffffffU == (0x1ffffffU 
                                              & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                         >> 0xfU)))) 
                              | (~ (IData)((0U != (0x1ffffffU 
                                                   & (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU))))))) 
                             | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                    >> 6U)) & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x10U))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x26U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x26U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x27U)))))
                                      : (((7U == (7U 
                                                  & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x25U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x25U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x26U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                            >> 0x24U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x24U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x25U))))))))
                                      : (((0x1fU == 
                                           (0x1fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x23U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x23U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x24U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x22U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x22U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x23U))))))))
                                      : (((0x7fU == 
                                           (0x7fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x21U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x21U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x22U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                             >> 0x20U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x20U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x21U))))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1fU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1fU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x20U))))))))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1eU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1eU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1fU))))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1dU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1dU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1eU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                       >> 0x1cU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1cU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1dU))))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x1bU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1bU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1cU))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x1aU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x1aU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1bU))))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x19U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x19U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x1aU)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x18U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x18U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x19U))))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x17U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x17U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x18U)))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffffU 
                                           == (0x3ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x16U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x16U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x17U))))))))
                                      : (((0x7ffffU 
                                           == (0x7ffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x15U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x15U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x16U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffffU 
                                           == (0xfffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x14U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x14U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x15U))))))))
                                      : (((0x1fffffU 
                                           == (0x1fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x13U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x13U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x14U))))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffffU 
                                           == (0x3fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x12U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x12U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x13U))))))))
                                      : (((0x7fffffU 
                                           == (0x7fffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x11U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x11U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x12U)))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffffU 
                                           == (0xffffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0x10U)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0x10U))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x11U))))))))
                                      : (((0x1ffffffU 
                                           == (0x1ffffffU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                          >> 0xfU)))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffffU 
                                                         & (IData)(
                                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                    >> 0xfU))))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffffU 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                                      >> 0x10U)))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_req_fpga 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_req_p3) 
            << 3U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_req_p2) 
                       << 2U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_req_p1) 
                                  << 1U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_req_p0))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event 
        = ((0xff7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event)) 
           | (0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event 
        = ((0xffdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event)) 
           | (0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event 
        = ((0xffbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event)) 
           | (0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event 
        = ((0xfff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event)) 
           | (8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event 
        = ((0xffefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event)) 
           | (0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event 
        = ((0xfff9U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event)) 
           | (6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event 
        = ((0x1fffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event)) 
           | (0xe000U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event 
        = ((0xfffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event)) 
           | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event 
        = ((0xe0ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event)) 
           | (0x1f00U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel 
        = ((0x3bU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel)) 
           | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel 
        = ((0x37U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel)) 
           | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel 
        = ((0x2fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel)) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel 
        = ((0x1fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel)) 
           | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel 
        = ((0x3eU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel)) 
           | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel 
        = ((0x3dU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel)) 
           | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_outsel 
        = ((0x2fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_outsel)) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_outsel 
        = ((0x1fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_outsel)) 
           | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_outsel 
        = ((0x3eU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_outsel)) 
           | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_outsel 
        = ((0x3dU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_outsel)) 
           | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_outsel 
        = ((0x3bU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_outsel)) 
           | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_outsel 
        = ((0x37U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_outsel)) 
           | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel 
        = ((0x3bU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel)) 
           | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel 
        = ((0x37U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel)) 
           | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel 
        = ((0x2fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel)) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel 
        = ((0x1fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel)) 
           | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel 
        = ((0x3eU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel)) 
           | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel 
        = ((0x3dU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel)) 
           | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel 
        = ((0x37U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel)) 
           | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel 
        = ((0x2fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel)) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel 
        = ((0x1fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel)) 
           | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel 
        = ((0x3eU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel)) 
           | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel 
        = ((0x3dU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel)) 
           | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel 
        = ((0x3bU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel)) 
           | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
        = ((0xfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U]) 
           | (0xf0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
        = ((0xff1fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U]) 
           | (0xe00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
        = ((0xf0ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U]) 
           | (0xf000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
        = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U]) 
           | (0x100000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
        = ((0xfff8ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U]) 
           | (0x70000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U]) 
           | (0x80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U]) 
           | (0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
        = ((0xfffff1ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U]) 
           | (0xe00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
        = ((0xffff8fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U]) 
           | (0x7000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
        = ((0xfffffe0fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U]) 
           | (0x1f0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[1U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[1U]) 
           | (0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
        = ((0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U]) 
           | (0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[1U] 
        = ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[1U]) 
           | (0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[2U] 
        = ((0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[2U]) 
           | (0xf000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[2U] 
        = ((0xfe1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[2U]) 
           | (0x1e0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[2U] 
        = ((0xf1ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[2U]) 
           | (0xe00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[2U] 
        = ((0xffe0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[2U]) 
           | (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[0U] 
        = ((0xfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[0U]) 
           | (0xf0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[0U] 
        = ((0xfe1fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[0U]) 
           | (0x1e00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[0U] 
        = ((0xf1ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[0U]) 
           | (0xe000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[0U] 
        = ((0xffe07fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[0U]) 
           | (0x1f8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[0U] 
        = ((0xffffe1ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[0U]) 
           | (0x1e00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[0U] 
        = ((0xffff9fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[0U]) 
           | (0x6000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[0U] 
        = ((0xfffffe0fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[0U]) 
           | (0x1f0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[1U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[1U]) 
           | (0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[0U] 
        = ((0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[0U]) 
           | (0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[1U] 
        = ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[1U]) 
           | (0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[2U] 
        = ((0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[2U]) 
           | (0xf000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[2U] 
        = ((0xfe1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[2U]) 
           | (0x1e0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[2U] 
        = ((0xf1ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[2U]) 
           | (0xe00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[2U] 
        = ((0xffe0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[2U]) 
           | (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x1000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x2000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x10000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x100U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x200U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x1000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x2000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x100000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x1000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x2000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x10000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in) 
           | (0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x100U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x200U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x100000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x1000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x2000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x1000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x2000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x10000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in) 
           | (0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x100000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x100U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x200U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x1000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x2000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x10000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x1000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in 
        = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in) 
           | (0x2000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x1000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x2000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x100U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x200U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in 
        = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in) 
           | (0x100000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x1000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x2000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x10000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x100U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x200U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x1000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x2000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x100000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x1000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x2000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x10000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in) 
           | (0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x100U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x200U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x100000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x1000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x2000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x1000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x2000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x10000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in) 
           | (0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x100000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x100U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x200U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x1000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x2000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x10000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x1000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in 
        = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in) 
           | (0x2000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x1000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x2000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x100U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x200U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in 
        = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in) 
           | (0x100000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_rmode 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_rmode)) 
           | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_rmode 
        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_rmode)) 
           | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_rmode 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_rmode)) 
           | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                    >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_rmode 
        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_rmode)) 
           | (2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                    >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_rmode 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_rmode)) 
           | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_rmode 
        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_rmode)) 
           | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_rmode 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_rmode)) 
           | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                    >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_rmode 
        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_rmode)) 
           | (2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                    >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_rmode 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_rmode)) 
           | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                    >> 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_rmode 
        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_rmode)) 
           | (2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                    >> 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_rmode 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_rmode)) 
           | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                    >> 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_rmode 
        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_rmode)) 
           | (2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                    >> 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_sample_data = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS)))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__bit_done) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_sample_data = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_sample_data = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS)))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__bit_done) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_sample_data = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clockdiv_en 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__r_clockdiv_en;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__state) 
                  >> 1U)))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__state)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clockdiv_en = 1U;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clockdiv_en 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__r_clockdiv_en;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__state) 
                  >> 1U)))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__state)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clockdiv_en = 1U;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clockdiv_en 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__r_clockdiv_en;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__state) 
                  >> 1U)))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__state)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clockdiv_en = 1U;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data_next 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data_next 
                    = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_bits))
                        ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_bits))
                            ? ((0x80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync) 
                                         << 5U)) | 
                               (0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data) 
                                         >> 1U))) : 
                           ((0x40U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync) 
                                      << 4U)) | (0x3fU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data) 
                                                    >> 1U))))
                        : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_bits))
                            ? ((0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync) 
                                         << 3U)) | 
                               (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data) 
                                         >> 1U))) : 
                           ((0x10U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync) 
                                      << 2U)) | (0xfU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data) 
                                                    >> 1U)))));
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_set_error_parity = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__bit_done) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit) 
                         != (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync) 
                                   >> 2U)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_set_error_parity = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data_next 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data_next 
                    = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_bits))
                        ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_bits))
                            ? ((0x80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync) 
                                         << 5U)) | 
                               (0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data) 
                                         >> 1U))) : 
                           ((0x40U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync) 
                                      << 4U)) | (0x3fU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data) 
                                                    >> 1U))))
                        : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_bits))
                            ? ((0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync) 
                                         << 3U)) | 
                               (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data) 
                                         >> 1U))) : 
                           ((0x10U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync) 
                                      << 2U)) | (0xfU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data) 
                                                    >> 1U)))));
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_set_error_parity = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__bit_done) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit) 
                         != (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync) 
                                   >> 2U)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_set_error_parity = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_err_rx_parity = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS)))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__bit_done) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__r_error_parity) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_err_rx_parity = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_err_rx_parity = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS)))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__bit_done) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__r_error_parity) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_err_rx_parity = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_data_rx_dc_valid = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS)))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__bit_done) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__r_error_parity)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_data_rx_dc_valid = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_data_rx_dc_valid = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS)))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__bit_done) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__r_error_parity)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_data_rx_dc_valid = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment 
        = (0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__latched_full_s) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_up));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__latched_full_s) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_up));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__latched_full_s) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_up));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__latched_full_s) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_up));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr 
        = ((0xfbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_clr) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr 
        = ((0xf7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_clr) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr 
        = ((0xefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_clr) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr 
        = ((0xdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_clr) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr 
        = ((0xbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_rx_clr) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr 
        = ((0x7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_rx_clr) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en 
        = ((0xfbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_en) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en 
        = ((0xf7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_en) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en 
        = ((0xefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_en) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en 
        = ((0xdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_en) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en 
        = ((0xbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_rx_en) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en 
        = ((0x7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_rx_en) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_sample_indata 
        = ((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_filter_fifo__DOT__elements)) 
           & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__elements)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr 
        = ((0x1fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_clr) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr 
        = ((0x1dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_clr) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr 
        = ((0x1bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_clr) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr 
        = ((0x17fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_clr) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr 
        = ((0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_tx_clr) 
              << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr 
        = ((0x1e7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr)) 
           | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_clr) 
               << 4U) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_clr) 
                         << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en 
        = ((0x1fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_en) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en 
        = ((0x1dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_en) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en 
        = ((0x1bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_en) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en 
        = ((0x17fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_en) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en 
        = ((0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_tx_en) 
              << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en 
        = ((0x1e7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en)) 
           | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_en) 
               << 4U) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_en) 
                         << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_is_na = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_tx_state) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_tx_state) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_is_na = 1U;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_fifoout 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_fifo__DOT__buffer
        [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_fifo__DOT__pointer_out];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__buffer
        [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__pointer_out];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__acc_ff_rstn 
        = (1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                    >> 0x1fU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__acc_ff_rstn 
        = (1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                    >> 0x1fU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__acc_ff_rstn 
        = (1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                    >> 0x1fU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__acc_ff_rstn 
        = (1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                    >> 0x1fU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_grant_log = 0U;
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_grant_log = 0U;
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_grant_log = 1U;
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_grant_log = 2U;
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_grant_log = 3U;
    }
    if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_grant_log = 4U;
    }
    if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_grant_log = 5U;
    }
    if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_grant_log = 6U;
    }
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_grant_log = 7U;
    }
    if ((0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_grant_log = 8U;
    }
    if ((0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_grant_log = 9U;
    }
    if ((0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_grant_log = 0xaU;
    }
    if ((0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_grant_log = 0xbU;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_fifo__DOT__full 
        = (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_fifo__DOT__elements));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_l2_req 
        = (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_fifo__DOT__elements));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_grant_log = 0U;
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_grant_log = 0U;
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_grant_log = 1U;
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_grant_log = 2U;
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_grant_log = 3U;
    }
    if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_grant_log = 4U;
    }
    if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_grant_log = 5U;
    }
    if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_grant_log = 6U;
    }
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_grant_log = 7U;
    }
    if ((0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_grant))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_grant_log = 8U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_uart_tx_sample 
        = (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_en_tx_sync) 
                  >> 1U) & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_en_tx_sync) 
                               >> 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_uart_rx_sample 
        = (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_en_rx_sync) 
                  >> 1U) & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_en_rx_sync) 
                               >> 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_uart_tx_sample 
        = (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_en_tx_sync) 
                  >> 1U) & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_en_tx_sync) 
                               >> 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_uart_rx_sample 
        = (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_en_rx_sync) 
                  >> 1U) & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_en_rx_sync) 
                               >> 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_bus_ctrl = 1U;
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_bus_ctrl = 0U;
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_bus_ctrl = 0U;
                }
            }
        } else {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_bus_ctrl = 0U;
                }
            }
        }
    } else {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                      >> 2U)))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_bus_ctrl = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_bus_ctrl = 1U;
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_bus_ctrl = 0U;
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_bus_ctrl = 0U;
                }
            }
        } else {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_bus_ctrl = 0U;
                }
            }
        }
    } else {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                      >> 2U)))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_bus_ctrl = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_clearcarry = 0U;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
        if ((1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
            if ((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_clearcarry = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save = 0U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save = 0U;
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save = 0U;
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save = 1U;
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_uart_status 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_uart_status)) 
           | (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_uart_status 
        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_uart_status)) 
           | ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS)) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_uart_status 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_uart_status)) 
           | (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_uart_status 
        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_uart_status)) 
           | ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS)) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
        if (((6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operator_ex)) 
             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_en_ex))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS = 1U;
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS = 2U;
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS = 3U;
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS = 4U;
                } else {
                    if ((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_ready) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS = 0U;
                        }
                    }
                }
            }
        }
    }
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound1 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_valid;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid 
            = ((0x1feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid)) 
               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound1));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid 
            = (0x1feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid));
    }
    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound1 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_valid;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid 
            = ((0x1fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound1) 
                  << 1U));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid 
            = (0x1fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid));
    }
    if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound1 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_valid;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid 
            = ((0x1fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound1) 
                  << 2U));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid 
            = (0x1fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid));
    }
    if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound1 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_valid;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid 
            = ((0x1f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound1) 
                  << 3U));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid 
            = (0x1f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid));
    }
    if ((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound1 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_valid;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid 
            = ((0x1efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound1) 
                  << 4U));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid 
            = (0x1efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid));
    }
    if ((5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound1 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_valid;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid 
            = ((0x1dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound1) 
                  << 5U));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid 
            = (0x1dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid));
    }
    if ((6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound1 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_valid;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid 
            = ((0x1bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound1) 
                  << 6U));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid 
            = (0x1bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid));
    }
    if ((7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound1 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_valid;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid 
            = ((0x17fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound1) 
                  << 7U));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid 
            = (0x17fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid));
    }
    if ((8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound1 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_valid;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid 
            = ((0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound1) 
                  << 8U));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid 
            = (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid));
    }
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_data;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[0U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound2;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[0U] = 0xdeadbeefU;
    }
    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_data;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[1U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound2;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[1U] = 0xdeadbeefU;
    }
    if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_data;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[2U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound2;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[2U] = 0xdeadbeefU;
    }
    if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_data;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[3U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound2;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[3U] = 0xdeadbeefU;
    }
    if ((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_data;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[4U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound2;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[4U] = 0xdeadbeefU;
    }
    if ((5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_data;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[5U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound2;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[5U] = 0xdeadbeefU;
    }
    if ((6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_data;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[6U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound2;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[6U] = 0xdeadbeefU;
    }
    if ((7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_data;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[7U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound2;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[7U] = 0xdeadbeefU;
    }
    if ((8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_data;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[8U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound2;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[8U] = 0xdeadbeefU;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_mie_we = 1U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_op_ex) 
                  >> 1U)))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_op_ex)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_mie_we = 0U;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_mie_wdata 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_op_ex))
            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_op_ex))
                ? ((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex) 
                   & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mie_q)
                : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mie_q))
            : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_signed = 0U;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
        if ((1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_signed 
                    = (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_signed_mode_ex));
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_signed 
                        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_signed_mode_ex));
                } else {
                    if ((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_signed 
                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_signed_mode_ex;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_ref_clk_edge_del 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_ref_clk2) 
            & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_ref_clk3))) 
           & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_fsm_cs) 
                 >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[1U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[1U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[2U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[2U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[3U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[2U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[4U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[5U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[4U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[5U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[5U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[4U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[6U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[7U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[6U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[7U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[7U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[6U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[8U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[9U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[8U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[9U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[9U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[8U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0xaU] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0xbU])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0xaU])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0xbU] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0xbU])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0xaU])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0xcU] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0xdU])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0xcU])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0xdU] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0xdU])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0xcU])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0xeU] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0xfU])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0xeU])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0xfU] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0xfU])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0xeU])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x10U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x11U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x10U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x11U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x11U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x10U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x12U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x13U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x12U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x13U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x13U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x12U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x14U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x15U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x14U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x15U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x15U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x14U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x16U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x17U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x16U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x17U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x17U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x16U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x18U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x19U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x18U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x19U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x19U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x18U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x1aU] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x1bU])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x1aU])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x1bU] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x1bU])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x1aU])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x1cU] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x1dU])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x1cU])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x1dU] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x1dU])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x1cU])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x1eU] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x1fU])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x1eU])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x1fU] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x1fU])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x1eU])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x20U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x21U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x20U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x21U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x21U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x20U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x22U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x23U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x22U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x23U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x23U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x22U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x24U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x25U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x24U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x25U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x25U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x24U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x26U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x27U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x26U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x27U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x27U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x26U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x28U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x29U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x28U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x29U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x29U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x28U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x2aU] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x2bU])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x2aU])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x2bU] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x2bU])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x2aU])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x2cU] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x2dU])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x2cU])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x2dU] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x2dU])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x2cU])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x2eU] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x2fU])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x2eU])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x2fU] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x2fU])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x2eU])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x30U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x31U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x30U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x31U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x31U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x30U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x32U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x33U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x32U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x33U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x33U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x32U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x34U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x35U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x34U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x35U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x35U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x34U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x36U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x37U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x36U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x37U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x37U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x36U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x38U] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x39U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x38U])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x39U] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x39U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x38U])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x3aU] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x3bU])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x3aU])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x3bU] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x3bU])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x3aU])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x3cU] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x3dU])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x3cU])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x3dU] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x3dU])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x3cU])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x3eU] 
        = (IData)((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x3fU])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x3eU])))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment[0x3fU] 
        = (IData)(((1ULL + (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x3fU])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q[0x3eU])))) 
                   >> 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__data_rx_o 
        = (0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__data_rx_o);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__data_rx_o 
        = (0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__data_rx_o);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__debug_csr_save = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs) 
                  >> 4U)))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs) 
                              >> 1U)))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__debug_csr_save = 1U;
                    }
                }
            } else {
                if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
                    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__debug_csr_save = 1U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__s_cnt_evt 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_controller__DOT__r_active) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__r_event));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__s_cnt_evt 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_controller__DOT__r_active) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__r_event));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__s_cnt_evt 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_controller__DOT__r_active) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__r_event));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__s_cnt_evt 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_controller__DOT__r_active) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__r_event));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_ref_clk_edge 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_ref_clk1) 
            & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_ref_clk2))) 
           & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_fsm_cs) 
                 >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events 
        = ((0xfffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_minstret) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events 
        = ((0xfffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_ld_stall) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events 
        = ((0xfff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_jr_stall) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events 
        = ((0xffefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_imiss) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events 
        = ((0xffdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_load) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events 
        = ((0xffbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_store) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events 
        = ((0xff7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_jump) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events 
        = ((0xfdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_branch_taken) 
              << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events 
        = ((0xfbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_compressed) 
              << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_req_int = 1U;
    if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_req_int = 0U;
    } else {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs) 
                      >> 3U)))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs) 
                          >> 2U)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_req_int 
                    = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs) 
                                 >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs)));
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_clip 
        = (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex 
           == ((0x17U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))
                ? 0U : (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_imm = 0U;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_imm = 0x10U;
        } else {
            if ((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_imm = 0x10U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through = 0xfU;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex) 
                  >> 6U)))) {
        if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
            if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex) 
                                  >> 2U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex) 
                                      >> 1U)))) {
                            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through = 0xcU;
                                }
                            } else {
                                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through = 3U;
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                    >> 0x1fU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                    >> 0x1dU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (4U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                    >> 0x1bU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (8U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                    >> 0x19U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x10U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                       >> 0x17U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x20U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                       >> 0x15U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x40U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                       >> 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x80U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                       >> 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x100U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                        >> 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                        >> 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x400U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                        >> 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x800U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                        >> 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x1000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                         >> 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x2000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                         >> 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x4000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                         >> 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                         >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x10000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                          << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x20000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                          << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x40000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                          << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x80000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                          << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x100000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                           << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x200000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                           << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x400000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                           << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x800000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                           << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x1000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                            << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x2000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                            << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x4000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                            << 0x15U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x8000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                            << 0x17U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x10000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                             << 0x19U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x20000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                             << 0x1bU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x40000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                             << 0x1dU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev) 
           | (0x80000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP 
                             << 0x1fU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_shift_arith = 0U;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
        if ((1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_shift_arith = 1U;
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_shift_arith = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex) 
                  >> 6U)))) {
        if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
            if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                            if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
                                    = (0xeU | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel));
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
                                    = (0xeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel));
                            } else {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
                                    = (0xcU | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel));
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
                                    = (0xcU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel));
                            }
                        }
                    } else {
                        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
                                        = ((7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
                                           | (8U & 
                                              ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex 
                                                   >> 0x1aU)) 
                                               << 3U)));
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
                                        = ((0xbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
                                           | (4U & 
                                              ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex 
                                                   >> 0x12U)) 
                                               << 2U)));
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
                                        = ((0xdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
                                           | (2U & 
                                              ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex 
                                                   >> 0xaU)) 
                                               << 1U)));
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
                                        = ((0xeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
                                           | (1U & 
                                              (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex 
                                                  >> 2U))));
                                } else {
                                    if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
                                            = ((7U 
                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
                                               | (8U 
                                                  & ((~ 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex 
                                                       >> 0x11U)) 
                                                     << 3U)));
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
                                            = ((0xbU 
                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
                                               | (4U 
                                                  & ((~ 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex 
                                                       >> 0x11U)) 
                                                     << 2U)));
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
                                            = ((0xdU 
                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
                                               | (2U 
                                                  & ((~ 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex 
                                                       >> 1U)) 
                                                     << 1U)));
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
                                            = ((0xeU 
                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
                                               | (1U 
                                                  & (~ 
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex 
                                                      >> 1U))));
                                    }
                                }
                            }
                        } else {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
                                = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))
                                    ? ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))
                                        ? 4U : 3U) : 
                                   ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))
                                     ? 1U : 3U));
                        }
                    }
                }
            } else {
                if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex) 
                                      >> 1U)))) {
                            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
                                        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__imm_vec_ext_ex))
                                            ? ((1U 
                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__imm_vec_ext_ex))
                                                ? 7U
                                                : 0xbU)
                                            : ((1U 
                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__imm_vec_ext_ex))
                                                ? 0xdU
                                                : 0xeU));
                                } else {
                                    if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
                                            = ((7U 
                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
                                               | (8U 
                                                  & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__imm_vec_ext_ex)) 
                                                     << 3U)));
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
                                            = ((0xbU 
                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
                                               | (4U 
                                                  & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__imm_vec_ext_ex)) 
                                                     << 2U)));
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
                                            = ((0xdU 
                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
                                               | (2U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__imm_vec_ext_ex) 
                                                     << 1U)));
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
                                            = ((0xeU 
                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
                                               | (1U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__imm_vec_ext_ex)));
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_a 
        = ((0xffffffe00ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_a) 
           | (IData)((IData)(((0x100U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_signed_ex) 
                                          << 7U) & 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_a_ex 
                                          << 1U))) 
                              | (0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_a_ex)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_a 
        = ((0xffffc01ffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_a) 
           | ((QData)((IData)(((0x100U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_signed_ex) 
                                           << 7U) & 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_a_ex 
                                           >> 7U))) 
                               | (0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_a_ex 
                                           >> 8U))))) 
              << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_a 
        = ((0xff803ffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_a) 
           | ((QData)((IData)(((0x100U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_signed_ex) 
                                           << 7U) & 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_a_ex 
                                           >> 0xfU))) 
                               | (0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_a_ex 
                                           >> 0x10U))))) 
              << 0x12U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_a 
        = ((0x7ffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_a) 
           | ((QData)((IData)(((0x100U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_signed_ex) 
                                           << 7U) & 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_a_ex 
                                           >> 0x17U))) 
                               | (0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_a_ex 
                                           >> 0x18U))))) 
              << 0x1bU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_b 
        = ((0xffffffe00ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_b) 
           | (IData)((IData)(((0x100U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_signed_ex) 
                                          << 8U) & 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_b_ex 
                                          << 1U))) 
                              | (0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_b_ex)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_b 
        = ((0xffffc01ffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_b) 
           | ((QData)((IData)(((0x100U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_signed_ex) 
                                           << 8U) & 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_b_ex 
                                           >> 7U))) 
                               | (0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_b_ex 
                                           >> 8U))))) 
              << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_b 
        = ((0xff803ffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_b) 
           | ((QData)((IData)(((0x100U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_signed_ex) 
                                           << 8U) & 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_b_ex 
                                           >> 0xfU))) 
                               | (0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_b_ex 
                                           >> 0x10U))))) 
              << 0x12U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_b 
        = ((0x7ffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_b) 
           | ((QData)((IData)(((0x100U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_signed_ex) 
                                           << 8U) & 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_b_ex 
                                           >> 0x17U))) 
                               | (0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_b_ex 
                                           >> 0x18U))))) 
              << 0x1bU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex) 
                  >> 6U)))) {
        if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
            if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                            if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                    = ((0x3fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
                                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__imm_vec_ext_ex) 
                                          << 6U));
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                    = ((0xcfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
                                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__imm_vec_ext_ex) 
                                          << 4U));
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                    = ((0xf3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
                                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__imm_vec_ext_ex) 
                                          << 2U));
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                    = ((0xfcU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
                                       | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__imm_vec_ext_ex));
                            } else {
                                if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                        = ((0x3fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
                                           | (0x40U 
                                              | (0x80U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__imm_vec_ext_ex) 
                                                    << 7U))));
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                        = ((0xcfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
                                           | (0x10U 
                                              | (0x20U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__imm_vec_ext_ex) 
                                                    << 5U))));
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                        = ((0xf3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
                                           | (4U | 
                                              (8U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__imm_vec_ext_ex) 
                                                << 3U))));
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                        = ((0xfcU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
                                           | (2U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__imm_vec_ext_ex) 
                                               << 1U)));
                                }
                            }
                        }
                    } else {
                        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                            if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                    = ((0x3fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
                                       | (0xc0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex 
                                                   >> 0x12U)));
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                    = ((0xcfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
                                       | (0x30U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex 
                                                   >> 0xcU)));
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                    = ((0xf3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
                                       | (0xcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex 
                                                  >> 6U)));
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                    = ((0xfcU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
                                       | (3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex));
                            } else {
                                if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                        = ((0x3fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
                                           | (0x40U 
                                              | (0x80U 
                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex 
                                                    >> 9U))));
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                        = ((0xcfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
                                           | (0x20U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex 
                                                 >> 0xbU)));
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                        = ((0xf3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
                                           | (4U | 
                                              (8U & 
                                               (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex 
                                                << 3U))));
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                        = ((0xfcU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
                                           | (2U & 
                                              (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex 
                                               << 1U)));
                                }
                            }
                        } else {
                            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                        = (0x3fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                        = (0xcfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                        = (0xf3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                        = (0xfcU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
                                } else {
                                    if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                            = (0xc0U 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                            = (0x20U 
                                               | (0xcfU 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)));
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                            = (0xcU 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                            = (2U | 
                                               (0xfcU 
                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)));
                                    }
                                }
                            } else {
                                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                        = (0x3fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                        = (0xcfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                        = (0xf3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                        = (0xfcU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
                                } else {
                                    if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                            = (0x40U 
                                               | (0x3fU 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)));
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                            = (0xcfU 
                                               & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                            = (4U | 
                                               (0xf3U 
                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)));
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                            = (0xfcU 
                                               & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
                                    }
                                }
                            }
                        }
                    }
                }
            } else {
                if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex) 
                                      >> 1U)))) {
                            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                    = (0xc0U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                    = (0x20U | (0xcfU 
                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)));
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                    = (4U | (0xf3U 
                                             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)));
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
                                    = (0xfcU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg0_sel = 2U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex) 
                  >> 6U)))) {
        if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex) 
                          >> 4U)))) {
                if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex) 
                                      >> 1U)))) {
                            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg0_sel = 0U;
                                } else {
                                    if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg0_sel = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel = 1U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex) 
                  >> 6U)))) {
        if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
            if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                            if ((0x3eU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel = 3U;
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex) 
                                      >> 1U)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel = 0U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_op_a 
        = ((0x3fffe0000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_op_a) 
           | (IData)((IData)(((0x10000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_signed_ex) 
                                            << 0xfU) 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_a_ex 
                                              << 1U))) 
                              | (0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_a_ex)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_op_a 
        = ((0x1ffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_op_a) 
           | ((QData)((IData)(((0x10000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_signed_ex) 
                                             << 0xfU) 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_a_ex 
                                               >> 0xfU))) 
                               | (0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_a_ex 
                                             >> 0x10U))))) 
              << 0x11U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_op_b 
        = ((0x3fffe0000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_op_b) 
           | (IData)((IData)(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_is_clpx_ex)
                               ? ((0x10000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_signed_ex) 
                                                << 0x10U) 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_b_ex 
                                                  >> 0xfU))) 
                                  | (0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_b_ex 
                                                >> 0x10U)))
                               : ((0x10000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_signed_ex) 
                                                << 0x10U) 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_b_ex 
                                                  << 1U))) 
                                  | (0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_b_ex))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_op_b 
        = ((0x1ffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_op_b) 
           | ((QData)((IData)(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_is_clpx_ex)
                                ? ((0x10000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_signed_ex) 
                                                 << 0x10U) 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_b_ex 
                                                   << 1U))) 
                                   | (0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_b_ex))
                                : ((0x10000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_signed_ex) 
                                                 << 0x10U) 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_b_ex 
                                                   >> 0xfU))) 
                                   | (0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_b_ex 
                                                 >> 0x10U)))))) 
              << 0x11U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_subword = 0U;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
        if ((1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_subword = 2U;
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_subword = 1U;
                } else {
                    if ((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_subword = 3U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active = 1U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active = 0U;
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active = 1U;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_we_int = 1U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_op_ex) 
                  >> 1U)))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_op_ex)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_we_int = 0U;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending 
        = ((0x1feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__r_pending_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending 
        = ((0x1fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_pending_en) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending 
        = ((0x1fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__r_pending_en) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending 
        = ((0x1f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_pending_en) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending 
        = ((0x1efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__r_pending_en) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending 
        = ((0x1dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__r_pending_en) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending 
        = ((0x1bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_pending_en) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending 
        = ((0x17fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__r_pending_en) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending 
        = ((0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__r_pending_en) 
              << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending 
        = ((0xfeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_pending_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending 
        = ((0xfdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_pending_en) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending 
        = ((0xfbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_pending_en) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending 
        = ((0xf7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_pending_en) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending 
        = ((0xefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_pending_en) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending 
        = ((0xdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_pending_en) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending 
        = ((0xbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_pending_en) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending 
        = ((0x7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_pending_en) 
              << 7U));
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd = 1U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd = 1U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd = 1U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd = 1U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd = 1U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd = 1U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd = 1U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd = 1U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd = 1U;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd 
            = ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                ? 2U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                         ? 4U : 0U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd 
            = ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                ? 2U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                         ? 4U : 0U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd 
            = ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                ? 2U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                         ? 4U : 0U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd 
            = ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                ? 2U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                         ? 4U : 0U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd 
            = ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                ? 2U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                         ? 4U : 0U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd 
            = ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                ? 2U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                         ? 4U : 0U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd 
            = ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                ? 2U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                         ? 4U : 0U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd 
            = ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                ? 2U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                         ? 4U : 0U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd 
            = ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                ? 2U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                         ? 4U : 0U));
    }
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd = 1U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd = 1U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd = 1U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd = 1U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd = 1U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd = 1U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd = 1U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd = 1U;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd 
            = ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                ? 2U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                         ? 4U : 0U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd 
            = ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                ? 2U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                         ? 4U : 0U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd 
            = ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                ? 2U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                         ? 4U : 0U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd 
            = ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                ? 2U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                         ? 4U : 0U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd 
            = ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                ? 2U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                         ? 4U : 0U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd 
            = ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                ? 2U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                         ? 4U : 0U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd 
            = ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                ? 2U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                         ? 4U : 0U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd 
            = ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                ? 2U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                         ? 4U : 0U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic 
        = ((((((0x24U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)) 
               | (0x28U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
              | (0x18U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
             | (0x19U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
            | (0x1cU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
           | (0x1dU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__bmask 
        = ((~ ((IData)(0xfffffffeU) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__bmask_a_ex))) 
           << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__bmask_b_ex));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_use_round 
        = ((((((((0x18U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)) 
                 | (0x19U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
                | (0x1cU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
               | (0x1dU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
              | (0x1aU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
             | (0x1bU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
            | (0x1eU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
           | (0x1fU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left 
        = (((((((((0x27U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)) 
                  | (0x2aU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
                 | (0x37U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
                | (0x35U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
               | (0x31U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
              | (0x30U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
             | (0x33U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
            | (0x32U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
           | (0x49U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_a 
        = ((0x14U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))
            ? (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex)
            : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_is_subrot_ex)
                ? ((0xffff0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex 
                                   << 0x10U)) | (0xffffU 
                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex 
                                                    >> 0x10U)))
                : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__div_op_a_signed 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex 
                  >> 0x1fU) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b_negate 
        = (((((0x19U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)) 
              | (0x1dU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
             | (0x1bU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
            | (0x1fU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_is_subrot_ex));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
           | (1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex 
                       >> 0x1fU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
        = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
           | (2U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex 
                        >> 0x1eU)) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
        = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
           | (4U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex 
                        >> 0x1dU)) << 2U)));
}
