Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Nov 27 16:19:01 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file noip_top_control_sets_placed.rpt
| Design       : noip_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   201 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           52 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |              36 |           11 |
| Yes          | No                    | No                     |            4531 |         2088 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             885 |          215 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|                       Clock Signal                       |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  disp/maxd_reg[4]/G0                                     |                                   |                                   |                1 |              1 |
|  disp/maxd_reg[1]/G0                                     |                                   |                                   |                1 |              1 |
|  disp/maxd_reg[0]/G0                                     |                                   |                                   |                1 |              1 |
|  clkgen/inst/clk_25MHz                                   |                                   | vga/HS0                           |                1 |              1 |
|  clkgen/inst/clk_5MHz                                    | fifo_buffer/trigger_i_1_n_0       |                                   |                1 |              1 |
|  clkgen/inst/clk_25MHz                                   |                                   | vga/VS0                           |                1 |              1 |
|  disp/maxd_reg[4]_i_2_n_0                                |                                   | disp/maxd_reg[3]_i_2_n_0          |                1 |              2 |
|  clks/count_reg[0]                                       |                                   |                                   |                1 |              3 |
|  clkgen/inst/clk_200MHz                                  |                                   | reset_IBUF                        |                2 |              3 |
|  clkgen/inst/clk_200MHz                                  | disp/block[5][4][7]_i_2_n_0       | disp/template[5][4][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[0][0][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[0][1][7]_i_1_n_0   |                                   |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[0][2][7]_i_1_n_0   |                                   |                4 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[0][3][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[0][4][7]_i_1_n_0   |                                   |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[0][5][7]_i_1_n_0   |                                   |                5 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[0][6][7]_i_1_n_0   |                                   |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[1][0][7]_i_1_n_0   |                                   |                4 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[1][1][7]_i_1_n_0   |                                   |                4 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[1][2][7]_i_1_n_0   |                                   |                6 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[1][3][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[1][4][7]_i_1_n_0   |                                   |                5 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[1][5][7]_i_1_n_0   |                                   |                4 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[1][6][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[2][0][7]_i_1_n_0   |                                   |                4 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[2][1][7]_i_1_n_0   |                                   |                4 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[2][2][7]_i_1_n_0   |                                   |                4 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[2][3][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[2][4][7]_i_1_n_0   |                                   |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[2][5][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[2][6][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[3][0][7]_i_1_n_0   |                                   |                5 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[3][1][7]_i_1_n_0   |                                   |                4 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[3][2][7]_i_1_n_0   |                                   |                7 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[3][3][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[3][4][7]_i_1_n_0   |                                   |                4 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[3][5][7]_i_1_n_0   |                                   |                5 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[3][6][7]_i_1_n_0   |                                   |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[4][0][7]_i_1_n_0   |                                   |                4 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[4][1][7]_i_1_n_0   |                                   |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[4][2][7]_i_1_n_0   |                                   |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[4][3][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[4][4][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[4][5][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[4][6][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[5][0][7]_i_1_n_0   |                                   |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[5][1][7]_i_1_n_0   |                                   |                4 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[5][2][7]_i_1_n_0   |                                   |                4 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[5][3][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[5][4][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[5][5][7]_i_1_n_0   |                                   |                4 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[5][6][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[6][0][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[6][1][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[6][2][7]_i_1_n_0   |                                   |                6 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[6][3][7]_i_1_n_0   |                                   |                5 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[6][4][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[6][5][7]_i_1_n_0   |                                   |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_diffs[6][6][7]_i_1_n_0   |                                   |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[5][4][7]_i_2_n_0       | disp/block[5][4][7]_i_1_n_0       |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[5][5][7]_i_2_n_0       | disp/template[5][5][7]_i_1_n_0    |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[5][5][7]_i_2_n_0       | disp/block[5][5][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[5][6][7]_i_2_n_0       | disp/template[5][6][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[5][6][7]_i_2_n_0       | disp/block[5][6][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[6][0][7]_i_2_n_0       | disp/template[6][0][7]_i_1_n_0    |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[6][0][7]_i_2_n_0       | disp/block[6][0][7]_i_1_n_0       |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[6][1][7]_i_2_n_0       | disp/template[6][1][7]_i_1_n_0    |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[6][1][7]_i_2_n_0       | disp/block[6][1][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[6][2][7]_i_2_n_0       | disp/template[6][2][7]_i_1_n_0    |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[6][2][7]_i_2_n_0       | disp/block[6][2][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[6][3][7]_i_2_n_0       | disp/template[6][3][7]_i_1_n_0    |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[6][3][7]_i_2_n_0       | disp/block[6][3][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/result_data[7]_i_1_n_0       |                                   |                5 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/row_count[9]_i_2_n_0         | disp/row_count[9]_i_1_n_0         |                4 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[6][4][7]_i_2_n_0       | disp/template[6][4][7]_i_1_n_0    |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[6][4][7]_i_2_n_0       | disp/block[6][4][7]_i_1_n_0       |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[6][5][7]_i_2_n_0       | disp/template[6][5][7]_i_1_n_0    |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[6][5][7]_i_2_n_0       | disp/block[6][5][7]_i_1_n_0       |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[6][6][7]_i_2_n_0       | disp/template[6][6][7]_i_1_n_0    |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[1][2][7]_i_2_n_0       | disp/template[1][2][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[6][6][7]_i_2_n_0       | disp/block[6][6][7]_i_1_n_0       |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/dcnt[9]_i_2_n_0              | disp/dcnt[9]_i_1_n_0              |                4 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[0][0][7]_i_2_n_0       | disp/template[0][0][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[0][0][7]_i_2_n_0       | disp/block[0][0][7]_i_1_n_0       |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[0][1][7]_i_2_n_0       | disp/template[0][1][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[0][1][7]_i_2_n_0       | disp/block[0][1][7]_i_1_n_0       |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[0][2][7]_i_2_n_0       | disp/template[0][2][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[0][2][7]_i_2_n_0       | disp/block[0][2][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[0][3][7]_i_2_n_0       | disp/template[0][3][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[0][3][7]_i_2_n_0       | disp/block[0][3][7]_i_1_n_0       |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[0][4][7]_i_2_n_0       | disp/template[0][4][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[0][4][7]_i_2_n_0       | disp/block[0][4][7]_i_1_n_0       |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[0][5][7]_i_2_n_0       | disp/template[0][5][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[0][5][7]_i_2_n_0       | disp/block[0][5][7]_i_1_n_0       |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[0][6][7]_i_2_n_0       | disp/template[0][6][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[0][6][7]_i_2_n_0       | disp/block[0][6][7]_i_1_n_0       |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[1][0][7]_i_2_n_0       | disp/template[1][0][7]_i_1_n_0    |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[1][0][7]_i_2_n_0       | disp/block[1][0][7]_i_1_n_0       |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[1][1][7]_i_2_n_0       | disp/template[1][1][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[1][1][7]_i_2_n_0       | disp/block[1][1][7]_i_1_n_0       |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[3][0][7]_i_2_n_0       | disp/block[3][0][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[1][2][7]_i_2_n_0       | disp/block[1][2][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[1][3][7]_i_2_n_0       | disp/template[1][3][7]_i_1_n_0    |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[1][3][7]_i_2_n_0       | disp/block[1][3][7]_i_1_n_0       |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[1][4][7]_i_2_n_0       | disp/template[1][4][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[1][4][7]_i_2_n_0       | disp/block[1][4][7]_i_1_n_0       |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[1][5][7]_i_2_n_0       | disp/template[1][5][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[1][5][7]_i_2_n_0       | disp/block[1][5][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[1][6][7]_i_2_n_0       | disp/template[1][6][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[1][6][7]_i_2_n_0       | disp/block[1][6][7]_i_1_n_0       |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[2][0][7]_i_2_n_0       | disp/template[2][0][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[2][0][7]_i_2_n_0       | disp/block[2][0][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[2][1][7]_i_2_n_0       | disp/template[2][1][7]_i_1_n_0    |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[2][1][7]_i_2_n_0       | disp/block[2][1][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[2][2][7]_i_2_n_0       | disp/template[2][2][7]_i_1_n_0    |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[2][2][7]_i_2_n_0       | disp/block[2][2][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[2][3][7]_i_2_n_0       | disp/template[2][3][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[2][3][7]_i_2_n_0       | disp/block[2][3][7]_i_1_n_0       |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[2][4][7]_i_2_n_0       | disp/template[2][4][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[2][4][7]_i_2_n_0       | disp/block[2][4][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[2][5][7]_i_2_n_0       | disp/template[2][5][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[2][5][7]_i_2_n_0       | disp/block[2][5][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[2][6][7]_i_2_n_0       | disp/template[2][6][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[2][6][7]_i_2_n_0       | disp/block[2][6][7]_i_1_n_0       |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[3][0][7]_i_2_n_0       | disp/template[3][0][7]_i_1_n_0    |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[3][1][7]_i_2_n_0       | disp/template[3][1][7]_i_1_n_0    |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[3][1][7]_i_2_n_0       | disp/block[3][1][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[3][2][7]_i_2_n_0       | disp/template[3][2][7]_i_1_n_0    |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[3][2][7]_i_2_n_0       | disp/block[3][2][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[3][3][7]_i_2_n_0       | disp/template[3][3][7]_i_1_n_0    |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[3][3][7]_i_2_n_0       | disp/block[3][3][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[3][4][7]_i_2_n_0       | disp/template[3][4][7]_i_1_n_0    |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[3][4][7]_i_2_n_0       | disp/block[3][4][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[3][5][7]_i_2_n_0       | disp/template[3][5][7]_i_1_n_0    |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[3][5][7]_i_2_n_0       | disp/block[3][5][7]_i_1_n_0       |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[3][6][7]_i_2_n_0       | disp/template[3][6][7]_i_1_n_0    |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[3][6][7]_i_2_n_0       | disp/block[3][6][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[4][0][7]_i_2_n_0       | disp/template[4][0][7]_i_1_n_0    |                3 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[4][0][7]_i_2_n_0       | disp/block[4][0][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[4][1][7]_i_2_n_0       | disp/template[4][1][7]_i_1_n_0    |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[4][1][7]_i_2_n_0       | disp/block[4][1][7]_i_1_n_0       |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[4][2][7]_i_2_n_0       | disp/template[4][2][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[4][2][7]_i_2_n_0       | disp/block[4][2][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[4][3][7]_i_2_n_0       | disp/template[4][3][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[4][3][7]_i_2_n_0       | disp/block[4][3][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[4][4][7]_i_2_n_0       | disp/template[4][4][7]_i_1_n_0    |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[4][4][7]_i_2_n_0       | disp/block[4][4][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[4][5][7]_i_2_n_0       | disp/template[4][5][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[4][5][7]_i_2_n_0       | disp/block[4][5][7]_i_1_n_0       |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[4][6][7]_i_2_n_0       | disp/template[4][6][7]_i_1_n_0    |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[4][6][7]_i_2_n_0       | disp/block[4][6][7]_i_1_n_0       |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[5][0][7]_i_2_n_0       | disp/template[5][0][7]_i_1_n_0    |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[5][0][7]_i_2_n_0       | disp/block[5][0][7]_i_1_n_0       |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[5][1][7]_i_2_n_0       | disp/template[5][1][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[5][1][7]_i_2_n_0       | disp/block[5][1][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[5][2][7]_i_2_n_0       | disp/template[5][2][7]_i_1_n_0    |                1 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[5][2][7]_i_2_n_0       | disp/block[5][2][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[5][3][7]_i_2_n_0       | disp/template[5][3][7]_i_1_n_0    |                2 |              8 |
|  clkgen/inst/clk_200MHz                                  | disp/block[5][3][7]_i_2_n_0       | disp/block[5][3][7]_i_1_n_0       |                2 |              8 |
|  clkgen/inst/clk_5MHz                                    |                                   |                                   |                6 |              9 |
|  clkgen/inst/clk_5MHz                                    | fifo_buffer/pixel[8]_i_2_n_0      | fifo_buffer/pixel[8]_i_1_n_0      |                4 |              9 |
|  clkgen/inst/clk_200MHz                                  | disp/col_count[8]_i_2_n_0         | disp/col_count[8]_i_1_n_0         |                6 |              9 |
|  clkgen/inst/clk_200MHz                                  | disp/blockIndex[9]_i_1_n_0        |                                   |                7 |             10 |
|  clkgen/inst/clk_200MHz                                  | disp/rcnt[9]_i_2_n_0              | disp/rcnt[9]_i_1_n_0              |                5 |             10 |
|  clkgen/inst/clk_25MHz                                   |                                   | vga/SR[0]                         |                4 |             11 |
|  clkgen/inst/clk_25MHz                                   | vga/E[0]                          | vga/vcounter_reg[10]_0[0]         |                3 |             11 |
|  clkgen/inst/clk_24MHz                                   | sel                               | cam_rst_IBUF                      |                3 |             12 |
|  clkgen/inst/clk_25MHz                                   |                                   |                                   |                7 |             15 |
|  clkgen/inst/clk_200MHz                                  | disp/min[7]_i_1_n_0               |                                   |                8 |             16 |
|  clkgen/inst/clk_5MHz                                    | fifo_buffer/num_lines[15]_i_2_n_0 | fifo_buffer/num_lines[15]_i_1_n_0 |                4 |             16 |
|  clkgen/inst/clk_200MHz                                  | disp/scnt[9]_i_2_n_0              | disp/scnt[9]_i_1_n_0              |               11 |             18 |
|  vga/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[0] |                                   |                                   |                5 |             19 |
|  clkgen/inst/clk_24MHz                                   |                                   | reset_IBUF                        |                4 |             21 |
|  clkgen/inst/clk_200MHz                                  |                                   |                                   |               30 |             54 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[0][151]_i_1_n_0   |                                   |               72 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[10][151]_i_1_n_0  |                                   |               69 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[11][151]_i_1_n_0  |                                   |               77 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[12][151]_i_1_n_0  |                                   |               74 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[14][151]_i_1_n_0  |                                   |               75 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[15][151]_i_1_n_0  |                                   |               65 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[16][151]_i_1_n_0  |                                   |               71 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[17][151]_i_1_n_0  |                                   |               69 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[18][151]_i_1_n_0  |                                   |               65 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[19][151]_i_1_n_0  |                                   |               66 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[1][151]_i_1_n_0   |                                   |               67 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/temp[1][151]_i_1_n_0         |                                   |               77 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/temp[2][151]_i_1_n_0         |                                   |               77 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/temp[3][151]_i_1_n_0         |                                   |               86 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/temp[4][151]_i_1_n_0         |                                   |               73 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/temp[5][151]_i_1_n_0         |                                   |               80 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/temp[6][151]_i_1_n_0         |                                   |               78 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[6][151]_i_1_n_0   |                                   |               61 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[5][151]_i_1_n_0   |                                   |               70 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[3][151]_i_1_n_0   |                                   |               67 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[9][151]_i_1_n_0   |                                   |               63 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[2][151]_i_1_n_0   |                                   |               63 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/temp[0][151]_i_1_n_0         |                                   |               71 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[13][151]_i_1_n_0  |                                   |               75 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[4][151]_i_1_n_0   |                                   |               62 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[8][151]_i_1_n_0   |                                   |               68 |            152 |
|  clkgen/inst/clk_200MHz                                  | disp/SAD_vector[7][151]_i_1_n_0   |                                   |               67 |            152 |
+----------------------------------------------------------+-----------------------------------+-----------------------------------+------------------+----------------+


