INFO-FLOW: Workspace /nethome/mjung76/resnet_rpn_fpn/proj/solution1 opened at Tue Oct 24 21:53:05 EDT 2023
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.13 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command     create_platform done; 9.05 sec.
Execute     source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 9.23 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.483 GB.
Execute       set_directive_top rpn_top2 -name=rpn_top2 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file './rpn_top2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./rpn_top2.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./rpn_top2.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.77 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.31 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 2.78 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './rpn_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./rpn_top.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./rpn_top.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.91 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.79 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 3.03 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './rpn_conv_3x3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./rpn_conv_3x3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./rpn_conv_3x3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.98 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.75 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.63 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './rpn_conv_1x1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./rpn_conv_1x1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./rpn_conv_1x1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.78 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.76 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.45 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 23.64 seconds. CPU system time: 4.8 seconds. Elapsed time: 29.43 seconds; current allocated memory: 1.487 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.g.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.12 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.12 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.69 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=rpn_top2 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=rpn_top2 -reflow-float-conversion -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.02 sec.
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=rpn_top2 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=rpn_top2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.13 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=rpn_top2 -mllvm -hls-db-dir -mllvm /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,411 Compile/Link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,411 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,157 Unroll/Inline /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,157 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,736 Performance/Pipeline /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,736 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,388 Optimizations /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,388 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 23, 40, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 12, 20, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 23, 40, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 12, 20, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 23, 40, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 12, 20, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./rpn_util.h:173:32)
WARNING: [HLS 214-167] The program may have out of bound array access (./rpn_util.h:48:24)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.41 seconds. CPU system time: 1.54 seconds. Elapsed time: 9.83 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.488 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top rpn_top2 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 464.72 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 459.91 seconds. CPU system time: 1.2 seconds. Elapsed time: 464.74 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 461.28 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 457.09 seconds. CPU system time: 1.06 seconds. Elapsed time: 461.32 seconds; current allocated memory: 1.791 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_5' (./rpn_conv_3x3.cpp:34) in function 'rpn_conv_3x3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_3' (./rpn_util.h:154) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_3' (./rpn_util.h:154) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_1' (./rpn_util.h:171) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_1' (./rpn_util.h:171) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_1' (./rpn_util.h:171) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_1' (./rpn_util.h:171) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_3' (./rpn_top2.cpp:74) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_6' (./rpn_top2.cpp:92) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_9' (./rpn_top2.cpp:109) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_12' (./rpn_top2.cpp:129) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_150_15' (./rpn_top2.cpp:150) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_18' (./rpn_top2.cpp:168) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_21' (./rpn_top2.cpp:190) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_24' (./rpn_top2.cpp:208) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_234_27' (./rpn_top2.cpp:234) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_252_30' (./rpn_top2.cpp:252) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_273_33' (./rpn_top2.cpp:273) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_291_36' (./rpn_top2.cpp:291) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-14' in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_319_38' (./rpn_top2.cpp:319) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_340_39' (./rpn_top2.cpp:340) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_358_41' (./rpn_top2.cpp:358) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_43' (./rpn_top2.cpp:383) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-19' in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_440_45' (./rpn_top2.cpp:440) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_46' (./rpn_top2.cpp:453) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_48' (./rpn_top2.cpp:465) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_482_49' (./rpn_top2.cpp:482) in function 'rpn_top2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_490_51' (./rpn_top2.cpp:490) in function 'rpn_top2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_340_39' (./rpn_top2.cpp:340) in function 'rpn_top2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_358_41' (./rpn_top2.cpp:358) in function 'rpn_top2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_342_40' (./rpn_top2.cpp:342) in function 'rpn_top2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_360_42' (./rpn_top2.cpp:360) in function 'rpn_top2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'rois' (./rpn_top2.cpp:335) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'deltas' (./rpn_top2.cpp:336) in dimension 2 automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' (./rpn_util.h:48:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' (./rpn_util.h:48:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' (./rpn_util.h:48:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' (./rpn_util.h:48:24).
Command         transform done; 8.29 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top2.cpp:317:14) to (./rpn_top2.cpp:319:28) in function 'rpn_top2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top2.cpp:438:14) to (./rpn_top2.cpp:440:28) in function 'rpn_top2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'... converting 3 basic blocks.
Command         transform done; 0.68 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.48 seconds. CPU system time: 0.19 seconds. Elapsed time: 8.99 seconds; current allocated memory: 1.791 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_2' (./rpn_top2.cpp:72:26) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_1' (./rpn_top2.cpp:70:22) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_5' (./rpn_top2.cpp:90:26) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_4' (./rpn_top2.cpp:88:22) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_107_8' (./rpn_top2.cpp:107:27) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_105_7' (./rpn_top2.cpp:105:23) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_127_11' (./rpn_top2.cpp:127:28) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_10' (./rpn_top2.cpp:125:24) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_14' (./rpn_top2.cpp:148:28) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_146_13' (./rpn_top2.cpp:146:24) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_17' (./rpn_top2.cpp:166:28) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_164_16' (./rpn_top2.cpp:164:24) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_20' (./rpn_top2.cpp:188:28) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_19' (./rpn_top2.cpp:186:24) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_206_23' (./rpn_top2.cpp:206:28) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_204_22' (./rpn_top2.cpp:204:24) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_232_26' (./rpn_top2.cpp:232:28) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_230_25' (./rpn_top2.cpp:230:24) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_250_29' (./rpn_top2.cpp:250:28) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_248_28' (./rpn_top2.cpp:248:24) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_271_32' (./rpn_top2.cpp:271:28) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_269_31' (./rpn_top2.cpp:269:24) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_289_35' (./rpn_top2.cpp:289:28) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_287_34' (./rpn_top2.cpp:287:24) in function 'rpn_top2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_315_37' (./rpn_top2.cpp:315:24) in function 'rpn_top2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_436_44' (./rpn_top2.cpp:436:24) in function 'rpn_top2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_456_47' (./rpn_top2.cpp:456:24) in function 'rpn_top2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_489_50' (./rpn_top2.cpp:489:24) in function 'rpn_top2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_4' (./rpn_conv_3x3.cpp:32:34) in function 'rpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_3' (./rpn_conv_3x3.cpp:29:27) in function 'rpn_conv_3x3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_21_2' (./rpn_conv_3x3.cpp:21:26) in function 'rpn_conv_3x3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (./rpn_conv_3x3.cpp:18:19) in function 'rpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_152_2' (./rpn_util.h:152:27) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_150_1' (./rpn_util.h:150:23) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_316_4' (./rpn_util.h:316:36) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_306_3' (./rpn_util.h:306:35) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_2' (./rpn_util.h:304:31) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_1' (./rpn_util.h:299:27) in function 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_152_2' (./rpn_util.h:152:27) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_150_1' (./rpn_util.h:150:23) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_316_4' (./rpn_util.h:316:36) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_306_3' (./rpn_util.h:306:35) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_2' (./rpn_util.h:304:31) in function 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_259_5' (./rpn_util.h:259:36) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_249_4' (./rpn_util.h:249:35) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_259_5' (./rpn_util.h:259:36) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_249_4' (./rpn_util.h:249:35) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_259_5' (./rpn_util.h:259:36) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_249_4' (./rpn_util.h:249:35) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_259_5' (./rpn_util.h:259:36) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_249_4' (./rpn_util.h:249:35) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>'.
Execute           auto_get_db
Command         transform done; 27.95 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 26.75 seconds. CPU system time: 0.61 seconds. Elapsed time: 27.95 seconds; current allocated memory: 2.286 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 963.04 sec.
Command     elaborate done; 1002.32 sec.
Execute     ap_eval exec zip -j /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.12 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'rpn_top2' ...
Execute       ap_set_top_model rpn_top2 
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1' to 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>' to 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1' to 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>' to 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1' to 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1' to 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>' to 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1' to 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1' to 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>' to 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1' to 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>' to 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1' to 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>' to 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s'.
Command       ap_set_top_model done; 0.38 sec.
Execute       get_model_list rpn_top2 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model rpn_top2 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_482_49 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_465_48 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_453_46 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 
Execute       preproc_iomode -model rpn_top2_Pipeline_18 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_383_43 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_358_41 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_340_39 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_319_38 
Execute       preproc_iomode -model rpn_top2_Pipeline_13 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 
Execute       preproc_iomode -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
Execute       preproc_iomode -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 
Execute       preproc_iomode -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       preproc_iomode -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 
Execute       preproc_iomode -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       preproc_iomode -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       preproc_iomode -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 
Execute       preproc_iomode -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       preproc_iomode -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       preproc_iomode -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 
Execute       preproc_iomode -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       preproc_iomode -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 
Execute       preproc_iomode -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       preproc_iomode -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       preproc_iomode -model rpn_conv_3x3 
Execute       preproc_iomode -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       preproc_iomode -model rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 
Execute       get_model_list rpn_top2 -filter all-wo-channel 
INFO-FLOW: Model list for configure: rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>} rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>} rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 rpn_top2_Pipeline_13 rpn_top2_Pipeline_VITIS_LOOP_319_38 rpn_top2_Pipeline_VITIS_LOOP_340_39 rpn_top2_Pipeline_VITIS_LOOP_358_41 rpn_top2_Pipeline_VITIS_LOOP_383_43 rpn_top2_Pipeline_18 rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 rpn_top2_Pipeline_VITIS_LOOP_453_46 rpn_top2_Pipeline_VITIS_LOOP_465_48 rpn_top2_Pipeline_VITIS_LOOP_482_49 rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 rpn_top2
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
INFO-FLOW: Configuring Module : rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 ...
Execute       set_default_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       apply_spec_resource_limit rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO-FLOW: Configuring Module : rpn_conv_3x3 ...
Execute       set_default_model rpn_conv_3x3 
Execute       apply_spec_resource_limit rpn_conv_3x3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> ...
Execute       set_default_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> ...
Execute       set_default_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_13 ...
Execute       set_default_model rpn_top2_Pipeline_13 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_13 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_319_38 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_319_38 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_319_38 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_340_39 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_340_39 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_340_39 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_358_41 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_358_41 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_358_41 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_383_43 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_383_43 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_383_43 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_18 ...
Execute       set_default_model rpn_top2_Pipeline_18 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_18 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_453_46 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_453_46 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_453_46 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_465_48 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_465_48 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_465_48 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_482_49 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_482_49 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_482_49 
INFO-FLOW: Configuring Module : rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 
Execute       apply_spec_resource_limit rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 
INFO-FLOW: Configuring Module : rpn_top2 ...
Execute       set_default_model rpn_top2 
Execute       apply_spec_resource_limit rpn_top2 
INFO-FLOW: Model list for preprocess: rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>} rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>} rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 rpn_top2_Pipeline_13 rpn_top2_Pipeline_VITIS_LOOP_319_38 rpn_top2_Pipeline_VITIS_LOOP_340_39 rpn_top2_Pipeline_VITIS_LOOP_358_41 rpn_top2_Pipeline_VITIS_LOOP_383_43 rpn_top2_Pipeline_18 rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 rpn_top2_Pipeline_VITIS_LOOP_453_46 rpn_top2_Pipeline_VITIS_LOOP_465_48 rpn_top2_Pipeline_VITIS_LOOP_482_49 rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 rpn_top2
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
INFO-FLOW: Preprocessing Module: rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 ...
Execute       set_default_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       cdfg_preprocess -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       rtl_gen_preprocess rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO-FLOW: Preprocessing Module: rpn_conv_3x3 ...
Execute       set_default_model rpn_conv_3x3 
Execute       cdfg_preprocess -model rpn_conv_3x3 
Execute       rtl_gen_preprocess rpn_conv_3x3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> ...
Execute       set_default_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> ...
Execute       set_default_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_13 ...
Execute       set_default_model rpn_top2_Pipeline_13 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_13 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_13 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_319_38 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_319_38 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_319_38 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_319_38 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_340_39 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_340_39 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_340_39 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_340_39 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_358_41 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_358_41 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_358_41 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_358_41 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_383_43 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_383_43 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_383_43 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_383_43 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_18 ...
Execute       set_default_model rpn_top2_Pipeline_18 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_18 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_18 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_453_46 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_453_46 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_453_46 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_453_46 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_465_48 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_465_48 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_465_48 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_465_48 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_482_49 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_482_49 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_482_49 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_482_49 
INFO-FLOW: Preprocessing Module: rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 ...
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 
Execute       cdfg_preprocess -model rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 
INFO-FLOW: Preprocessing Module: rpn_top2 ...
Execute       set_default_model rpn_top2 
Execute       cdfg_preprocess -model rpn_top2 
Execute       rtl_gen_preprocess rpn_top2 
INFO-FLOW: Model list for synthesis: rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>} rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>} rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 rpn_top2_Pipeline_13 rpn_top2_Pipeline_VITIS_LOOP_319_38 rpn_top2_Pipeline_VITIS_LOOP_340_39 rpn_top2_Pipeline_VITIS_LOOP_358_41 rpn_top2_Pipeline_VITIS_LOOP_383_43 rpn_top2_Pipeline_18 rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 rpn_top2_Pipeline_VITIS_LOOP_453_46 rpn_top2_Pipeline_VITIS_LOOP_465_48 rpn_top2_Pipeline_VITIS_LOOP_482_49 rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 rpn_top2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln76_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln76) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.06 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       schedule -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln36_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add441516_write_ln34', ./rpn_conv_3x3.cpp:34) of variable 'add', ./rpn_conv_3x3.cpp:36 on local variable 'add441516' and 'load' operation ('add441516_load', ./rpn_conv_3x3.cpp:36) on local variable 'add441516'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add441516_write_ln34', ./rpn_conv_3x3.cpp:34) of variable 'add', ./rpn_conv_3x3.cpp:36 on local variable 'add441516' and 'load' operation ('add441516_load', ./rpn_conv_3x3.cpp:36) on local variable 'add441516'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 2.51 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.
Execute       set_default_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       bind -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.bind.adb -f 
INFO-FLOW: Finish binding rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_conv_3x3 
Execute       schedule -model rpn_conv_3x3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_conv_3x3.
Execute       set_default_model rpn_conv_3x3 
Execute       bind -model rpn_conv_3x3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.bind.adb -f 
INFO-FLOW: Finish binding rpn_conv_3x3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.96 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.07 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
Execute       schedule -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1.
Execute       set_default_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
Execute       bind -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.75 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.82 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln210_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
Execute       schedule -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>.
Execute       set_default_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
Execute       bind -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln95) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln111) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.08 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.18 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
Execute       schedule -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1.
Execute       set_default_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
Execute       bind -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.99 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.06 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln210_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
Execute       schedule -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>.
Execute       set_default_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
Execute       bind -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln132) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln152_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln152) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       schedule -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1.
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       bind -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 16.03 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 16.12 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.58 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.04 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.74 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.3 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.bind.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.88 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.47 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.38 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       schedule -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1.
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       bind -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.92 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.03 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.53 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.64 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.23 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.61 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln172) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.23 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       schedule -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1.
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       bind -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 14.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 14.21 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.5 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.93 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.55 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.03 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.52 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       schedule -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1.
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       bind -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.99 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.1 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.43 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.55 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 2.287 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.59 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.78 seconds; current allocated memory: 2.287 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.27 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.287 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln236_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln236) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.288 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.288 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.288 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.289 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.289 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.289 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 14.09 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 14.28 seconds; current allocated memory: 2.294 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.8 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.88 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.75 seconds; current allocated memory: 2.295 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.08 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.bind.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.04 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.39 seconds; current allocated memory: 2.296 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.296 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       schedule -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.296 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1.
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       bind -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.296 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.97 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.1 seconds; current allocated memory: 2.296 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.297 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.297 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.39 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.47 seconds; current allocated memory: 2.297 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.298 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.44 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.5 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 2.299 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 3.1 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln256) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.72 seconds; current allocated memory: 2.299 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.299 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln275) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.300 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.53 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.61 seconds; current allocated memory: 2.300 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.53 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.300 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.301 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.301 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.301 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 14.84 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 16.18 seconds; current allocated memory: 2.306 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.55 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.82 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.46 seconds; current allocated memory: 2.306 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.94 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.24 seconds; current allocated memory: 2.307 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.308 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       schedule -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.308 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1.
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       bind -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.308 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.46 seconds; current allocated memory: 2.308 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.309 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.309 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.309 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.310 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.41 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.51 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 2.311 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.59 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln295) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.311 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.311 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_13 
Execute       schedule -model rpn_top2_Pipeline_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.311 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_13.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_13.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_13.
Execute       set_default_model rpn_top2_Pipeline_13 
Execute       bind -model rpn_top2_Pipeline_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.312 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_13.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_13.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_319_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_319_38 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_319_38 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_319_38'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_319_38'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.312 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_319_38.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_319_38.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_319_38.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_319_38 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_319_38 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.312 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_319_38.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_319_38.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_319_38.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_340_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_340_39 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_340_39 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_340_39'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_top2_Pipeline_VITIS_LOOP_340_39' (loop 'VITIS_LOOP_340_39'): Unable to schedule 'load' operation ('anchor_box0_load_1', ./rpn_top2.cpp:344) on array 'anchor_box0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'anchor_box0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_340_39'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.313 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_340_39.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_340_39.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_340_39.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_340_39 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_340_39 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.314 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_340_39.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_340_39.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_340_39.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_358_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_358_41 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_358_41 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_358_41'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_top2_Pipeline_VITIS_LOOP_358_41' (loop 'VITIS_LOOP_358_41'): Unable to schedule 'load' operation ('anchor_box4_load_1', ./rpn_top2.cpp:362) on array 'anchor_box4' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'anchor_box4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_358_41'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.314 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_358_41.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_358_41.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_358_41.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_358_41 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_358_41 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.314 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_358_41.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_358_41.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_358_41.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_383_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_383_43 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_383_43 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_43'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_top2_Pipeline_VITIS_LOOP_383_43' (loop 'VITIS_LOOP_383_43'): Unable to schedule 'store' operation ('bboxes_addr_1_write_ln418', ./rpn_top2.cpp:418) of variable 'bitcast_ln418', ./rpn_top2.cpp:418 on array 'bboxes' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'bboxes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 39, loop 'VITIS_LOOP_383_43'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 12.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.74 seconds; current allocated memory: 2.316 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_383_43.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.41 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_383_43.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_383_43.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_383_43 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_383_43 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.39 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 2.316 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_383_43.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_383_43.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_383_43.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_18 
Execute       schedule -model rpn_top2_Pipeline_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.317 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_18.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_18.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_18.
Execute       set_default_model rpn_top2_Pipeline_18 
Execute       bind -model rpn_top2_Pipeline_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.317 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_18.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_18.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'nms_index'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_436_44_VITIS_LOOP_440_45'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45' (loop 'VITIS_LOOP_436_44_VITIS_LOOP_440_45'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_1_write_ln449', ./rpn_top2.cpp:449) of constant 1 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top2.cpp:442) on array 'nms_flag'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_436_44_VITIS_LOOP_440_45'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.317 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.318 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_453_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_453_46 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_453_46 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_453_46'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_453_46'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.318 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_453_46.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_453_46.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_453_46.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_453_46 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_453_46 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.318 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_453_46.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_453_46.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_453_46.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_465_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_465_48 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_465_48 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'nms_index'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_48'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top2_Pipeline_VITIS_LOOP_465_48' (loop 'VITIS_LOOP_465_48'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_write_ln477', ./rpn_top2.cpp:477) of constant 0 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top2.cpp:466) on array 'nms_flag'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top2_Pipeline_VITIS_LOOP_465_48' (loop 'VITIS_LOOP_465_48'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_write_ln477', ./rpn_top2.cpp:477) of constant 0 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top2.cpp:466) on array 'nms_flag'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top2_Pipeline_VITIS_LOOP_465_48' (loop 'VITIS_LOOP_465_48'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_write_ln477', ./rpn_top2.cpp:477) of constant 0 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top2.cpp:466) on array 'nms_flag'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top2_Pipeline_VITIS_LOOP_465_48' (loop 'VITIS_LOOP_465_48'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_write_ln477', ./rpn_top2.cpp:477) of constant 0 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top2.cpp:466) on array 'nms_flag'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top2_Pipeline_VITIS_LOOP_465_48' (loop 'VITIS_LOOP_465_48'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_write_ln477', ./rpn_top2.cpp:477) of constant 0 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top2.cpp:466) on array 'nms_flag'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top2_Pipeline_VITIS_LOOP_465_48' (loop 'VITIS_LOOP_465_48'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'store' operation ('nms_flag_addr_write_ln477', ./rpn_top2.cpp:477) of constant 0 on array 'nms_flag' and 'load' operation ('nms_flag_load', ./rpn_top2.cpp:466) on array 'nms_flag'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_top2_Pipeline_VITIS_LOOP_465_48' (loop 'VITIS_LOOP_465_48'): Unable to schedule 'load' operation ('bboxes_load_9', ./rpn_top2.cpp:470) on array 'bboxes' due to limited memory ports (II = 28). Please consider using a memory core with more ports or partitioning the array 'bboxes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 29, Depth = 29, loop 'VITIS_LOOP_465_48'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 12.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.28 seconds; current allocated memory: 2.319 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_465_48.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.29 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_465_48.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_465_48.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_465_48 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_465_48 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.319 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_465_48.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_465_48.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_465_48.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_482_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_482_49 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_482_49 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'nms_index'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_482_49'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top2_Pipeline_VITIS_LOOP_482_49' (loop 'VITIS_LOOP_482_49'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('nms_index_addr_write_ln484', ./rpn_top2.cpp:484) of variable 'nms_index_load', ./rpn_top2.cpp:484 on array 'nms_index' and 'load' operation ('nms_index_load', ./rpn_top2.cpp:484) on array 'nms_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_482_49'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.319 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_482_49.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_482_49.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_482_49.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_482_49 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_482_49 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.319 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_482_49.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_482_49.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_482_49.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 
Execute       schedule -model rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'nms_index'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_489_50_VITIS_LOOP_490_51'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_489_50_VITIS_LOOP_490_51'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.96 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 2.320 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51.
Execute       set_default_model rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 
Execute       bind -model rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.321 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top2 
Execute       schedule -model rpn_top2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'nms_index'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.321 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.53 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top2.
Execute       set_default_model rpn_top2 
Execute       bind -model rpn_top2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.39 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.93 seconds; current allocated memory: 2.322 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.48 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.bind.adb -f 
INFO-FLOW: Finish binding rpn_top2.
Execute       get_model_list rpn_top2 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
Execute       rtl_gen_preprocess rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       rtl_gen_preprocess rpn_conv_3x3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_13 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_319_38 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_340_39 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_358_41 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_383_43 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_18 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_453_46 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_465_48 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_482_49 
Execute       rtl_gen_preprocess rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 
Execute       rtl_gen_preprocess rpn_top2 
INFO-FLOW: Model list for RTL generation: rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>} rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>} rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 rpn_top2_Pipeline_13 rpn_top2_Pipeline_VITIS_LOOP_319_38 rpn_top2_Pipeline_VITIS_LOOP_340_39 rpn_top2_Pipeline_VITIS_LOOP_358_41 rpn_top2_Pipeline_VITIS_LOOP_383_43 rpn_top2_Pipeline_18 rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 rpn_top2_Pipeline_VITIS_LOOP_453_46 rpn_top2_Pipeline_VITIS_LOOP_465_48 rpn_top2_Pipeline_VITIS_LOOP_482_49 rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 rpn_top2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3' pipeline 'VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_5ns_5ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_5ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3'.
Command       create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.17 seconds; current allocated memory: 2.323 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.326 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3' pipeline 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.327 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' pipeline 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.330 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       gen_rtl rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       syn_report -csynth -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.adb 
Execute       db_write -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_conv_3x3 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_conv_3x3'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.332 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_conv_3x3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_conv_3x3 
Execute       gen_rtl rpn_conv_3x3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_conv_3x3 
Execute       syn_report -csynth -model rpn_conv_3x3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_conv_3x3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_conv_3x3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_conv_3x3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_conv_3x3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_conv_3x3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.adb 
Execute       db_write -model rpn_conv_3x3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_conv_3x3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.334 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.336 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1 
Execute       gen_rtl rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1.adb 
Execute       db_write -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.337 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.339 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.341 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s 
Execute       gen_rtl rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.adb 
Execute       db_write -model rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6' pipeline 'VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_5ns_5ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_5ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.343 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9' pipeline 'VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_4ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.346 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.348 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1' pipeline 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.349 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.352 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.353 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1 
Execute       gen_rtl rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1.adb 
Execute       db_write -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.355 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.356 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.359 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s 
Execute       gen_rtl rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.adb 
Execute       db_write -model rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12' pipeline 'VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_4ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.34 seconds; current allocated memory: 2.360 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15' pipeline 'VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_5ns_5ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_5ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.362 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.365 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.366 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
Command       create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.372 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.69 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.4 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.6 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.adb 
Command       db_write done; 0.46 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
Command       create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.87 seconds; current allocated memory: 2.383 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.385 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.386 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.387 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.390 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.72 sec.
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18' pipeline 'VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_5ns_5ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 2.394 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.17 sec.
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21' pipeline 'VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_4ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.397 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.399 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.401 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2'.
Command       create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.406 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.73 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.36 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.55 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.adb 
Command       db_write done; 0.49 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.67 seconds; current allocated memory: 2.417 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.419 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.420 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.422 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.425 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.68 sec.
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24' pipeline 'VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_4ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 2.428 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.21 sec.
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27' pipeline 'VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_5ns_5ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_5ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 2.431 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.433 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.435 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1'.
Command       create_rtl_model done; 0.53 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.441 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.74 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.42 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.45 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.adb 
Command       db_write done; 0.58 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.7 seconds; current allocated memory: 2.452 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.455 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.456 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.457 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.459 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.66 sec.
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30' pipeline 'VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 2.463 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33' pipeline 'VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_4ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.466 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.469 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.471 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3'.
Command       create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.475 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.73 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.35 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.41 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.adb 
Command       db_write done; 0.56 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.81 seconds; current allocated memory: 2.486 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.491 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3'.
Command       create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 2.492 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.493 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s'.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.495 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.65 sec.
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36' pipeline 'VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_4ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 2.499 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_13 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.502 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_13 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_13 
Execute       gen_rtl rpn_top2_Pipeline_13 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_13 
Execute       syn_report -csynth -model rpn_top2_Pipeline_13 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_13_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_13 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_13_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_13 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_13.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top2_Pipeline_13 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_13.adb 
Execute       db_write -model rpn_top2_Pipeline_13 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_13 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_319_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_319_38 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_319_38.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_319_38' pipeline 'VITIS_LOOP_319_38' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_319_38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.504 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_319_38 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_319_38 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_319_38 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_319_38 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_319_38 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_319_38_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_319_38 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_319_38_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_319_38 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_319_38.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_319_38 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_319_38.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_319_38 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_319_38 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_319_38 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_340_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_340_39 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_340_39.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_340_39' pipeline 'VITIS_LOOP_340_39' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_340_39'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.505 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_340_39 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_340_39 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_340_39 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_340_39 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_340_39 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_340_39_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_340_39 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_340_39_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_340_39 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_340_39.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_340_39 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_340_39.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_340_39 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_340_39 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_340_39 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_358_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_358_41 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_358_41.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_358_41' pipeline 'VITIS_LOOP_358_41' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_358_41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.507 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_358_41 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_358_41 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_358_41 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_358_41 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_358_41 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_358_41_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_358_41 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_358_41_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_358_41 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_358_41.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_358_41 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_358_41.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_358_41 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_358_41 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_358_41 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_383_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_383_43 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_383_43.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_383_43' pipeline 'VITIS_LOOP_383_43' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_12ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_383_43'.
Command       create_rtl_model done; 0.52 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 2.512 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_383_43 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_383_43 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_383_43 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_383_43 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_383_43 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_383_43_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.18 sec.
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_383_43 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_383_43_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_383_43 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_383_43.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.22 sec.
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_383_43 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_383_43.adb 
Command       db_write done; 0.16 sec.
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_383_43 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_383_43 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_383_43 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_18 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_18.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.515 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_18 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_18 
Execute       gen_rtl rpn_top2_Pipeline_18 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_18 
Execute       syn_report -csynth -model rpn_top2_Pipeline_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_18_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_18_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_18.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top2_Pipeline_18 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_18.adb 
Execute       db_write -model rpn_top2_Pipeline_18 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_18 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_436_44_VITIS_LOOP_440_45' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45' pipeline 'VITIS_LOOP_436_44_VITIS_LOOP_440_45' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.520 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_453_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_453_46 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_453_46.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_453_46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.521 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_453_46 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_453_46 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_453_46 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_453_46 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_453_46 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_453_46_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_453_46 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_453_46_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_453_46 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_453_46.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_453_46 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_453_46.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_453_46 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_453_46 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_453_46 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_465_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_465_48 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_465_48.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_465_48' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_465_48'.
Command       create_rtl_model done; 0.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.522 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_465_48 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_465_48 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_465_48 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_465_48 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_465_48 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_465_48_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_465_48 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_465_48_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_465_48 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_465_48.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_465_48 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_465_48.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_465_48 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_465_48 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_465_48 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_482_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_482_49 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_482_49.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_482_49' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_482_49' pipeline 'VITIS_LOOP_482_49' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_482_49'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.524 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_482_49 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_482_49 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_482_49 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_482_49 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_482_49 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_482_49_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_482_49 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_482_49_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_482_49 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_482_49.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_482_49 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_482_49.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_482_49 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_482_49 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_482_49 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 -top_prefix rpn_top2_ -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51' pipeline 'VITIS_LOOP_489_50_VITIS_LOOP_490_51' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_12ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51'.
Command       create_rtl_model done; 0.49 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 2.527 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 
Execute       gen_rtl rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2_rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 
Execute       syn_report -csynth -model rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.16 sec.
Execute       syn_report -rtlxml -model rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.2 sec.
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51.adb 
Execute       db_write -model rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top2 -top_prefix  -sub_prefix rpn_top2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_topk_index0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_topk_index1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_topk_index2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_anchor0_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_anchor1_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_anchor2_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_anchor0_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_anchor1_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_anchor2_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_input3_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_input4_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_conv_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_conv_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_cls_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_cls_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_reg_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_reg_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_output3_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_output4_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_output3_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_output4_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_output3_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/rpn_output4_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/anchor_box0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/anchor_box1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/anchor_box2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/anchor_box3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/anchor_box4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/bboxes' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top2/dets' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rpn_top2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top2'.
INFO: [RTMG 210-278] Implementing memory 'rpn_top2_rpn_layer_in_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top2_rpn_param_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top2_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top2_rpn_in_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top2_rpn_weight_buf_3x3_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top2_rpn_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top2_rpn_weight_buf_1x1_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top2_rpn_anchor3_cls_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top2_rpn_anchor4_cls_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top2_rpn_anchor3_reg_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top2_rpn_anchor4_reg_fm_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top2_rpn_topk_index3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top2_flag3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top2_rois_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top2_area_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top2_nms_index_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top2_nms_flag_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 9.74 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.09 seconds. CPU system time: 0.54 seconds. Elapsed time: 10.51 seconds; current allocated memory: 2.545 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top2 -istop -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top2 
Command       gen_rtl done; 0.13 sec.
Execute       gen_rtl rpn_top2 -istop -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top2 
Execute       syn_report -csynth -model rpn_top2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 3.03 sec.
Execute       db_write -model rpn_top2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.adb 
Execute       db_write -model rpn_top2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2 
Execute       export_constraint_db -f -tool general -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.constraint.tcl 
Execute       syn_report -designview -model rpn_top2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.design.xml 
Command       syn_report done; 5.68 sec.
Execute       syn_report -csynthDesign -model rpn_top2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth.rpt -MHOut /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -wcfg -model rpn_top2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model rpn_top2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.protoinst 
Execute       sc_get_clocks rpn_top2 
Execute       sc_get_portdomain rpn_top2 
INFO-FLOW: Model list for RTL component generation: rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_3x3_conv<256, 23, 40, 256, 23, 40, 1, 0, 1>} rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_3x3_conv<256, 12, 20, 256, 12, 20, 1, 0, 1>} rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_1x1_conv<256, 23, 40, 3, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_171_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 {rpn_1x1_conv<256, 12, 20, 3, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_1x1_conv<256, 23, 40, 12, 23, 40, 1, 0, 1, 0, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 {rpn_1x1_conv<256, 12, 20, 12, 12, 20, 1, 0, 1, 1, 1, 0>} rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 rpn_top2_Pipeline_13 rpn_top2_Pipeline_VITIS_LOOP_319_38 rpn_top2_Pipeline_VITIS_LOOP_340_39 rpn_top2_Pipeline_VITIS_LOOP_358_41 rpn_top2_Pipeline_VITIS_LOOP_383_43 rpn_top2_Pipeline_18 rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 rpn_top2_Pipeline_VITIS_LOOP_453_46 rpn_top2_Pipeline_VITIS_LOOP_465_48 rpn_top2_Pipeline_VITIS_LOOP_482_49 rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 rpn_top2
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3.compgen.tcl 
INFO-FLOW: Found component rpn_top2_mac_muladd_9ns_5ns_5ns_14_4_1.
INFO-FLOW: Append model rpn_top2_mac_muladd_9ns_5ns_5ns_14_4_1
INFO-FLOW: Found component rpn_top2_mac_muladd_9ns_8ns_5ns_17_4_1.
INFO-FLOW: Append model rpn_top2_mac_muladd_9ns_8ns_5ns_17_4_1
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.compgen.tcl 
INFO-FLOW: Found component rpn_top2_mul_7ns_7ns_13_1_1.
INFO-FLOW: Append model rpn_top2_mul_7ns_7ns_13_1_1
INFO-FLOW: Found component rpn_top2_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1.
INFO-FLOW: Append model rpn_top2_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
INFO-FLOW: Found component rpn_top2_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1.
INFO-FLOW: Append model rpn_top2_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.compgen.tcl 
INFO-FLOW: Found component rpn_top2_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model rpn_top2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component rpn_top2_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model rpn_top2_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component rpn_top2_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1.
INFO-FLOW: Append model rpn_top2_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_conv_3x3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.compgen.tcl 
INFO-FLOW: Found component rpn_top2_mul_64ns_64ns_128_1_1.
INFO-FLOW: Append model rpn_top2_mul_64ns_64ns_128_1_1
INFO-FLOW: Found component rpn_top2_mul_6ns_7ns_12_1_1.
INFO-FLOW: Append model rpn_top2_mul_6ns_7ns_12_1_1
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.compgen.tcl 
INFO-FLOW: Found component rpn_top2_mac_muladd_7ns_6ns_6ns_13_4_1.
INFO-FLOW: Append model rpn_top2_mac_muladd_7ns_6ns_6ns_13_4_1
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.compgen.tcl 
INFO-FLOW: Found component rpn_top2_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1.
INFO-FLOW: Append model rpn_top2_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.compgen.tcl 
INFO-FLOW: Found component rpn_top2_mac_muladd_9ns_8ns_4ns_17_4_1.
INFO-FLOW: Append model rpn_top2_mac_muladd_9ns_8ns_4ns_17_4_1
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.compgen.tcl 
INFO-FLOW: Found component rpn_top2_mac_muladd_7ns_8ns_6ns_15_4_1.
INFO-FLOW: Append model rpn_top2_mac_muladd_7ns_8ns_6ns_15_4_1
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18.compgen.tcl 
INFO-FLOW: Found component rpn_top2_mac_muladd_2ns_8ns_5ns_10_4_1.
INFO-FLOW: Append model rpn_top2_mac_muladd_2ns_8ns_5ns_10_4_1
INFO-FLOW: Found component rpn_top2_mac_muladd_2ns_5ns_5ns_7_4_1.
INFO-FLOW: Append model rpn_top2_mac_muladd_2ns_5ns_5ns_7_4_1
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24.compgen.tcl 
INFO-FLOW: Found component rpn_top2_mac_muladd_2ns_8ns_4ns_10_4_1.
INFO-FLOW: Append model rpn_top2_mac_muladd_2ns_8ns_4ns_10_4_1
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30.compgen.tcl 
INFO-FLOW: Found component rpn_top2_mac_muladd_4ns_8ns_5ns_12_4_1.
INFO-FLOW: Append model rpn_top2_mac_muladd_4ns_8ns_5ns_12_4_1
INFO-FLOW: Found component rpn_top2_mac_muladd_4ns_5ns_5ns_9_4_1.
INFO-FLOW: Append model rpn_top2_mac_muladd_4ns_5ns_5ns_9_4_1
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36.compgen.tcl 
INFO-FLOW: Found component rpn_top2_mac_muladd_4ns_8ns_4ns_12_4_1.
INFO-FLOW: Append model rpn_top2_mac_muladd_4ns_8ns_4ns_12_4_1
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_13] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_13.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_319_38] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_319_38.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_340_39] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_340_39.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_358_41] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_358_41.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_383_43] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_383_43.compgen.tcl 
INFO-FLOW: Found component rpn_top2_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model rpn_top2_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component rpn_top2_sitofp_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model rpn_top2_sitofp_32ns_32_4_no_dsp_1
INFO-FLOW: Found component rpn_top2_mul_3ns_12ns_14_1_1.
INFO-FLOW: Append model rpn_top2_mul_3ns_12ns_14_1_1
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_18] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_18.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_453_46] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_453_46.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_465_48] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_465_48.compgen.tcl 
INFO-FLOW: Found component rpn_top2_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model rpn_top2_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component rpn_top2_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model rpn_top2_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_482_49] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_482_49.compgen.tcl 
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51.compgen.tcl 
INFO-FLOW: Found component rpn_top2_mul_32s_34ns_65_1_1.
INFO-FLOW: Append model rpn_top2_mul_32s_34ns_65_1_1
INFO-FLOW: Found component rpn_top2_mul_25s_12ns_32_1_1.
INFO-FLOW: Append model rpn_top2_mul_25s_12ns_32_1_1
INFO-FLOW: Found component rpn_top2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.compgen.tcl 
INFO-FLOW: Found component rpn_top2_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model rpn_top2_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component rpn_top2_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model rpn_top2_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component rpn_top2_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model rpn_top2_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component rpn_top2_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model rpn_top2_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component rpn_top2_rpn_layer_in_fm_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top2_rpn_layer_in_fm_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top2_rpn_param_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top2_rpn_param_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top2_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top2_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top2_rpn_in_fm_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top2_rpn_in_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top2_rpn_weight_buf_3x3_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top2_rpn_weight_buf_3x3_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top2_rpn_out_fm_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top2_rpn_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top2_rpn_weight_buf_1x1_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top2_rpn_weight_buf_1x1_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top2_rpn_anchor3_cls_fm_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top2_rpn_anchor3_cls_fm_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top2_rpn_anchor4_cls_fm_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top2_rpn_anchor4_cls_fm_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top2_rpn_anchor3_reg_fm_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top2_rpn_anchor3_reg_fm_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top2_rpn_anchor4_reg_fm_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top2_rpn_anchor4_reg_fm_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top2_rpn_topk_index3_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top2_rpn_topk_index3_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top2_flag3_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top2_flag3_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top2_rois_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top2_rois_0_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top2_area_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top2_area_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top2_nms_index_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model rpn_top2_nms_index_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component rpn_top2_nms_flag_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top2_nms_flag_RAM_AUTO_1R1W
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3
INFO-FLOW: Append model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5
INFO-FLOW: Append model rpn_conv_3x3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3
INFO-FLOW: Append model rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3
INFO-FLOW: Append model rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1
INFO-FLOW: Append model rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1
INFO-FLOW: Append model rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3
INFO-FLOW: Append model rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3
INFO-FLOW: Append model rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3
INFO-FLOW: Append model rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2
INFO-FLOW: Append model rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2
INFO-FLOW: Append model rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2
INFO-FLOW: Append model rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1
INFO-FLOW: Append model rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1
INFO-FLOW: Append model rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3
INFO-FLOW: Append model rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3
INFO-FLOW: Append model rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36
INFO-FLOW: Append model rpn_top2_Pipeline_13
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_319_38
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_340_39
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_358_41
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_383_43
INFO-FLOW: Append model rpn_top2_Pipeline_18
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_453_46
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_465_48
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_482_49
INFO-FLOW: Append model rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51
INFO-FLOW: Append model rpn_top2
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: rpn_top2_mac_muladd_9ns_5ns_5ns_14_4_1 rpn_top2_mac_muladd_9ns_8ns_5ns_17_4_1 rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_mul_7ns_7ns_13_1_1 rpn_top2_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1 rpn_top2_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1 rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_fadd_32ns_32ns_32_4_full_dsp_1 rpn_top2_fmul_32ns_32ns_32_3_max_dsp_1 rpn_top2_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1 rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_mul_64ns_64ns_128_1_1 rpn_top2_mul_6ns_7ns_12_1_1 rpn_top2_mac_muladd_7ns_6ns_6ns_13_4_1 rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1 rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_mac_muladd_9ns_8ns_4ns_17_4_1 rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_mac_muladd_7ns_8ns_6ns_15_4_1 rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_mac_muladd_2ns_8ns_5ns_10_4_1 rpn_top2_mac_muladd_2ns_5ns_5ns_7_4_1 rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_mac_muladd_2ns_8ns_4ns_10_4_1 rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_mac_muladd_4ns_8ns_5ns_12_4_1 rpn_top2_mac_muladd_4ns_5ns_5ns_9_4_1 rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_mac_muladd_4ns_8ns_4ns_12_4_1 rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_fsub_32ns_32ns_32_4_full_dsp_1 rpn_top2_sitofp_32ns_32_4_no_dsp_1 rpn_top2_mul_3ns_12ns_14_1_1 rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_fpext_32ns_64_2_no_dsp_1 rpn_top2_dcmp_64ns_64ns_1_2_no_dsp_1 rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_mul_32s_34ns_65_1_1 rpn_top2_mul_25s_12ns_32_1_1 rpn_top2_flow_control_loop_pipe_sequential_init rpn_top2_faddfsub_32ns_32ns_32_4_full_dsp_1 rpn_top2_fcmp_32ns_32ns_1_2_no_dsp_1 rpn_top2_fdiv_32ns_32ns_32_9_no_dsp_1 rpn_top2_fexp_32ns_32ns_32_8_full_dsp_1 rpn_top2_rpn_layer_in_fm_1_RAM_AUTO_1R1W rpn_top2_rpn_param_buf_1_RAM_AUTO_1R1W rpn_top2_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W rpn_top2_rpn_in_fm_buf_1_RAM_AUTO_1R1W rpn_top2_rpn_weight_buf_3x3_1_RAM_AUTO_1R1W rpn_top2_rpn_out_fm_buf_1_RAM_AUTO_1R1W rpn_top2_rpn_weight_buf_1x1_1_RAM_AUTO_1R1W rpn_top2_rpn_anchor3_cls_fm_RAM_AUTO_1R1W rpn_top2_rpn_anchor4_cls_fm_RAM_AUTO_1R1W rpn_top2_rpn_anchor3_reg_fm_RAM_AUTO_1R1W rpn_top2_rpn_anchor4_reg_fm_RAM_AUTO_1R1W rpn_top2_rpn_topk_index3_RAM_AUTO_1R1W rpn_top2_flag3_RAM_AUTO_1R1W rpn_top2_rois_0_RAM_AUTO_1R1W rpn_top2_area_RAM_AUTO_1R1W rpn_top2_nms_index_RAM_1WNR_AUTO_1R1W rpn_top2_nms_flag_RAM_AUTO_1R1W rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3 rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3 rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 rpn_top2_Pipeline_13 rpn_top2_Pipeline_VITIS_LOOP_319_38 rpn_top2_Pipeline_VITIS_LOOP_340_39 rpn_top2_Pipeline_VITIS_LOOP_358_41 rpn_top2_Pipeline_VITIS_LOOP_383_43 rpn_top2_Pipeline_18 rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 rpn_top2_Pipeline_VITIS_LOOP_453_46 rpn_top2_Pipeline_VITIS_LOOP_465_48 rpn_top2_Pipeline_VITIS_LOOP_482_49 rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 rpn_top2
INFO-FLOW: Generating /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model rpn_top2_mac_muladd_9ns_5ns_5ns_14_4_1
INFO-FLOW: To file: write model rpn_top2_mac_muladd_9ns_8ns_5ns_17_4_1
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_mul_7ns_7ns_13_1_1
INFO-FLOW: To file: write model rpn_top2_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
INFO-FLOW: To file: write model rpn_top2_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model rpn_top2_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model rpn_top2_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_mul_64ns_64ns_128_1_1
INFO-FLOW: To file: write model rpn_top2_mul_6ns_7ns_12_1_1
INFO-FLOW: To file: write model rpn_top2_mac_muladd_7ns_6ns_6ns_13_4_1
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_mac_muladd_9ns_8ns_4ns_17_4_1
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_mac_muladd_7ns_8ns_6ns_15_4_1
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_mac_muladd_2ns_8ns_5ns_10_4_1
INFO-FLOW: To file: write model rpn_top2_mac_muladd_2ns_5ns_5ns_7_4_1
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_mac_muladd_2ns_8ns_4ns_10_4_1
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_mac_muladd_4ns_8ns_5ns_12_4_1
INFO-FLOW: To file: write model rpn_top2_mac_muladd_4ns_5ns_5ns_9_4_1
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_mac_muladd_4ns_8ns_4ns_12_4_1
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model rpn_top2_sitofp_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model rpn_top2_mul_3ns_12ns_14_1_1
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model rpn_top2_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_mul_32s_34ns_65_1_1
INFO-FLOW: To file: write model rpn_top2_mul_25s_12ns_32_1_1
INFO-FLOW: To file: write model rpn_top2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top2_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model rpn_top2_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model rpn_top2_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model rpn_top2_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model rpn_top2_rpn_layer_in_fm_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top2_rpn_param_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top2_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top2_rpn_in_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top2_rpn_weight_buf_3x3_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top2_rpn_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top2_rpn_weight_buf_1x1_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top2_rpn_anchor3_cls_fm_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top2_rpn_anchor4_cls_fm_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top2_rpn_anchor3_reg_fm_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top2_rpn_anchor4_reg_fm_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top2_rpn_topk_index3_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top2_flag3_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top2_rois_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top2_area_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top2_nms_index_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top2_nms_flag_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3
INFO-FLOW: To file: write model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5
INFO-FLOW: To file: write model rpn_conv_3x3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3
INFO-FLOW: To file: write model rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3
INFO-FLOW: To file: write model rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3
INFO-FLOW: To file: write model rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3
INFO-FLOW: To file: write model rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3
INFO-FLOW: To file: write model rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2
INFO-FLOW: To file: write model rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2
INFO-FLOW: To file: write model rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2
INFO-FLOW: To file: write model rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1
INFO-FLOW: To file: write model rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1
INFO-FLOW: To file: write model rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3
INFO-FLOW: To file: write model rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3
INFO-FLOW: To file: write model rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36
INFO-FLOW: To file: write model rpn_top2_Pipeline_13
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_319_38
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_340_39
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_358_41
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_383_43
INFO-FLOW: To file: write model rpn_top2_Pipeline_18
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_453_46
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_465_48
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_482_49
INFO-FLOW: To file: write model rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51
INFO-FLOW: To file: write model rpn_top2
INFO-FLOW: Generating /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.32 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.46 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/vlog' tclDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db' modelList='rpn_top2_mac_muladd_9ns_5ns_5ns_14_4_1
rpn_top2_mac_muladd_9ns_8ns_5ns_17_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_mul_7ns_7ns_13_1_1
rpn_top2_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
rpn_top2_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_fadd_32ns_32ns_32_4_full_dsp_1
rpn_top2_fmul_32ns_32ns_32_3_max_dsp_1
rpn_top2_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_mul_64ns_64ns_128_1_1
rpn_top2_mul_6ns_7ns_12_1_1
rpn_top2_mac_muladd_7ns_6ns_6ns_13_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_mac_muladd_9ns_8ns_4ns_17_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_mac_muladd_7ns_8ns_6ns_15_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_mac_muladd_2ns_8ns_5ns_10_4_1
rpn_top2_mac_muladd_2ns_5ns_5ns_7_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_mac_muladd_2ns_8ns_4ns_10_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_mac_muladd_4ns_8ns_5ns_12_4_1
rpn_top2_mac_muladd_4ns_5ns_5ns_9_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_mac_muladd_4ns_8ns_4ns_12_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_fsub_32ns_32ns_32_4_full_dsp_1
rpn_top2_sitofp_32ns_32_4_no_dsp_1
rpn_top2_mul_3ns_12ns_14_1_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_fpext_32ns_64_2_no_dsp_1
rpn_top2_dcmp_64ns_64ns_1_2_no_dsp_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_mul_32s_34ns_65_1_1
rpn_top2_mul_25s_12ns_32_1_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_faddfsub_32ns_32ns_32_4_full_dsp_1
rpn_top2_fcmp_32ns_32ns_1_2_no_dsp_1
rpn_top2_fdiv_32ns_32ns_32_9_no_dsp_1
rpn_top2_fexp_32ns_32ns_32_8_full_dsp_1
rpn_top2_rpn_layer_in_fm_1_RAM_AUTO_1R1W
rpn_top2_rpn_param_buf_1_RAM_AUTO_1R1W
rpn_top2_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W
rpn_top2_rpn_in_fm_buf_1_RAM_AUTO_1R1W
rpn_top2_rpn_weight_buf_3x3_1_RAM_AUTO_1R1W
rpn_top2_rpn_out_fm_buf_1_RAM_AUTO_1R1W
rpn_top2_rpn_weight_buf_1x1_1_RAM_AUTO_1R1W
rpn_top2_rpn_anchor3_cls_fm_RAM_AUTO_1R1W
rpn_top2_rpn_anchor4_cls_fm_RAM_AUTO_1R1W
rpn_top2_rpn_anchor3_reg_fm_RAM_AUTO_1R1W
rpn_top2_rpn_anchor4_reg_fm_RAM_AUTO_1R1W
rpn_top2_rpn_topk_index3_RAM_AUTO_1R1W
rpn_top2_flag3_RAM_AUTO_1R1W
rpn_top2_rois_0_RAM_AUTO_1R1W
rpn_top2_area_RAM_AUTO_1R1W
rpn_top2_nms_index_RAM_1WNR_AUTO_1R1W
rpn_top2_nms_flag_RAM_AUTO_1R1W
rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3
rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5
rpn_conv_3x3
rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3
rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3
rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s
rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6
rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9
rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1
rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1
rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s
rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12
rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3
rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3
rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3
rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s
rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18
rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2
rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2
rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2
rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s
rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24
rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1
rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1
rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s
rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30
rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3
rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3
rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s
rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36
rpn_top2_Pipeline_13
rpn_top2_Pipeline_VITIS_LOOP_319_38
rpn_top2_Pipeline_VITIS_LOOP_340_39
rpn_top2_Pipeline_VITIS_LOOP_358_41
rpn_top2_Pipeline_VITIS_LOOP_383_43
rpn_top2_Pipeline_18
rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45
rpn_top2_Pipeline_VITIS_LOOP_453_46
rpn_top2_Pipeline_VITIS_LOOP_465_48
rpn_top2_Pipeline_VITIS_LOOP_482_49
rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51
rpn_top2
' expOnly='0'
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.46 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.26 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.11 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 2.28 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.15 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.2 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_13.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_319_38.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_340_39.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_358_41.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_383_43.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_18.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_453_46.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_465_48.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_482_49.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10.61 seconds. CPU system time: 1.39 seconds. Elapsed time: 18.83 seconds; current allocated memory: 2.545 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='rpn_top2_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='rpn_top2_mac_muladd_9ns_5ns_5ns_14_4_1
rpn_top2_mac_muladd_9ns_8ns_5ns_17_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_mul_7ns_7ns_13_1_1
rpn_top2_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
rpn_top2_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_fadd_32ns_32ns_32_4_full_dsp_1
rpn_top2_fmul_32ns_32ns_32_3_max_dsp_1
rpn_top2_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_mul_64ns_64ns_128_1_1
rpn_top2_mul_6ns_7ns_12_1_1
rpn_top2_mac_muladd_7ns_6ns_6ns_13_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_mac_muladd_9ns_8ns_4ns_17_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_mac_muladd_7ns_8ns_6ns_15_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_mac_muladd_2ns_8ns_5ns_10_4_1
rpn_top2_mac_muladd_2ns_5ns_5ns_7_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_mac_muladd_2ns_8ns_4ns_10_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_mac_muladd_4ns_8ns_5ns_12_4_1
rpn_top2_mac_muladd_4ns_5ns_5ns_9_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_mac_muladd_4ns_8ns_4ns_12_4_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_fsub_32ns_32ns_32_4_full_dsp_1
rpn_top2_sitofp_32ns_32_4_no_dsp_1
rpn_top2_mul_3ns_12ns_14_1_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_fpext_32ns_64_2_no_dsp_1
rpn_top2_dcmp_64ns_64ns_1_2_no_dsp_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_mul_32s_34ns_65_1_1
rpn_top2_mul_25s_12ns_32_1_1
rpn_top2_flow_control_loop_pipe_sequential_init
rpn_top2_faddfsub_32ns_32ns_32_4_full_dsp_1
rpn_top2_fcmp_32ns_32ns_1_2_no_dsp_1
rpn_top2_fdiv_32ns_32ns_32_9_no_dsp_1
rpn_top2_fexp_32ns_32ns_32_8_full_dsp_1
rpn_top2_rpn_layer_in_fm_1_RAM_AUTO_1R1W
rpn_top2_rpn_param_buf_1_RAM_AUTO_1R1W
rpn_top2_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W
rpn_top2_rpn_in_fm_buf_1_RAM_AUTO_1R1W
rpn_top2_rpn_weight_buf_3x3_1_RAM_AUTO_1R1W
rpn_top2_rpn_out_fm_buf_1_RAM_AUTO_1R1W
rpn_top2_rpn_weight_buf_1x1_1_RAM_AUTO_1R1W
rpn_top2_rpn_anchor3_cls_fm_RAM_AUTO_1R1W
rpn_top2_rpn_anchor4_cls_fm_RAM_AUTO_1R1W
rpn_top2_rpn_anchor3_reg_fm_RAM_AUTO_1R1W
rpn_top2_rpn_anchor4_reg_fm_RAM_AUTO_1R1W
rpn_top2_rpn_topk_index3_RAM_AUTO_1R1W
rpn_top2_flag3_RAM_AUTO_1R1W
rpn_top2_rois_0_RAM_AUTO_1R1W
rpn_top2_area_RAM_AUTO_1R1W
rpn_top2_nms_index_RAM_1WNR_AUTO_1R1W
rpn_top2_nms_flag_RAM_AUTO_1R1W
rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3
rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5
rpn_conv_3x3
rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3
rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3
rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s
rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6
rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9
rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1
rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1
rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s
rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12
rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3
rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3
rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3
rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s
rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18
rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2
rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2
rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2
rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s
rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24
rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1
rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1
rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s
rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30
rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3
rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3
rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s
rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36
rpn_top2_Pipeline_13
rpn_top2_Pipeline_VITIS_LOOP_319_38
rpn_top2_Pipeline_VITIS_LOOP_340_39
rpn_top2_Pipeline_VITIS_LOOP_358_41
rpn_top2_Pipeline_VITIS_LOOP_383_43
rpn_top2_Pipeline_18
rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45
rpn_top2_Pipeline_VITIS_LOOP_453_46
rpn_top2_Pipeline_VITIS_LOOP_465_48
rpn_top2_Pipeline_VITIS_LOOP_482_49
rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51
rpn_top2
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.rtl_wrap.cfg.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.compgen.dataonly.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_13.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_319_38.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_340_39.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_358_41.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_383_43.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_18.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_453_46.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_465_48.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_482_49.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.constraint.tcl 
Execute       sc_get_clocks rpn_top2 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top2_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top2_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top2_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top2_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top2_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top2_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top2_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top2_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top2_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top2_sitofp_32ns_32_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST rpn_top2 MODULE2INSTS {rpn_top2 rpn_top2 rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 grp_rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3_fu_369 rpn_top2_Pipeline_13 grp_rpn_top2_Pipeline_13_fu_377 rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s grp_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s_fu_383 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_fu_127 rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1 grp_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1_fu_138 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_fu_147 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_fu_157 rpn_conv_3x3 {grp_rpn_conv_3x3_fu_166 grp_rpn_conv_3x3_fu_138} rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 {grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117 grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_fu_177 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_fu_185 rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 grp_rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6_fu_405 rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 grp_rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9_fu_415 rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s grp_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s_fu_423 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_fu_101 rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1 grp_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1_fu_110 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1_fu_119 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_fu_129 rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_fu_149 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_fu_157 rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 grp_rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12_fu_445 rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 grp_rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15_fu_455 rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s_fu_463 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_fu_304 rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1 grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1_fu_313 rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1 grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1_fu_321 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_fu_331 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_fu_340 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_fu_416 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_fu_424 rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 grp_rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18_fu_485 rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 grp_rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21_fu_497 rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s_fu_505 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2_fu_304 rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1 grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1_fu_313 rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1 grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1_fu_321 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2_fu_331 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2_fu_340 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2_fu_416 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2_fu_424 rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 grp_rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24_fu_527 rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 grp_rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27_fu_539 rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s grp_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s_fu_547 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_fu_304 rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1 grp_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1_fu_313 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_fu_321 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_fu_331 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1_fu_340 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_fu_416 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_fu_424 rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 grp_rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30_fu_569 rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 grp_rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33_fu_581 rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s grp_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s_fu_589 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3_fu_304 rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1 grp_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1_fu_313 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1_fu_321 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3_fu_331 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3_fu_340 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3_fu_416 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3_fu_424 rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 grp_rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36_fu_611 rpn_top2_Pipeline_VITIS_LOOP_319_38 grp_rpn_top2_Pipeline_VITIS_LOOP_319_38_fu_623 rpn_top2_Pipeline_VITIS_LOOP_340_39 grp_rpn_top2_Pipeline_VITIS_LOOP_340_39_fu_631 rpn_top2_Pipeline_18 grp_rpn_top2_Pipeline_18_fu_676 rpn_top2_Pipeline_VITIS_LOOP_358_41 grp_rpn_top2_Pipeline_VITIS_LOOP_358_41_fu_681 rpn_top2_Pipeline_VITIS_LOOP_383_43 grp_rpn_top2_Pipeline_VITIS_LOOP_383_43_fu_700 rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 grp_rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45_fu_715 rpn_top2_Pipeline_VITIS_LOOP_453_46 grp_rpn_top2_Pipeline_VITIS_LOOP_453_46_fu_722 rpn_top2_Pipeline_VITIS_LOOP_482_49 grp_rpn_top2_Pipeline_VITIS_LOOP_482_49_fu_727 rpn_top2_Pipeline_VITIS_LOOP_465_48 grp_rpn_top2_Pipeline_VITIS_LOOP_465_48_fu_733 rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 grp_rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51_fu_756} INST2MODULE {rpn_top2 rpn_top2 grp_rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3_fu_369 rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 grp_rpn_top2_Pipeline_13_fu_377 rpn_top2_Pipeline_13 grp_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s_fu_383 rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_fu_127 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 grp_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1_fu_138 rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_fu_147 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_fu_157 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 grp_rpn_conv_3x3_fu_166 rpn_conv_3x3 grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_fu_177 rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_fu_185 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 grp_rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6_fu_405 rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 grp_rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9_fu_415 rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 grp_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s_fu_423 rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_fu_101 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 grp_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1_fu_110 rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1_fu_119 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_fu_129 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 grp_rpn_conv_3x3_fu_138 rpn_conv_3x3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_fu_149 rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_fu_157 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 grp_rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12_fu_445 rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 grp_rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15_fu_455 rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s_fu_463 rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_fu_304 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1_fu_313 rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1 grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1_fu_321 rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_fu_331 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_fu_340 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_fu_416 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_fu_424 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 grp_rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18_fu_485 rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 grp_rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21_fu_497 rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s_fu_505 rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2_fu_304 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1_fu_313 rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1 grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1_fu_321 rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2_fu_331 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2_fu_340 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2_fu_416 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2_fu_424 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 grp_rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24_fu_527 rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 grp_rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27_fu_539 rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 grp_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s_fu_547 rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_fu_304 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 grp_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1_fu_313 rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_fu_321 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_fu_331 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1_fu_340 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_fu_416 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_fu_424 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 grp_rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30_fu_569 rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 grp_rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33_fu_581 rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 grp_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s_fu_589 rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3_fu_304 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3 grp_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1_fu_313 rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1_fu_321 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3_fu_331 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3_fu_340 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3_fu_416 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3_fu_424 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3 grp_rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36_fu_611 rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 grp_rpn_top2_Pipeline_VITIS_LOOP_319_38_fu_623 rpn_top2_Pipeline_VITIS_LOOP_319_38 grp_rpn_top2_Pipeline_VITIS_LOOP_340_39_fu_631 rpn_top2_Pipeline_VITIS_LOOP_340_39 grp_rpn_top2_Pipeline_18_fu_676 rpn_top2_Pipeline_18 grp_rpn_top2_Pipeline_VITIS_LOOP_358_41_fu_681 rpn_top2_Pipeline_VITIS_LOOP_358_41 grp_rpn_top2_Pipeline_VITIS_LOOP_383_43_fu_700 rpn_top2_Pipeline_VITIS_LOOP_383_43 grp_rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45_fu_715 rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 grp_rpn_top2_Pipeline_VITIS_LOOP_453_46_fu_722 rpn_top2_Pipeline_VITIS_LOOP_453_46 grp_rpn_top2_Pipeline_VITIS_LOOP_482_49_fu_727 rpn_top2_Pipeline_VITIS_LOOP_482_49 grp_rpn_top2_Pipeline_VITIS_LOOP_465_48_fu_733 rpn_top2_Pipeline_VITIS_LOOP_465_48 grp_rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51_fu_756 rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51} INSTDATA {rpn_top2 {DEPTH 1 CHILDREN {grp_rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3_fu_369 grp_rpn_top2_Pipeline_13_fu_377 grp_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s_fu_383 grp_rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6_fu_405 grp_rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9_fu_415 grp_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s_fu_423 grp_rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12_fu_445 grp_rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15_fu_455 grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s_fu_463 grp_rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18_fu_485 grp_rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21_fu_497 grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s_fu_505 grp_rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24_fu_527 grp_rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27_fu_539 grp_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s_fu_547 grp_rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30_fu_569 grp_rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33_fu_581 grp_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s_fu_589 grp_rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36_fu_611 grp_rpn_top2_Pipeline_VITIS_LOOP_319_38_fu_623 grp_rpn_top2_Pipeline_VITIS_LOOP_340_39_fu_631 grp_rpn_top2_Pipeline_18_fu_676 grp_rpn_top2_Pipeline_VITIS_LOOP_358_41_fu_681 grp_rpn_top2_Pipeline_VITIS_LOOP_383_43_fu_700 grp_rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45_fu_715 grp_rpn_top2_Pipeline_VITIS_LOOP_453_46_fu_722 grp_rpn_top2_Pipeline_VITIS_LOOP_482_49_fu_727 grp_rpn_top2_Pipeline_VITIS_LOOP_465_48_fu_733 grp_rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51_fu_756}} grp_rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3_fu_369 {DEPTH 2 CHILDREN {}} grp_rpn_top2_Pipeline_13_fu_377 {DEPTH 2 CHILDREN {}} grp_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s_fu_383 {DEPTH 2 CHILDREN {grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_fu_127 grp_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1_fu_138 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_fu_147 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_fu_157 grp_rpn_conv_3x3_fu_166 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_fu_177 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_fu_185}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_fu_127 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1_fu_138 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_fu_147 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_fu_157 {DEPTH 3 CHILDREN {}} grp_rpn_conv_3x3_fu_166 {DEPTH 3 CHILDREN grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117} grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117 {DEPTH 4 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_fu_177 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_fu_185 {DEPTH 3 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6_fu_405 {DEPTH 2 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9_fu_415 {DEPTH 2 CHILDREN {}} grp_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s_fu_423 {DEPTH 2 CHILDREN {grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_fu_101 grp_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1_fu_110 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1_fu_119 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_fu_129 grp_rpn_conv_3x3_fu_138 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_fu_149 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_fu_157}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_fu_101 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1_fu_110 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1_fu_119 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_fu_129 {DEPTH 3 CHILDREN {}} grp_rpn_conv_3x3_fu_138 {DEPTH 3 CHILDREN grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_fu_149 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_fu_157 {DEPTH 3 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12_fu_445 {DEPTH 2 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15_fu_455 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s_fu_463 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_fu_304 grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1_fu_313 grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1_fu_321 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_fu_331 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_fu_340 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_fu_416 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_fu_424}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_fu_304 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1_fu_313 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1_fu_321 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_fu_331 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_fu_340 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_fu_416 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_fu_424 {DEPTH 3 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18_fu_485 {DEPTH 2 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21_fu_497 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s_fu_505 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2_fu_304 grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1_fu_313 grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1_fu_321 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2_fu_331 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2_fu_340 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2_fu_416 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2_fu_424}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2_fu_304 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1_fu_313 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1_fu_321 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2_fu_331 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2_fu_340 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2_fu_416 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2_fu_424 {DEPTH 3 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24_fu_527 {DEPTH 2 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27_fu_539 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s_fu_547 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_fu_304 grp_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1_fu_313 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_fu_321 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_fu_331 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1_fu_340 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_fu_416 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_fu_424}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_fu_304 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1_fu_313 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_fu_321 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_fu_331 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1_fu_340 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_fu_416 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_fu_424 {DEPTH 3 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30_fu_569 {DEPTH 2 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33_fu_581 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s_fu_589 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3_fu_304 grp_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1_fu_313 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1_fu_321 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3_fu_331 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3_fu_340 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3_fu_416 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3_fu_424}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3_fu_304 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1_fu_313 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1_fu_321 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3_fu_331 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3_fu_340 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3_fu_416 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3_fu_424 {DEPTH 3 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36_fu_611 {DEPTH 2 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_319_38_fu_623 {DEPTH 2 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_340_39_fu_631 {DEPTH 2 CHILDREN {}} grp_rpn_top2_Pipeline_18_fu_676 {DEPTH 2 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_358_41_fu_681 {DEPTH 2 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_383_43_fu_700 {DEPTH 2 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45_fu_715 {DEPTH 2 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_453_46_fu_722 {DEPTH 2 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_482_49_fu_727 {DEPTH 2 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_465_48_fu_733 {DEPTH 2 CHILDREN {}} grp_rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51_fu_756 {DEPTH 2 CHILDREN {}}} MODULEDATA {rpn_top2_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_1_fu_166_p2 SOURCE ./rpn_top2.cpp:70 VARIABLE add_ln70_1 LOOP VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_178_p2 SOURCE ./rpn_top2.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_5ns_17_4_1_U2 SOURCE ./rpn_top2.cpp:76 VARIABLE mul_ln76 LOOP VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_5ns_5ns_14_4_1_U1 SOURCE ./rpn_top2.cpp:76 VARIABLE mul_ln76_1 LOOP VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_264_p2 SOURCE ./rpn_top2.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_5ns_17_4_1_U2 SOURCE ./rpn_top2.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_378_p2 SOURCE ./rpn_top2.cpp:76 VARIABLE add_ln76_1 LOOP VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_5ns_5ns_14_4_1_U1 SOURCE ./rpn_top2.cpp:76 VARIABLE add_ln76_2 LOOP VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_295_p2 SOURCE ./rpn_top2.cpp:74 VARIABLE add_ln74 LOOP VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_1_fu_202_p2 SOURCE ./rpn_top2.cpp:72 VARIABLE add_ln72_1 LOOP VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_256_p2 SOURCE ./rpn_util.h:88 VARIABLE empty LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_2_fu_184_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_196_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U7 SOURCE ./rpn_util.h:95 VARIABLE mul_ln95 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U8 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U8 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_316_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U9 SOURCE ./rpn_util.h:95 VARIABLE add_ln95 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U9 SOURCE ./rpn_util.h:88 VARIABLE mul_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_365_p2 SOURCE ./rpn_util.h:88 VARIABLE p_mid1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U8 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U9 SOURCE ./rpn_util.h:95 VARIABLE add_ln95_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_442_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_452_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_379_p2 SOURCE ./rpn_util.h:90 VARIABLE add_ln90 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_2_fu_220_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_2_fu_166_p2 SOURCE ./rpn_util.h:150 VARIABLE add_ln150_2 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_184_p2 SOURCE ./rpn_util.h:150 VARIABLE add_ln150 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_fu_228_p2 SOURCE ./rpn_util.h:156 VARIABLE sub_ln156 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_1_fu_242_p2 SOURCE ./rpn_util.h:150 VARIABLE add_ln150_1 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_1_fu_274_p2 SOURCE ./rpn_util.h:156 VARIABLE sub_ln156_1 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_302_p2 SOURCE ./rpn_util.h:152 VARIABLE add_ln152 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_338_p2 SOURCE ./rpn_util.h:156 VARIABLE add_ln156 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_1_fu_366_p2 SOURCE ./rpn_util.h:156 VARIABLE add_ln156_1 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_409_p2 SOURCE ./rpn_util.h:154 VARIABLE add_ln154 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_5_fu_415_p2 SOURCE ./rpn_util.h:152 VARIABLE add_ln152_5 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_245_p2 SOURCE ./rpn_conv_3x3.cpp:29 VARIABLE add_ln29_1 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_263_p2 SOURCE ./rpn_conv_3x3.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U24 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE mul_ln36 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_1_fu_326_p2 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE sub_ln36_1 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_358_p2 SOURCE ./rpn_conv_3x3.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_fu_387_p2 SOURCE ./rpn_conv_3x3.cpp:32 VARIABLE sub_ln32 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_396_p2 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_2_fu_418_p2 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE sub_ln36_2 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U25 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE add_ln36_1 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U25 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE mul_ln36_1 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U25 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE add_ln36_2 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U23 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE mul LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U22 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE add LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_451_p2 SOURCE ./rpn_conv_3x3.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_1_fu_481_p2 SOURCE ./rpn_conv_3x3.cpp:32 VARIABLE add_ln32_1 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_conv_3x3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U40 SOURCE ./rpn_conv_3x3.cpp:26 VARIABLE mul_ln26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_1_fu_201_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_1 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_449_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_2_fu_219_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_2 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_3_fu_225_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_3 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_4_fu_231_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_4 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_5_fu_265_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_5 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_6_fu_285_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_6 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_468_p2 SOURCE ./rpn_conv_3x3.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_1_fu_398_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21_1 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_508_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE empty LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_64ns_128_1_1_U39 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE mul_ln21 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_323_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_2_fu_413_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21_2 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_3_fu_419_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21_3 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_4_fu_425_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21_4 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 22 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_1_fu_160_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184_1 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_172_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U48 SOURCE ./rpn_util.h:191 VARIABLE mul_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_255_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U48 SOURCE ./rpn_util.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_286_p2 SOURCE ./rpn_util.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_2_fu_196_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186_2 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_256_23_40_256_23_40_1_0_1_Pipeline_VITIS_LOOP_46_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_92_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_167_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_179_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U58 SOURCE ./rpn_util.h:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_262_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U58 SOURCE ./rpn_util.h:64 VARIABLE add_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_293_p2 SOURCE ./rpn_util.h:62 VARIABLE add_ln62 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_1_fu_203_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60_1 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_4_fu_175_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_4 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_187_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U61 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U62 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_3 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U62 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216_1 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_273_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U62 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_1 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_2_fu_395_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_2 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U61 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_3 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_368_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_6_fu_408_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_6 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_304_p2 SOURCE ./rpn_util.h:214 VARIABLE add_ln214 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_2_fu_211_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212_2 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_256_23_40_256_23_40_1_0_1_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_fu_244_p2 SOURCE ./rpn_util.h:299 VARIABLE add_ln299 LOOP VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln301_fu_253_p2 SOURCE ./rpn_util.h:301 VARIABLE add_ln301 LOOP VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln306_fu_337_p2 SOURCE ./rpn_util.h:306 VARIABLE add_ln306 LOOP VITIS_LOOP_306_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln316_fu_380_p2 SOURCE ./rpn_util.h:316 VARIABLE add_ln316 LOOP VITIS_LOOP_316_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_79_fu_390_p2 SOURCE ./rpn_util.h:316 VARIABLE empty_79 LOOP VITIS_LOOP_316_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln304_fu_356_p2 SOURCE ./rpn_util.h:304 VARIABLE add_ln304 LOOP VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_1_fu_185_p2 SOURCE ./rpn_top2.cpp:88 VARIABLE add_ln88_1 LOOP VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_197_p2 SOURCE ./rpn_top2.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_5ns_17_4_1_U79 SOURCE ./rpn_top2.cpp:95 VARIABLE mul_ln95 LOOP VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_5ns_5ns_14_4_1_U80 SOURCE ./rpn_top2.cpp:94 VARIABLE mul_ln94 LOOP VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_284_p2 SOURCE ./rpn_top2.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_5ns_17_4_1_U79 SOURCE ./rpn_top2.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_1_fu_357_p2 SOURCE ./rpn_top2.cpp:95 VARIABLE add_ln95_1 LOOP VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_5ns_5ns_14_4_1_U80 SOURCE ./rpn_top2.cpp:94 VARIABLE add_ln94 LOOP VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_319_p2 SOURCE ./rpn_top2.cpp:92 VARIABLE add_ln92 LOOP VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_1_fu_225_p2 SOURCE ./rpn_top2.cpp:90 VARIABLE add_ln90_1 LOOP VITIS_LOOP_88_4_VITIS_LOOP_90_5_VITIS_LOOP_92_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_1_fu_166_p2 SOURCE ./rpn_top2.cpp:105 VARIABLE add_ln105_1 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_178_p2 SOURCE ./rpn_top2.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_4ns_17_4_1_U84 SOURCE ./rpn_top2.cpp:111 VARIABLE mul_ln111 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln111_fu_266_p2 SOURCE ./rpn_top2.cpp:111 VARIABLE sub_ln111 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_293_p2 SOURCE ./rpn_top2.cpp:107 VARIABLE add_ln107 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_4ns_17_4_1_U84 SOURCE ./rpn_top2.cpp:111 VARIABLE add_ln111 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_1_fu_417_p2 SOURCE ./rpn_top2.cpp:111 VARIABLE add_ln111_1 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_2_fu_328_p2 SOURCE ./rpn_top2.cpp:111 VARIABLE add_ln111_2 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_379_p2 SOURCE ./rpn_top2.cpp:109 VARIABLE add_ln109 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_1_fu_202_p2 SOURCE ./rpn_top2.cpp:107 VARIABLE add_ln107_1 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_230_p2 SOURCE ./rpn_util.h:88 VARIABLE empty LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_1_fu_158_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_170_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U88 SOURCE ./rpn_util.h:95 VARIABLE mul_ln95 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U89 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U89 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_285_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U90 SOURCE ./rpn_util.h:95 VARIABLE add_ln95 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U90 SOURCE ./rpn_util.h:88 VARIABLE mul_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_326_p2 SOURCE ./rpn_util.h:88 VARIABLE p_mid1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U89 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U90 SOURCE ./rpn_util.h:95 VARIABLE add_ln95_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_398_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_340_p2 SOURCE ./rpn_util.h:90 VARIABLE add_ln90 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_2_fu_194_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_1_fu_166_p2 SOURCE ./rpn_util.h:150 VARIABLE add_ln150_1 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_184_p2 SOURCE ./rpn_util.h:150 VARIABLE add_ln150 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_fu_228_p2 SOURCE ./rpn_util.h:156 VARIABLE sub_ln156 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_2_fu_242_p2 SOURCE ./rpn_util.h:150 VARIABLE add_ln150_2 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_1_fu_274_p2 SOURCE ./rpn_util.h:156 VARIABLE sub_ln156_1 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_302_p2 SOURCE ./rpn_util.h:152 VARIABLE add_ln152 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_338_p2 SOURCE ./rpn_util.h:156 VARIABLE add_ln156 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_1_fu_366_p2 SOURCE ./rpn_util.h:156 VARIABLE add_ln156_1 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_409_p2 SOURCE ./rpn_util.h:154 VARIABLE add_ln154 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_5_fu_415_p2 SOURCE ./rpn_util.h:152 VARIABLE add_ln152_5 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_1_fu_160_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184_1 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_172_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U99 SOURCE ./rpn_util.h:191 VARIABLE mul_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_255_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U99 SOURCE ./rpn_util.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_286_p2 SOURCE ./rpn_util.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_2_fu_196_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186_2 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_256_12_20_256_12_20_1_0_1_Pipeline_VITIS_LOOP_46_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_92_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_167_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_179_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U108 SOURCE ./rpn_util.h:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_262_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U108 SOURCE ./rpn_util.h:64 VARIABLE add_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_293_p2 SOURCE ./rpn_util.h:62 VARIABLE add_ln62 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_1_fu_203_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60_1 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_3_fu_169_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_3 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_181_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U111 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U112 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_4 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U112 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216_1 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_267_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U112 SOURCE ./rpn_util.h:216 VARIABLE add_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_1_fu_381_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_1 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U111 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_2 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_298_p2 SOURCE ./rpn_util.h:214 VARIABLE add_ln214 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_2_fu_205_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212_2 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_256_12_20_256_12_20_1_0_1_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln304_fu_180_p2 SOURCE ./rpn_util.h:304 VARIABLE add_ln304 LOOP VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln306_fu_204_p2 SOURCE ./rpn_util.h:306 VARIABLE add_ln306 LOOP VITIS_LOOP_306_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln316_fu_233_p2 SOURCE ./rpn_util.h:316 VARIABLE add_ln316 LOOP VITIS_LOOP_316_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_81_fu_243_p2 SOURCE ./rpn_util.h:316 VARIABLE empty_81 LOOP VITIS_LOOP_316_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_185_p2 SOURCE ./rpn_top2.cpp:125 VARIABLE add_ln125_1 LOOP VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_197_p2 SOURCE ./rpn_top2.cpp:125 VARIABLE add_ln125 LOOP VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_4ns_17_4_1_U127 SOURCE ./rpn_top2.cpp:132 VARIABLE mul_ln132 LOOP VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln131_fu_349_p2 SOURCE ./rpn_top2.cpp:131 VARIABLE sub_ln131 LOOP VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_280_p2 SOURCE ./rpn_top2.cpp:127 VARIABLE add_ln127 LOOP VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_4ns_17_4_1_U127 SOURCE ./rpn_top2.cpp:132 VARIABLE add_ln132 LOOP VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_1_fu_384_p2 SOURCE ./rpn_top2.cpp:132 VARIABLE add_ln132_1 LOOP VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_390_p2 SOURCE ./rpn_top2.cpp:131 VARIABLE add_ln131 LOOP VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_311_p2 SOURCE ./rpn_top2.cpp:129 VARIABLE add_ln129 LOOP VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_1_fu_221_p2 SOURCE ./rpn_top2.cpp:127 VARIABLE add_ln127_1 LOOP VITIS_LOOP_125_10_VITIS_LOOP_127_11_VITIS_LOOP_129_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_1_fu_166_p2 SOURCE ./rpn_top2.cpp:146 VARIABLE add_ln146_1 LOOP VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_178_p2 SOURCE ./rpn_top2.cpp:146 VARIABLE add_ln146 LOOP VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_5ns_17_4_1_U132 SOURCE ./rpn_top2.cpp:152 VARIABLE mul_ln152 LOOP VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_5ns_5ns_14_4_1_U131 SOURCE ./rpn_top2.cpp:152 VARIABLE mul_ln152_1 LOOP VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_264_p2 SOURCE ./rpn_top2.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_5ns_17_4_1_U132 SOURCE ./rpn_top2.cpp:152 VARIABLE add_ln152 LOOP VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_1_fu_378_p2 SOURCE ./rpn_top2.cpp:152 VARIABLE add_ln152_1 LOOP VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_5ns_5ns_14_4_1_U131 SOURCE ./rpn_top2.cpp:152 VARIABLE add_ln152_2 LOOP VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_295_p2 SOURCE ./rpn_top2.cpp:150 VARIABLE add_ln150 LOOP VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_1_fu_202_p2 SOURCE ./rpn_top2.cpp:148 VARIABLE add_ln148_1 LOOP VITIS_LOOP_146_13_VITIS_LOOP_148_14_VITIS_LOOP_150_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_6_fu_166_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_6 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_178_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U135 SOURCE ./rpn_util.h:101 VARIABLE mul_ln101 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U136 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_5 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U136 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_270_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U137 SOURCE ./rpn_util.h:101 VARIABLE add_ln101 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U137 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112_4 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U136 SOURCE ./rpn_util.h:112 VARIABLE add_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_8_fu_342_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_8 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U137 SOURCE ./rpn_util.h:101 VARIABLE add_ln101_1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_301_p2 SOURCE ./rpn_util.h:90 VARIABLE add_ln90 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_4_fu_202_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88_4 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_171_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_102_p2 SOURCE ./rpn_util.h:171 VARIABLE add_ln171 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_112_p2 SOURCE ./rpn_util.h:173 VARIABLE add_ln173 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_1_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U149 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_63_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_63 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_3_fu_160_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184_3 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_172_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U218 SOURCE ./rpn_util.h:191 VARIABLE mul_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_255_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U218 SOURCE ./rpn_util.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_286_p2 SOURCE ./rpn_util.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_4_fu_196_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186_4 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_80_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_3_fu_150_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58_3 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_162_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U225 SOURCE ./rpn_util.h:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_245_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U225 SOURCE ./rpn_util.h:64 VARIABLE add_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_276_p2 SOURCE ./rpn_util.h:62 VARIABLE add_ln62 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_3_fu_186_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60_3 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_7_fu_159_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_7 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_171_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U229 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U228 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216_3 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_257_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U229 SOURCE ./rpn_util.h:216 VARIABLE add_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_11_fu_371_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_11 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U228 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_12 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_288_p2 SOURCE ./rpn_util.h:214 VARIABLE add_ln214 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_4_fu_195_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212_4 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_23_40_3_23_40_1_0_1_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_446_p2 SOURCE ./rpn_util.h:249 VARIABLE add_ln249 LOOP VITIS_LOOP_249_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_1_fu_470_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259_1 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_482_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_375_p2 SOURCE ./rpn_top2.cpp:164 VARIABLE empty LOOP VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_75_fu_397_p2 SOURCE ./rpn_top2.cpp:166 VARIABLE empty_75 LOOP VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_1_fu_237_p2 SOURCE ./rpn_top2.cpp:164 VARIABLE add_ln164_1 LOOP VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_332_p2 SOURCE ./rpn_top2.cpp:164 VARIABLE add_ln164 LOOP VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1109_fu_431_p2 SOURCE ./rpn_top2.cpp:164 VARIABLE p_mid1109 LOOP VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_fu_444_p2 SOURCE ./rpn_top2.cpp:166 VARIABLE add_ln166 LOOP VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1_fu_473_p2 SOURCE ./rpn_top2.cpp:166 VARIABLE p_mid1 LOOP VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_8ns_5ns_10_4_1_U249 SOURCE ./rpn_top2.cpp:172 VARIABLE mul_ln172 LOOP VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_8ns_5ns_10_4_1_U249 SOURCE ./rpn_top2.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_1_fu_512_p2 SOURCE ./rpn_top2.cpp:172 VARIABLE add_ln172_1 LOOP VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_5ns_5ns_7_4_1_U250 SOURCE ./rpn_top2.cpp:170 VARIABLE mul_ln170 LOOP VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_5ns_5ns_7_4_1_U250 SOURCE ./rpn_top2.cpp:170 VARIABLE add_ln170 LOOP VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_576_p2 SOURCE ./rpn_top2.cpp:171 VARIABLE add_ln171 LOOP VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_291_p2 SOURCE ./rpn_top2.cpp:168 VARIABLE add_ln168 LOOP VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_1_fu_297_p2 SOURCE ./rpn_top2.cpp:166 VARIABLE add_ln166_1 LOOP VITIS_LOOP_164_16_VITIS_LOOP_166_17_VITIS_LOOP_168_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_1_fu_166_p2 SOURCE ./rpn_top2.cpp:186 VARIABLE add_ln186_1 LOOP VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_178_p2 SOURCE ./rpn_top2.cpp:186 VARIABLE add_ln186 LOOP VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_4ns_17_4_1_U257 SOURCE ./rpn_top2.cpp:192 VARIABLE mul_ln192 LOOP VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln192_fu_266_p2 SOURCE ./rpn_top2.cpp:192 VARIABLE sub_ln192 LOOP VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_293_p2 SOURCE ./rpn_top2.cpp:188 VARIABLE add_ln188 LOOP VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_4ns_17_4_1_U257 SOURCE ./rpn_top2.cpp:192 VARIABLE add_ln192 LOOP VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_1_fu_417_p2 SOURCE ./rpn_top2.cpp:192 VARIABLE add_ln192_1 LOOP VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_2_fu_328_p2 SOURCE ./rpn_top2.cpp:192 VARIABLE add_ln192_2 LOOP VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_379_p2 SOURCE ./rpn_top2.cpp:190 VARIABLE add_ln190 LOOP VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_1_fu_202_p2 SOURCE ./rpn_top2.cpp:188 VARIABLE add_ln188_1 LOOP VITIS_LOOP_186_19_VITIS_LOOP_188_20_VITIS_LOOP_190_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_5_fu_163_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_5 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_175_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U260 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U261 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_6 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U261 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112_1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_267_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U262 SOURCE ./rpn_util.h:112 VARIABLE add_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U262 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U261 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_8 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_9_fu_339_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_9 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U262 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_10 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_298_p2 SOURCE ./rpn_util.h:90 VARIABLE add_ln90 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_4_fu_199_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88_4 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_171_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_102_p2 SOURCE ./rpn_util.h:171 VARIABLE add_ln171 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_112_p2 SOURCE ./rpn_util.h:173 VARIABLE add_ln173 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_2_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_2 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U274 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_189_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_189 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_3_fu_160_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184_3 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_172_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U343 SOURCE ./rpn_util.h:191 VARIABLE mul_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_255_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U343 SOURCE ./rpn_util.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_286_p2 SOURCE ./rpn_util.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_4_fu_196_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186_4 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_80_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_3_fu_150_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58_3 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_162_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U350 SOURCE ./rpn_util.h:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_245_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U350 SOURCE ./rpn_util.h:64 VARIABLE add_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_276_p2 SOURCE ./rpn_util.h:62 VARIABLE add_ln62 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_3_fu_186_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60_3 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_6_fu_159_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_6 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_171_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U354 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U353 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216_3 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_257_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U354 SOURCE ./rpn_util.h:216 VARIABLE add_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_11_fu_371_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_11 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U353 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_12 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_288_p2 SOURCE ./rpn_util.h:214 VARIABLE add_ln214 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_4_fu_195_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212_4 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_12_20_3_12_20_1_0_1_1_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_446_p2 SOURCE ./rpn_util.h:249 VARIABLE add_ln249 LOOP VITIS_LOOP_249_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_3_fu_470_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259_3 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_482_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_370_p2 SOURCE ./rpn_top2.cpp:204 VARIABLE empty LOOP VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_74_fu_392_p2 SOURCE ./rpn_top2.cpp:206 VARIABLE empty_74 LOOP VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_1_fu_235_p2 SOURCE ./rpn_top2.cpp:204 VARIABLE add_ln204_1 LOOP VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_fu_327_p2 SOURCE ./rpn_top2.cpp:204 VARIABLE add_ln204 LOOP VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1167_fu_426_p2 SOURCE ./rpn_top2.cpp:204 VARIABLE p_mid1167 LOOP VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_fu_439_p2 SOURCE ./rpn_top2.cpp:206 VARIABLE add_ln206 LOOP VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1155_fu_472_p2 SOURCE ./rpn_top2.cpp:206 VARIABLE p_mid1155 LOOP VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_8ns_4ns_10_4_1_U373 SOURCE ./rpn_top2.cpp:212 VARIABLE mul_ln212 LOOP VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_8ns_4ns_10_4_1_U373 SOURCE ./rpn_top2.cpp:212 VARIABLE add_ln212 LOOP VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_1_fu_511_p2 SOURCE ./rpn_top2.cpp:212 VARIABLE add_ln212_1 LOOP VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln210_fu_563_p2 SOURCE ./rpn_top2.cpp:210 VARIABLE sub_ln210 LOOP VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_573_p2 SOURCE ./rpn_top2.cpp:210 VARIABLE add_ln210 LOOP VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_fu_645_p2 SOURCE ./rpn_top2.cpp:211 VARIABLE add_ln211 LOOP VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_fu_289_p2 SOURCE ./rpn_top2.cpp:208 VARIABLE add_ln208 LOOP VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_1_fu_295_p2 SOURCE ./rpn_top2.cpp:206 VARIABLE add_ln206_1 LOOP VITIS_LOOP_204_22_VITIS_LOOP_206_23_VITIS_LOOP_208_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_1_fu_166_p2 SOURCE ./rpn_top2.cpp:230 VARIABLE add_ln230_1 LOOP VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_fu_178_p2 SOURCE ./rpn_top2.cpp:230 VARIABLE add_ln230 LOOP VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_5ns_17_4_1_U380 SOURCE ./rpn_top2.cpp:236 VARIABLE mul_ln236 LOOP VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_5ns_5ns_14_4_1_U379 SOURCE ./rpn_top2.cpp:236 VARIABLE mul_ln236_1 LOOP VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_fu_264_p2 SOURCE ./rpn_top2.cpp:232 VARIABLE add_ln232 LOOP VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_5ns_17_4_1_U380 SOURCE ./rpn_top2.cpp:236 VARIABLE add_ln236 LOOP VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_1_fu_378_p2 SOURCE ./rpn_top2.cpp:236 VARIABLE add_ln236_1 LOOP VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_5ns_5ns_14_4_1_U379 SOURCE ./rpn_top2.cpp:236 VARIABLE add_ln236_2 LOOP VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_fu_295_p2 SOURCE ./rpn_top2.cpp:234 VARIABLE add_ln234 LOOP VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_1_fu_202_p2 SOURCE ./rpn_top2.cpp:232 VARIABLE add_ln232_1 LOOP VITIS_LOOP_230_25_VITIS_LOOP_232_26_VITIS_LOOP_234_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_8_fu_166_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_8 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_178_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U383 SOURCE ./rpn_util.h:101 VARIABLE mul_ln101 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U384 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_7 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U384 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_270_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U385 SOURCE ./rpn_util.h:101 VARIABLE add_ln101 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U385 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112_3 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U384 SOURCE ./rpn_util.h:112 VARIABLE add_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_9_fu_342_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_9 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U385 SOURCE ./rpn_util.h:101 VARIABLE add_ln101_1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_301_p2 SOURCE ./rpn_util.h:90 VARIABLE add_ln90 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_5_fu_202_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88_5 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_102_p2 SOURCE ./rpn_util.h:171 VARIABLE add_ln171 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_112_p2 SOURCE ./rpn_util.h:173 VARIABLE add_ln173 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_2_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_2 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U397 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_189_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_189 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_4_fu_160_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184_4 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_172_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U466 SOURCE ./rpn_util.h:191 VARIABLE mul_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_255_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U466 SOURCE ./rpn_util.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_286_p2 SOURCE ./rpn_util.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_5_fu_196_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186_5 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_Pipeline_VITIS_LOOP_46_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_80_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_4_fu_150_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58_4 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_162_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U473 SOURCE ./rpn_util.h:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_245_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U473 SOURCE ./rpn_util.h:64 VARIABLE add_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_276_p2 SOURCE ./rpn_util.h:62 VARIABLE add_ln62 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_4_fu_186_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60_4 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_7_fu_159_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_7 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_171_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U477 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U476 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216_4 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_257_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U477 SOURCE ./rpn_util.h:216 VARIABLE add_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_15_fu_371_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_15 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U476 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_16 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_288_p2 SOURCE ./rpn_util.h:214 VARIABLE add_ln214 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_5_fu_195_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212_5 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_23_40_12_23_40_1_0_1_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_446_p2 SOURCE ./rpn_util.h:249 VARIABLE add_ln249 LOOP VITIS_LOOP_249_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_2_fu_470_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259_2 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_482_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_371_p2 SOURCE ./rpn_top2.cpp:248 VARIABLE empty LOOP VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_71_fu_401_p2 SOURCE {} VARIABLE empty_71 LOOP VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln248_1_fu_229_p2 SOURCE ./rpn_top2.cpp:248 VARIABLE add_ln248_1 LOOP VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln248_fu_328_p2 SOURCE ./rpn_top2.cpp:248 VARIABLE add_ln248 LOOP VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1225_fu_435_p2 SOURCE ./rpn_top2.cpp:248 VARIABLE p_mid1225 LOOP VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_fu_448_p2 SOURCE ./rpn_top2.cpp:250 VARIABLE add_ln250 LOOP VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1213_fu_485_p2 SOURCE ./rpn_top2.cpp:250 VARIABLE p_mid1213 LOOP VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_5ns_12_4_1_U493 SOURCE ./rpn_top2.cpp:256 VARIABLE mul_ln256 LOOP VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_5ns_12_4_1_U493 SOURCE ./rpn_top2.cpp:256 VARIABLE add_ln256 LOOP VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_1_fu_524_p2 SOURCE ./rpn_top2.cpp:256 VARIABLE add_ln256_1 LOOP VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_9_4_1_U494 SOURCE ./rpn_top2.cpp:254 VARIABLE mul_ln254 LOOP VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_9_4_1_U494 SOURCE ./rpn_top2.cpp:254 VARIABLE add_ln254 LOOP VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_73_fu_588_p2 SOURCE ./rpn_top2.cpp:248 VARIABLE empty_73 LOOP VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_fu_287_p2 SOURCE ./rpn_top2.cpp:252 VARIABLE add_ln252 LOOP VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_1_fu_293_p2 SOURCE ./rpn_top2.cpp:250 VARIABLE add_ln250_1 LOOP VITIS_LOOP_248_28_VITIS_LOOP_250_29_VITIS_LOOP_252_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln269_1_fu_166_p2 SOURCE ./rpn_top2.cpp:269 VARIABLE add_ln269_1 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln269_fu_178_p2 SOURCE ./rpn_top2.cpp:269 VARIABLE add_ln269 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_4ns_17_4_1_U501 SOURCE ./rpn_top2.cpp:275 VARIABLE mul_ln275 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln275_fu_266_p2 SOURCE ./rpn_top2.cpp:275 VARIABLE sub_ln275 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_fu_293_p2 SOURCE ./rpn_top2.cpp:271 VARIABLE add_ln271 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_4ns_17_4_1_U501 SOURCE ./rpn_top2.cpp:275 VARIABLE add_ln275 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln275_1_fu_417_p2 SOURCE ./rpn_top2.cpp:275 VARIABLE add_ln275_1 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln275_2_fu_328_p2 SOURCE ./rpn_top2.cpp:275 VARIABLE add_ln275_2 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_fu_379_p2 SOURCE ./rpn_top2.cpp:273 VARIABLE add_ln273 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_1_fu_202_p2 SOURCE ./rpn_top2.cpp:271 VARIABLE add_ln271_1 LOOP VITIS_LOOP_269_31_VITIS_LOOP_271_32_VITIS_LOOP_273_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_3_fu_163_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_3 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_175_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U504 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U505 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_4 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U505 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112_1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_267_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U506 SOURCE ./rpn_util.h:112 VARIABLE add_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U506 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U505 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_5 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_6_fu_339_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_6 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U506 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_7 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_298_p2 SOURCE ./rpn_util.h:90 VARIABLE add_ln90 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_3_fu_199_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88_3 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_102_p2 SOURCE ./rpn_util.h:171 VARIABLE add_ln171 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_112_p2 SOURCE ./rpn_util.h:173 VARIABLE add_ln173 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_1_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U518 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_63_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_63 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_2_fu_160_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184_2 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_172_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U587 SOURCE ./rpn_util.h:191 VARIABLE mul_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_255_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U587 SOURCE ./rpn_util.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_286_p2 SOURCE ./rpn_util.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_3_fu_196_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186_3 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_Pipeline_VITIS_LOOP_46_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_80_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_2_fu_150_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58_2 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_162_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U594 SOURCE ./rpn_util.h:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_245_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U594 SOURCE ./rpn_util.h:64 VARIABLE add_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_276_p2 SOURCE ./rpn_util.h:62 VARIABLE add_ln62 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_2_fu_186_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60_2 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_5_fu_159_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_5 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_171_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U598 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U597 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216_2 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_257_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U598 SOURCE ./rpn_util.h:216 VARIABLE add_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_7_fu_371_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_7 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U597 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_8 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_288_p2 SOURCE ./rpn_util.h:214 VARIABLE add_ln214 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_3_fu_195_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212_3 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_12_20_12_12_20_1_0_1_1_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_446_p2 SOURCE ./rpn_util.h:249 VARIABLE add_ln249 LOOP VITIS_LOOP_249_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_4_fu_470_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259_4 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_482_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_358_p2 SOURCE ./rpn_top2.cpp:287 VARIABLE empty LOOP VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_68_fu_388_p2 SOURCE {} VARIABLE empty_68 LOOP VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_1_fu_219_p2 SOURCE ./rpn_top2.cpp:287 VARIABLE add_ln287_1 LOOP VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_fu_315_p2 SOURCE ./rpn_top2.cpp:287 VARIABLE add_ln287 LOOP VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1287_fu_422_p2 SOURCE ./rpn_top2.cpp:287 VARIABLE p_mid1287 LOOP VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln289_fu_435_p2 SOURCE ./rpn_top2.cpp:289 VARIABLE add_ln289 LOOP VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1275_fu_476_p2 SOURCE ./rpn_top2.cpp:289 VARIABLE p_mid1275 LOOP VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_4ns_12_4_1_U614 SOURCE ./rpn_top2.cpp:295 VARIABLE mul_ln295 LOOP VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_4ns_12_4_1_U614 SOURCE ./rpn_top2.cpp:295 VARIABLE add_ln295 LOOP VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln295_1_fu_515_p2 SOURCE ./rpn_top2.cpp:295 VARIABLE add_ln295_1 LOOP VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln293_fu_567_p2 SOURCE ./rpn_top2.cpp:293 VARIABLE sub_ln293 LOOP VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln293_fu_577_p2 SOURCE ./rpn_top2.cpp:293 VARIABLE add_ln293 LOOP VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_70_fu_649_p2 SOURCE ./rpn_top2.cpp:287 VARIABLE empty_70 LOOP VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_fu_277_p2 SOURCE ./rpn_top2.cpp:291 VARIABLE add_ln291 LOOP VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln289_1_fu_283_p2 SOURCE ./rpn_top2.cpp:289 VARIABLE add_ln289_1 LOOP VITIS_LOOP_287_34_VITIS_LOOP_289_35_VITIS_LOOP_291_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_top2_Pipeline_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_77_fu_58_p2 SOURCE {} VARIABLE empty_77 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_319_38 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln319_fu_122_p2 SOURCE ./rpn_top2.cpp:319 VARIABLE add_ln319 LOOP VITIS_LOOP_319_38 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_340_39 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln340_fu_961_p2 SOURCE ./rpn_top2.cpp:340 VARIABLE add_ln340 LOOP VITIS_LOOP_340_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1119_p2 SOURCE ./rpn_top2.cpp:340 VARIABLE empty LOOP VITIS_LOOP_340_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_63_fu_1275_p2 SOURCE ./rpn_top2.cpp:340 VARIABLE empty_63 LOOP VITIS_LOOP_340_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_64_fu_1290_p2 SOURCE ./rpn_top2.cpp:340 VARIABLE empty_64 LOOP VITIS_LOOP_340_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_358_41 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_fu_303_p2 SOURCE ./rpn_top2.cpp:358 VARIABLE add_ln358 LOOP VITIS_LOOP_358_41 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_370_p2 SOURCE ./rpn_top2.cpp:358 VARIABLE empty LOOP VITIS_LOOP_358_41 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_383_43 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln383_fu_382_p2 SOURCE ./rpn_top2.cpp:383 VARIABLE add_ln383 LOOP VITIS_LOOP_383_43 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U672 SOURCE ./rpn_top2.cpp:393 VARIABLE dxy_wh LOOP VITIS_LOOP_383_43 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U673 SOURCE ./rpn_top2.cpp:394 VARIABLE dxy_wh_1 LOOP VITIS_LOOP_383_43 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U674 SOURCE ./rpn_top2.cpp:401 VARIABLE gwh LOOP VITIS_LOOP_383_43 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U666 SOURCE ./rpn_top2.cpp:404 VARIABLE sub LOOP VITIS_LOOP_383_43 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U672 SOURCE ./rpn_top2.cpp:405 VARIABLE mul1 LOOP VITIS_LOOP_383_43 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U668 SOURCE ./rpn_top2.cpp:405 VARIABLE sub1 LOOP VITIS_LOOP_383_43 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U667 SOURCE ./rpn_top2.cpp:406 VARIABLE add6 LOOP VITIS_LOOP_383_43 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U669 SOURCE ./rpn_top2.cpp:407 VARIABLE add7 LOOP VITIS_LOOP_383_43 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul_fu_600_p2 SOURCE {} VARIABLE next_mul LOOP VITIS_LOOP_383_43 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_12ns_14_1_1_U683 SOURCE ./rpn_top2.cpp:417 VARIABLE mul_ln417 LOOP VITIS_LOOP_383_43 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U666 SOURCE ./rpn_top2.cpp:418 VARIABLE add9 LOOP VITIS_LOOP_383_43 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U667 SOURCE ./rpn_top2.cpp:420 VARIABLE add5 LOOP VITIS_LOOP_383_43 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U668 SOURCE ./rpn_top2.cpp:422 VARIABLE sub2 LOOP VITIS_LOOP_383_43 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U669 SOURCE ./rpn_top2.cpp:422 VARIABLE sub3 LOOP VITIS_LOOP_383_43 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U673 SOURCE ./rpn_top2.cpp:422 VARIABLE mul2 LOOP VITIS_LOOP_383_43 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 17 BRAM 0 URAM 0}} rpn_top2_Pipeline_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_76_fu_58_p2 SOURCE {} VARIABLE empty_76 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_436_44_VITIS_LOOP_440_45 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln436_1_fu_161_p2 SOURCE ./rpn_top2.cpp:436 VARIABLE add_ln436_1 LOOP VITIS_LOOP_436_44_VITIS_LOOP_440_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln436_fu_228_p2 SOURCE ./rpn_top2.cpp:436 VARIABLE add_ln436 LOOP VITIS_LOOP_436_44_VITIS_LOOP_440_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln440_fu_189_p2 SOURCE ./rpn_top2.cpp:440 VARIABLE add_ln440 LOOP VITIS_LOOP_436_44_VITIS_LOOP_440_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_453_46 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln453_fu_62_p2 SOURCE ./rpn_top2.cpp:453 VARIABLE add_ln453 LOOP VITIS_LOOP_453_46 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_465_48 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_j_4_fu_708_p2 SOURCE ./rpn_top2.cpp:465 VARIABLE p_j_4 LOOP VITIS_LOOP_465_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_482_49 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln482_fu_92_p2 SOURCE ./rpn_top2.cpp:482 VARIABLE add_ln482 LOOP VITIS_LOOP_482_49 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ind_1_fu_116_p2 SOURCE ./rpn_top2.cpp:485 VARIABLE ind_1 LOOP VITIS_LOOP_482_49 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top2_Pipeline_VITIS_LOOP_489_50_VITIS_LOOP_490_51 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_34ns_65_1_1_U739 SOURCE ./rpn_top2.cpp:493 VARIABLE mul_ln493_1 LOOP VITIS_LOOP_489_50_VITIS_LOOP_490_51 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln493_fu_417_p2 SOURCE ./rpn_top2.cpp:493 VARIABLE sub_ln493 LOOP VITIS_LOOP_489_50_VITIS_LOOP_490_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln493_1_fu_467_p2 SOURCE ./rpn_top2.cpp:493 VARIABLE sub_ln493_1 LOOP VITIS_LOOP_489_50_VITIS_LOOP_490_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_12ns_32_1_1_U741 SOURCE ./rpn_top2.cpp:493 VARIABLE mul_ln493 LOOP VITIS_LOOP_489_50_VITIS_LOOP_490_51 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln489_1_fu_340_p2 SOURCE ./rpn_top2.cpp:489 VARIABLE add_ln489_1 LOOP VITIS_LOOP_489_50_VITIS_LOOP_490_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln489_fu_349_p2 SOURCE ./rpn_top2.cpp:489 VARIABLE add_ln489 LOOP VITIS_LOOP_489_50_VITIS_LOOP_490_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln493_fu_578_p2 SOURCE ./rpn_top2.cpp:493 VARIABLE add_ln493 LOOP VITIS_LOOP_489_50_VITIS_LOOP_490_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln496_fu_771_p2 SOURCE ./rpn_top2.cpp:496 VARIABLE add_ln496 LOOP VITIS_LOOP_489_50_VITIS_LOOP_490_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln499_fu_781_p2 SOURCE ./rpn_top2.cpp:499 VARIABLE add_ln499 LOOP VITIS_LOOP_489_50_VITIS_LOOP_490_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln502_fu_791_p2 SOURCE ./rpn_top2.cpp:502 VARIABLE add_ln502 LOOP VITIS_LOOP_489_50_VITIS_LOOP_490_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln505_fu_584_p2 SOURCE ./rpn_top2.cpp:505 VARIABLE add_ln505 LOOP VITIS_LOOP_489_50_VITIS_LOOP_490_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_34ns_65_1_1_U740 SOURCE ./rpn_top2.cpp:493 VARIABLE mul_ln493_2 LOOP VITIS_LOOP_489_50_VITIS_LOOP_490_51 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln493_2_fu_490_p2 SOURCE ./rpn_top2.cpp:493 VARIABLE sub_ln493_2 LOOP VITIS_LOOP_489_50_VITIS_LOOP_490_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln493_3_fu_540_p2 SOURCE ./rpn_top2.cpp:493 VARIABLE sub_ln493_3 LOOP VITIS_LOOP_489_50_VITIS_LOOP_490_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_12ns_32_1_1_U742 SOURCE ./rpn_top2.cpp:493 VARIABLE mul_ln493_3 LOOP VITIS_LOOP_489_50_VITIS_LOOP_490_51 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_1_fu_387_p2 SOURCE ./rpn_top2.cpp:490 VARIABLE j_1 LOOP VITIS_LOOP_489_50_VITIS_LOOP_490_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} rpn_top2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U750 SOURCE ./rpn_top2.cpp:314 VARIABLE flag3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rois_0_U SOURCE ./rpn_top2.cpp:335 VARIABLE rois_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rois_1_U SOURCE ./rpn_top2.cpp:335 VARIABLE rois_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rois_2_U SOURCE ./rpn_top2.cpp:335 VARIABLE rois_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rois_3_U SOURCE ./rpn_top2.cpp:335 VARIABLE rois_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME deltas_0_U SOURCE ./rpn_top2.cpp:336 VARIABLE deltas_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME deltas_1_U SOURCE ./rpn_top2.cpp:336 VARIABLE deltas_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME deltas_2_U SOURCE ./rpn_top2.cpp:336 VARIABLE deltas_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME deltas_3_U SOURCE ./rpn_top2.cpp:336 VARIABLE deltas_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME scores_U SOURCE ./rpn_top2.cpp:337 VARIABLE scores LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME area_U SOURCE ./rpn_top2.cpp:381 VARIABLE area LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME nms_index_U SOURCE ./rpn_top2.cpp:433 VARIABLE nms_index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 28 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME nms_flag_U SOURCE ./rpn_top2.cpp:434 VARIABLE nms_flag LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln315_fu_780_p2 SOURCE ./rpn_top2.cpp:315 VARIABLE add_ln315 LOOP VITIS_LOOP_315_37 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_j_fu_818_p2 SOURCE ./rpn_top2.cpp:456 VARIABLE p_j LOOP VITIS_LOOP_456_47 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_layer_in_fm_1_U SOURCE {} VARIABLE rpn_layer_in_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 213440 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_param_buf_1_U SOURCE {} VARIABLE rpn_param_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rpn_partial_out_fm_buf_1_U SOURCE {} VARIABLE rpn_partial_out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 212 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_layer_out_fm_1_U SOURCE {} VARIABLE rpn_layer_out_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 213440 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rpn_in_fm_buf_1_U SOURCE {} VARIABLE rpn_in_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 262 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_1_U SOURCE {} VARIABLE rpn_weight_buf_3x3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_1_U SOURCE {} VARIABLE rpn_out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 212 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rpn_weight_buf_1x1_1_U SOURCE {} VARIABLE rpn_weight_buf_1x1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_anchor3_cls_fm_U SOURCE {} VARIABLE rpn_anchor3_cls_fm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_anchor4_cls_fm_U SOURCE {} VARIABLE rpn_anchor4_cls_fm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rpn_anchor3_reg_fm_U SOURCE {} VARIABLE rpn_anchor3_reg_fm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rpn_anchor4_reg_fm_U SOURCE {} VARIABLE rpn_anchor4_reg_fm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_topk_index3_U SOURCE {} VARIABLE rpn_topk_index3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 146 BRAM 427784 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7.19 seconds. CPU system time: 0.16 seconds. Elapsed time: 9.23 seconds; current allocated memory: 2.562 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for rpn_top2.
INFO: [VLOG 209-307] Generating Verilog RTL for rpn_top2.
Execute       syn_report -model rpn_top2 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.41 MHz
Command     autosyn done; 336.24 sec.
Command   csynth_design done; 1338.85 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1249.44 seconds. CPU system time: 15.13 seconds. Elapsed time: 1338.85 seconds; current allocated memory: 1.083 GB.
Execute   cleanup_all 
Command   cleanup_all done; 0.37 sec.
