set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {logique1.vho logique1_vhd.sdo}}
	{{"Fast Model"} {logique1_fast.vho logique1_vhd_fast.sdo}}
}
