Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 15 17:09:34 2020
| Host         : DESKTOP-H97VQOM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tlc_controller_verl_timing_summary_routed.rpt -pb tlc_controller_verl_timing_summary_routed.pb -rpx tlc_controller_verl_timing_summary_routed.rpx -warn_on_violation
| Design       : tlc_controller_verl
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FSM/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FSM/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FSM/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: syncfarmSensor/buff2_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.310        0.000                      0                   33        0.271        0.000                      0                   33        7.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 8.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        17.310        0.000                      0                   33        0.271        0.000                      0                   33        7.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.310ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 2.148ns (79.616%)  route 0.550ns (20.384%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.749     5.418    Clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.424    Count_reg[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.098 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    Count_reg[0]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    Count_reg[4]_i_1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    Count_reg[8]_i_1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    Count_reg[12]_i_1_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    Count_reg[16]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    Count_reg[20]_i_1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  Count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    Count_reg[24]_i_1_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.116 r  Count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.116    Count_reg[28]_i_1_n_6
    SLICE_X40Y40         FDRE                                         r  Count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577    24.970    Clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  Count_reg[29]/C
                         clock pessimism              0.429    25.399    
                         clock uncertainty           -0.035    25.363    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)        0.062    25.425    Count_reg[29]
  -------------------------------------------------------------------
                         required time                         25.425    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                 17.310    

Slack (MET) :             17.405ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 2.053ns (78.872%)  route 0.550ns (21.128%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.749     5.418    Clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.424    Count_reg[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.098 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    Count_reg[0]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    Count_reg[4]_i_1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    Count_reg[8]_i_1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    Count_reg[12]_i_1_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    Count_reg[16]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    Count_reg[20]_i_1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  Count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    Count_reg[24]_i_1_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.021 r  Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.021    Count_reg[28]_i_1_n_5
    SLICE_X40Y40         FDRE                                         r  Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577    24.970    Clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  Count_reg[30]/C
                         clock pessimism              0.429    25.399    
                         clock uncertainty           -0.035    25.363    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)        0.062    25.425    Count_reg[30]
  -------------------------------------------------------------------
                         required time                         25.425    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                 17.405    

Slack (MET) :             17.421ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 2.037ns (78.741%)  route 0.550ns (21.259%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.749     5.418    Clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.424    Count_reg[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.098 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    Count_reg[0]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    Count_reg[4]_i_1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    Count_reg[8]_i_1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    Count_reg[12]_i_1_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    Count_reg[16]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    Count_reg[20]_i_1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  Count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    Count_reg[24]_i_1_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.005 r  Count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.005    Count_reg[28]_i_1_n_7
    SLICE_X40Y40         FDRE                                         r  Count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577    24.970    Clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  Count_reg[28]/C
                         clock pessimism              0.429    25.399    
                         clock uncertainty           -0.035    25.363    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)        0.062    25.425    Count_reg[28]
  -------------------------------------------------------------------
                         required time                         25.425    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                 17.421    

Slack (MET) :             17.424ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 2.034ns (78.716%)  route 0.550ns (21.284%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.749     5.418    Clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.424    Count_reg[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.098 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    Count_reg[0]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    Count_reg[4]_i_1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    Count_reg[8]_i_1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    Count_reg[12]_i_1_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    Count_reg[16]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    Count_reg[20]_i_1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.002 r  Count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.002    Count_reg[24]_i_1_n_6
    SLICE_X40Y39         FDRE                                         r  Count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577    24.970    Clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Count_reg[25]/C
                         clock pessimism              0.429    25.399    
                         clock uncertainty           -0.035    25.363    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)        0.062    25.425    Count_reg[25]
  -------------------------------------------------------------------
                         required time                         25.425    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                 17.424    

Slack (MET) :             17.445ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 2.013ns (78.542%)  route 0.550ns (21.458%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.749     5.418    Clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.424    Count_reg[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.098 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    Count_reg[0]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    Count_reg[4]_i_1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    Count_reg[8]_i_1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    Count_reg[12]_i_1_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    Count_reg[16]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    Count_reg[20]_i_1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.981 r  Count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.981    Count_reg[24]_i_1_n_4
    SLICE_X40Y39         FDRE                                         r  Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577    24.970    Clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Count_reg[27]/C
                         clock pessimism              0.429    25.399    
                         clock uncertainty           -0.035    25.363    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)        0.062    25.425    Count_reg[27]
  -------------------------------------------------------------------
                         required time                         25.425    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                 17.445    

Slack (MET) :             17.519ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 1.939ns (77.904%)  route 0.550ns (22.096%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.749     5.418    Clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.424    Count_reg[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.098 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    Count_reg[0]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    Count_reg[4]_i_1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    Count_reg[8]_i_1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    Count_reg[12]_i_1_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    Count_reg[16]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    Count_reg[20]_i_1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.907 r  Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.907    Count_reg[24]_i_1_n_5
    SLICE_X40Y39         FDRE                                         r  Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577    24.970    Clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Count_reg[26]/C
                         clock pessimism              0.429    25.399    
                         clock uncertainty           -0.035    25.363    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)        0.062    25.425    Count_reg[26]
  -------------------------------------------------------------------
                         required time                         25.425    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                 17.519    

Slack (MET) :             17.535ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.923ns (77.761%)  route 0.550ns (22.239%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.749     5.418    Clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.424    Count_reg[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.098 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    Count_reg[0]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    Count_reg[4]_i_1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    Count_reg[8]_i_1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    Count_reg[12]_i_1_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    Count_reg[16]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    Count_reg[20]_i_1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.891 r  Count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.891    Count_reg[24]_i_1_n_7
    SLICE_X40Y39         FDRE                                         r  Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577    24.970    Clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Count_reg[24]/C
                         clock pessimism              0.429    25.399    
                         clock uncertainty           -0.035    25.363    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)        0.062    25.425    Count_reg[24]
  -------------------------------------------------------------------
                         required time                         25.425    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 17.535    

Slack (MET) :             17.537ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.920ns (77.734%)  route 0.550ns (22.266%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.749     5.418    Clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.424    Count_reg[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.098 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    Count_reg[0]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    Count_reg[4]_i_1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    Count_reg[8]_i_1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    Count_reg[12]_i_1_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    Count_reg[16]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.888 r  Count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.888    Count_reg[20]_i_1_n_6
    SLICE_X40Y38         FDRE                                         r  Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.576    24.969    Clk_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  Count_reg[21]/C
                         clock pessimism              0.429    25.398    
                         clock uncertainty           -0.035    25.362    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.062    25.424    Count_reg[21]
  -------------------------------------------------------------------
                         required time                         25.424    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                                 17.537    

Slack (MET) :             17.558ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 1.899ns (77.543%)  route 0.550ns (22.457%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.749     5.418    Clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.424    Count_reg[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.098 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    Count_reg[0]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    Count_reg[4]_i_1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    Count_reg[8]_i_1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    Count_reg[12]_i_1_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    Count_reg[16]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.867 r  Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.867    Count_reg[20]_i_1_n_4
    SLICE_X40Y38         FDRE                                         r  Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.576    24.969    Clk_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  Count_reg[23]/C
                         clock pessimism              0.429    25.398    
                         clock uncertainty           -0.035    25.362    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.062    25.424    Count_reg[23]
  -------------------------------------------------------------------
                         required time                         25.424    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                 17.558    

Slack (MET) :             17.632ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 1.825ns (76.843%)  route 0.550ns (23.157%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.749     5.418    Clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  Count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.424    Count_reg[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.098 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    Count_reg[0]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    Count_reg[4]_i_1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    Count_reg[8]_i_1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    Count_reg[12]_i_1_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    Count_reg[16]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.793 r  Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.793    Count_reg[20]_i_1_n_5
    SLICE_X40Y38         FDRE                                         r  Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.576    24.969    Clk_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  Count_reg[22]/C
                         clock pessimism              0.429    25.398    
                         clock uncertainty           -0.035    25.362    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.062    25.424    Count_reg[22]
  -------------------------------------------------------------------
                         required time                         25.424    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                 17.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 syncfarmSensor/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncfarmSensor/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.500    syncfarmSensor/Clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  syncfarmSensor/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  syncfarmSensor/buff1_reg/Q
                         net (fo=1, routed)           0.170     1.834    syncfarmSensor/buff1
    SLICE_X38Y36         FDRE                                         r  syncfarmSensor/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.856     2.015    syncfarmSensor/Clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  syncfarmSensor/buff2_reg/C
                         clock pessimism             -0.515     1.500    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.063     1.563    syncfarmSensor/buff2_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.502    Clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Count_reg[6]/Q
                         net (fo=2, routed)           0.134     1.777    Count_reg[6]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    Count_reg[4]_i_1_n_5
    SLICE_X40Y34         FDRE                                         r  Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     2.016    Clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  Count_reg[6]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.105     1.607    Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.502    Clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Count_reg[14]/Q
                         net (fo=5, routed)           0.145     1.788    Count_reg[14]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.899 r  Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    Count_reg[12]_i_1_n_5
    SLICE_X40Y36         FDRE                                         r  Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     2.017    Clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  Count_reg[14]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.105     1.607    Count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.593     1.505    Clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  Count_reg[30]/Q
                         net (fo=6, routed)           0.146     1.792    Count_reg[30]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    Count_reg[28]_i_1_n_5
    SLICE_X40Y40         FDRE                                         r  Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.862     2.021    Clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  Count_reg[30]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X40Y40         FDRE (Hold_fdre_C_D)         0.105     1.610    Count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.252ns (61.795%)  route 0.156ns (38.205%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.502    Clk_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Count_reg[10]/Q
                         net (fo=7, routed)           0.156     1.799    Count_reg[10]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.910 r  Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    Count_reg[8]_i_1_n_5
    SLICE_X40Y35         FDRE                                         r  Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     2.017    Clk_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  Count_reg[10]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.105     1.607    Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.252ns (61.738%)  route 0.156ns (38.262%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.503    Clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  Count_reg[18]/Q
                         net (fo=6, routed)           0.156     1.800    Count_reg[18]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.911 r  Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    Count_reg[16]_i_1_n_5
    SLICE_X40Y37         FDRE                                         r  Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  Count_reg[18]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.105     1.608    Count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 syncfarmSensor/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncfarmSensor/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.500    syncfarmSensor/Clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  syncfarmSensor/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  syncfarmSensor/buff0_reg/Q
                         net (fo=1, routed)           0.201     1.865    syncfarmSensor/buff0
    SLICE_X38Y36         FDRE                                         r  syncfarmSensor/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.856     2.015    syncfarmSensor/Clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  syncfarmSensor/buff1_reg/C
                         clock pessimism             -0.515     1.500    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.052     1.552    syncfarmSensor/buff1_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.502    Clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Count_reg[6]/Q
                         net (fo=2, routed)           0.134     1.777    Count_reg[6]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.921 r  Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    Count_reg[4]_i_1_n_4
    SLICE_X40Y34         FDRE                                         r  Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     2.016    Clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  Count_reg[7]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.105     1.607    Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.326%)  route 0.145ns (33.674%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.502    Clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Count_reg[14]/Q
                         net (fo=5, routed)           0.145     1.788    Count_reg[14]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.932 r  Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.932    Count_reg[12]_i_1_n_4
    SLICE_X40Y36         FDRE                                         r  Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     2.017    Clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  Count_reg[15]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.105     1.607    Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.501    Clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  Count_reg[0]/Q
                         net (fo=2, routed)           0.185     1.827    Count_reg[0]
    SLICE_X40Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  Count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.872    Count[0]_i_2_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.942 r  Count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    Count_reg[0]_i_1_n_7
    SLICE_X40Y33         FDRE                                         r  Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.856     2.015    Clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  Count_reg[0]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.105     1.606    Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 8.000 }
Period(ns):         20.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y33    Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y35    Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y35    Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y36    Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y36    Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y36    Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y36    Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y37    Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y37    Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y35    Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y35    Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y35    Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y35    Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y36    Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y36    Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y36    Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y36    Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y36    Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y36    Count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y33    Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y33    Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y35    Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y35    Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y36    Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y36    Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y36    Count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y36    Count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y37    Count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y37    Count_reg[17]/C



