<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › include › cpu-sh4 › cpu › sh7786.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>sh7786.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH7786 Pinmux</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2008, 2009  Renesas Solutions Corp.</span>
<span class="cm"> * Kuninori Morimoto &lt;morimoto.kuninori@renesas.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  Based on sh7785.h</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __CPU_SH7786_H__</span>
<span class="cp">#define __CPU_SH7786_H__</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="cm">/* PA */</span>
	<span class="n">GPIO_PA7</span><span class="p">,</span> <span class="n">GPIO_PA6</span><span class="p">,</span> <span class="n">GPIO_PA5</span><span class="p">,</span> <span class="n">GPIO_PA4</span><span class="p">,</span>
	<span class="n">GPIO_PA3</span><span class="p">,</span> <span class="n">GPIO_PA2</span><span class="p">,</span> <span class="n">GPIO_PA1</span><span class="p">,</span> <span class="n">GPIO_PA0</span><span class="p">,</span>

	<span class="cm">/* PB */</span>
	<span class="n">GPIO_PB7</span><span class="p">,</span> <span class="n">GPIO_PB6</span><span class="p">,</span> <span class="n">GPIO_PB5</span><span class="p">,</span> <span class="n">GPIO_PB4</span><span class="p">,</span>
	<span class="n">GPIO_PB3</span><span class="p">,</span> <span class="n">GPIO_PB2</span><span class="p">,</span> <span class="n">GPIO_PB1</span><span class="p">,</span> <span class="n">GPIO_PB0</span><span class="p">,</span>

	<span class="cm">/* PC */</span>
	<span class="n">GPIO_PC7</span><span class="p">,</span> <span class="n">GPIO_PC6</span><span class="p">,</span> <span class="n">GPIO_PC5</span><span class="p">,</span> <span class="n">GPIO_PC4</span><span class="p">,</span>
	<span class="n">GPIO_PC3</span><span class="p">,</span> <span class="n">GPIO_PC2</span><span class="p">,</span> <span class="n">GPIO_PC1</span><span class="p">,</span> <span class="n">GPIO_PC0</span><span class="p">,</span>

	<span class="cm">/* PD */</span>
	<span class="n">GPIO_PD7</span><span class="p">,</span> <span class="n">GPIO_PD6</span><span class="p">,</span> <span class="n">GPIO_PD5</span><span class="p">,</span> <span class="n">GPIO_PD4</span><span class="p">,</span>
	<span class="n">GPIO_PD3</span><span class="p">,</span> <span class="n">GPIO_PD2</span><span class="p">,</span> <span class="n">GPIO_PD1</span><span class="p">,</span> <span class="n">GPIO_PD0</span><span class="p">,</span>

	<span class="cm">/* PE */</span>
	<span class="n">GPIO_PE5</span><span class="p">,</span> <span class="n">GPIO_PE4</span><span class="p">,</span> <span class="n">GPIO_PE3</span><span class="p">,</span> <span class="n">GPIO_PE2</span><span class="p">,</span>
	<span class="n">GPIO_PE1</span><span class="p">,</span> <span class="n">GPIO_PE0</span><span class="p">,</span>

	<span class="cm">/* PF */</span>
	<span class="n">GPIO_PF7</span><span class="p">,</span> <span class="n">GPIO_PF6</span><span class="p">,</span> <span class="n">GPIO_PF5</span><span class="p">,</span> <span class="n">GPIO_PF4</span><span class="p">,</span>
	<span class="n">GPIO_PF3</span><span class="p">,</span> <span class="n">GPIO_PF2</span><span class="p">,</span> <span class="n">GPIO_PF1</span><span class="p">,</span> <span class="n">GPIO_PF0</span><span class="p">,</span>

	<span class="cm">/* PG */</span>
	<span class="n">GPIO_PG7</span><span class="p">,</span> <span class="n">GPIO_PG6</span><span class="p">,</span> <span class="n">GPIO_PG5</span><span class="p">,</span> <span class="n">GPIO_PG4</span><span class="p">,</span>
	<span class="n">GPIO_PG3</span><span class="p">,</span> <span class="n">GPIO_PG2</span><span class="p">,</span> <span class="n">GPIO_PG1</span><span class="p">,</span> <span class="n">GPIO_PG0</span><span class="p">,</span>

	<span class="cm">/* PH */</span>
	<span class="n">GPIO_PH7</span><span class="p">,</span> <span class="n">GPIO_PH6</span><span class="p">,</span> <span class="n">GPIO_PH5</span><span class="p">,</span> <span class="n">GPIO_PH4</span><span class="p">,</span>
	<span class="n">GPIO_PH3</span><span class="p">,</span> <span class="n">GPIO_PH2</span><span class="p">,</span> <span class="n">GPIO_PH1</span><span class="p">,</span> <span class="n">GPIO_PH0</span><span class="p">,</span>

	<span class="cm">/* PJ */</span>
	<span class="n">GPIO_PJ7</span><span class="p">,</span> <span class="n">GPIO_PJ6</span><span class="p">,</span> <span class="n">GPIO_PJ5</span><span class="p">,</span> <span class="n">GPIO_PJ4</span><span class="p">,</span>
	<span class="n">GPIO_PJ3</span><span class="p">,</span> <span class="n">GPIO_PJ2</span><span class="p">,</span> <span class="n">GPIO_PJ1</span><span class="p">,</span> <span class="n">GPIO_PJ0</span><span class="p">,</span>

	<span class="cm">/* DU */</span>
	<span class="n">GPIO_FN_DCLKIN</span><span class="p">,</span> <span class="n">GPIO_FN_DCLKOUT</span><span class="p">,</span> <span class="n">GPIO_FN_ODDF</span><span class="p">,</span>
	<span class="n">GPIO_FN_VSYNC</span><span class="p">,</span> <span class="n">GPIO_FN_HSYNC</span><span class="p">,</span> <span class="n">GPIO_FN_CDE</span><span class="p">,</span> <span class="n">GPIO_FN_DISP</span><span class="p">,</span>
	<span class="n">GPIO_FN_DR0</span><span class="p">,</span> <span class="n">GPIO_FN_DG0</span><span class="p">,</span> <span class="n">GPIO_FN_DB0</span><span class="p">,</span>
	<span class="n">GPIO_FN_DR1</span><span class="p">,</span> <span class="n">GPIO_FN_DG1</span><span class="p">,</span> <span class="n">GPIO_FN_DB1</span><span class="p">,</span>
	<span class="n">GPIO_FN_DR2</span><span class="p">,</span> <span class="n">GPIO_FN_DG2</span><span class="p">,</span> <span class="n">GPIO_FN_DB2</span><span class="p">,</span>
	<span class="n">GPIO_FN_DR3</span><span class="p">,</span> <span class="n">GPIO_FN_DG3</span><span class="p">,</span> <span class="n">GPIO_FN_DB3</span><span class="p">,</span>
	<span class="n">GPIO_FN_DR4</span><span class="p">,</span> <span class="n">GPIO_FN_DG4</span><span class="p">,</span> <span class="n">GPIO_FN_DB4</span><span class="p">,</span>
	<span class="n">GPIO_FN_DR5</span><span class="p">,</span> <span class="n">GPIO_FN_DG5</span><span class="p">,</span> <span class="n">GPIO_FN_DB5</span><span class="p">,</span>

	<span class="cm">/* Eth */</span>
	<span class="n">GPIO_FN_ETH_MAGIC</span><span class="p">,</span> <span class="n">GPIO_FN_ETH_LINK</span><span class="p">,</span> <span class="n">GPIO_FN_ETH_TX_ER</span><span class="p">,</span>
	<span class="n">GPIO_FN_ETH_TX_EN</span><span class="p">,</span> <span class="n">GPIO_FN_ETH_MDIO</span><span class="p">,</span> <span class="n">GPIO_FN_ETH_RX_CLK</span><span class="p">,</span>
	<span class="n">GPIO_FN_ETH_MDC</span><span class="p">,</span> <span class="n">GPIO_FN_ETH_COL</span><span class="p">,</span> <span class="n">GPIO_FN_ETH_TX_CLK</span><span class="p">,</span>
	<span class="n">GPIO_FN_ETH_CRS</span><span class="p">,</span> <span class="n">GPIO_FN_ETH_RX_DV</span><span class="p">,</span> <span class="n">GPIO_FN_ETH_RX_ER</span><span class="p">,</span>
	<span class="n">GPIO_FN_ETH_TXD3</span><span class="p">,</span> <span class="n">GPIO_FN_ETH_TXD2</span><span class="p">,</span> <span class="n">GPIO_FN_ETH_TXD1</span><span class="p">,</span> <span class="n">GPIO_FN_ETH_TXD0</span><span class="p">,</span>
	<span class="n">GPIO_FN_ETH_RXD3</span><span class="p">,</span> <span class="n">GPIO_FN_ETH_RXD2</span><span class="p">,</span> <span class="n">GPIO_FN_ETH_RXD1</span><span class="p">,</span> <span class="n">GPIO_FN_ETH_RXD0</span><span class="p">,</span>

	<span class="cm">/* HSPI */</span>
	<span class="n">GPIO_FN_HSPI_CLK</span><span class="p">,</span> <span class="n">GPIO_FN_HSPI_CS</span><span class="p">,</span> <span class="n">GPIO_FN_HSPI_RX</span><span class="p">,</span> <span class="n">GPIO_FN_HSPI_TX</span><span class="p">,</span>

	<span class="cm">/* SCIF0 */</span>
	<span class="n">GPIO_FN_SCIF0_CTS</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF0_RTS</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF0_SCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF0_RXD</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF0_TXD</span><span class="p">,</span>

	<span class="cm">/* SCIF1 */</span>
	<span class="n">GPIO_FN_SCIF1_SCK</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF1_RXD</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF1_TXD</span><span class="p">,</span>

	<span class="cm">/* SCIF3 */</span>
	<span class="n">GPIO_FN_SCIF3_SCK</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF3_RXD</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF3_TXD</span><span class="p">,</span>

	<span class="cm">/* SCIF4 */</span>
	<span class="n">GPIO_FN_SCIF4_SCK</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF4_RXD</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF4_TXD</span><span class="p">,</span>

	<span class="cm">/* SCIF5 */</span>
	<span class="n">GPIO_FN_SCIF5_SCK</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF5_RXD</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF5_TXD</span><span class="p">,</span>

	<span class="cm">/* LBSC */</span>
	<span class="n">GPIO_FN_BREQ</span><span class="p">,</span> <span class="n">GPIO_FN_IOIS16</span><span class="p">,</span> <span class="n">GPIO_FN_CE2B</span><span class="p">,</span> <span class="n">GPIO_FN_CE2A</span><span class="p">,</span> <span class="n">GPIO_FN_BACK</span><span class="p">,</span>

	<span class="cm">/* FLCTL */</span>
	<span class="n">GPIO_FN_FALE</span><span class="p">,</span> <span class="n">GPIO_FN_FRB</span><span class="p">,</span> <span class="n">GPIO_FN_FSTATUS</span><span class="p">,</span>
	<span class="n">GPIO_FN_FSE</span><span class="p">,</span> <span class="n">GPIO_FN_FCLE</span><span class="p">,</span>

	<span class="cm">/* DMAC */</span>
	<span class="n">GPIO_FN_DACK0</span><span class="p">,</span> <span class="n">GPIO_FN_DREQ0</span><span class="p">,</span> <span class="n">GPIO_FN_DRAK0</span><span class="p">,</span>
	<span class="n">GPIO_FN_DACK1</span><span class="p">,</span> <span class="n">GPIO_FN_DREQ1</span><span class="p">,</span> <span class="n">GPIO_FN_DRAK1</span><span class="p">,</span>
	<span class="n">GPIO_FN_DACK2</span><span class="p">,</span> <span class="n">GPIO_FN_DREQ2</span><span class="p">,</span> <span class="n">GPIO_FN_DRAK2</span><span class="p">,</span>
	<span class="n">GPIO_FN_DACK3</span><span class="p">,</span> <span class="n">GPIO_FN_DREQ3</span><span class="p">,</span> <span class="n">GPIO_FN_DRAK3</span><span class="p">,</span>

	<span class="cm">/* USB */</span>
	<span class="n">GPIO_FN_USB_OVC0</span><span class="p">,</span> <span class="n">GPIO_FN_USB_PENC0</span><span class="p">,</span>
	<span class="n">GPIO_FN_USB_OVC1</span><span class="p">,</span> <span class="n">GPIO_FN_USB_PENC1</span><span class="p">,</span>

	<span class="cm">/* HAC */</span>
	<span class="n">GPIO_FN_HAC_RES</span><span class="p">,</span>
	<span class="n">GPIO_FN_HAC0_SDOUT</span><span class="p">,</span> <span class="n">GPIO_FN_HAC0_SDIN</span><span class="p">,</span>
	<span class="n">GPIO_FN_HAC0_SYNC</span><span class="p">,</span> <span class="n">GPIO_FN_HAC0_BITCLK</span><span class="p">,</span>
	<span class="n">GPIO_FN_HAC1_SDOUT</span><span class="p">,</span> <span class="n">GPIO_FN_HAC1_SDIN</span><span class="p">,</span>
	<span class="n">GPIO_FN_HAC1_SYNC</span><span class="p">,</span> <span class="n">GPIO_FN_HAC1_BITCLK</span><span class="p">,</span>

	<span class="cm">/* SSI */</span>
	<span class="n">GPIO_FN_SSI0_SDATA</span><span class="p">,</span> <span class="n">GPIO_FN_SSI0_SCK</span><span class="p">,</span> <span class="n">GPIO_FN_SSI0_WS</span><span class="p">,</span> <span class="n">GPIO_FN_SSI0_CLK</span><span class="p">,</span>
	<span class="n">GPIO_FN_SSI1_SDATA</span><span class="p">,</span> <span class="n">GPIO_FN_SSI1_SCK</span><span class="p">,</span> <span class="n">GPIO_FN_SSI1_WS</span><span class="p">,</span> <span class="n">GPIO_FN_SSI1_CLK</span><span class="p">,</span>
	<span class="n">GPIO_FN_SSI2_SDATA</span><span class="p">,</span> <span class="n">GPIO_FN_SSI2_SCK</span><span class="p">,</span> <span class="n">GPIO_FN_SSI2_WS</span><span class="p">,</span>
	<span class="n">GPIO_FN_SSI3_SDATA</span><span class="p">,</span> <span class="n">GPIO_FN_SSI3_SCK</span><span class="p">,</span> <span class="n">GPIO_FN_SSI3_WS</span><span class="p">,</span>

	<span class="cm">/* SDIF1 */</span>
	<span class="n">GPIO_FN_SDIF1CMD</span><span class="p">,</span> <span class="n">GPIO_FN_SDIF1CD</span><span class="p">,</span> <span class="n">GPIO_FN_SDIF1WP</span><span class="p">,</span> <span class="n">GPIO_FN_SDIF1CLK</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDIF1D3</span><span class="p">,</span> <span class="n">GPIO_FN_SDIF1D2</span><span class="p">,</span> <span class="n">GPIO_FN_SDIF1D1</span><span class="p">,</span> <span class="n">GPIO_FN_SDIF1D0</span><span class="p">,</span>

	<span class="cm">/* SDIF0 */</span>
	<span class="n">GPIO_FN_SDIF0CMD</span><span class="p">,</span> <span class="n">GPIO_FN_SDIF0CD</span><span class="p">,</span> <span class="n">GPIO_FN_SDIF0WP</span><span class="p">,</span> <span class="n">GPIO_FN_SDIF0CLK</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDIF0D3</span><span class="p">,</span> <span class="n">GPIO_FN_SDIF0D2</span><span class="p">,</span> <span class="n">GPIO_FN_SDIF0D1</span><span class="p">,</span> <span class="n">GPIO_FN_SDIF0D0</span><span class="p">,</span>

	<span class="cm">/* TMU */</span>
	<span class="n">GPIO_FN_TCLK</span><span class="p">,</span>

	<span class="cm">/* INTC */</span>
	<span class="n">GPIO_FN_IRL7</span><span class="p">,</span> <span class="n">GPIO_FN_IRL6</span><span class="p">,</span> <span class="n">GPIO_FN_IRL5</span><span class="p">,</span> <span class="n">GPIO_FN_IRL4</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/* __CPU_SH7786_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
