// Seed: 2273779556
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  assign id_1 = -1;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always begin : LABEL_0
    id_4[-1] <= -1;
  end
  assign id_3 = (id_1);
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    output wor id_0,
    input supply0 id_1,
    input uwire id_2,
    output wand id_3,
    output supply0 id_4
);
endmodule
module module_3 (
    output wire id_0,
    input  tri1 id_1,
    input  wand id_2
);
  module_2 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.type_2 = 0;
endmodule
