
*** Running vivado
    with args -log demo_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source demo_top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue May 27 21:08:30 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source demo_top.tcl -notrace
Command: link_design -top demo_top -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1501.602 ; gain = 0.000 ; free physical = 4990 ; free virtual = 10219
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alfredo/Documentos/vicuna/demo/zybo7010.xdc]
Finished Parsing XDC File [/home/alfredo/Documentos/vicuna/demo/zybo7010.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1723.191 ; gain = 0.000 ; free physical = 4868 ; free virtual = 10097
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'Explore' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1871.426 ; gain = 0.000 ; free physical = 4773 ; free virtual = 10002
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e4bc6585

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1871.426 ; gain = 0.000 ; free physical = 4773 ; free virtual = 10002
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2233.379 ; gain = 0.000 ; free physical = 4406 ; free virtual = 9635

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a7286a8e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2275.301 ; gain = 403.875 ; free physical = 4404 ; free virtual = 9633

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 24b2e0446

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4393 ; free virtual = 9622

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 24b2e0446

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4393 ; free virtual = 9622
Phase 1 Placer Initialization | Checksum: 24b2e0446

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4392 ; free virtual = 9621

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2a21e2f6c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4413 ; free virtual = 9642

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 282c64940

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4412 ; free virtual = 9641

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 282c64940

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4412 ; free virtual = 9641

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1333da021

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4424 ; free virtual = 9653

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1333da021

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4424 ; free virtual = 9653

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 306 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 101 nets or LUTs. Breaked 0 LUT, combined 101 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2314.344 ; gain = 0.000 ; free physical = 4418 ; free virtual = 9647

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            101  |                   101  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            101  |                   101  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: b25749d4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4419 ; free virtual = 9648
Phase 2.5 Global Place Phase2 | Checksum: 21fd1cd95

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4432 ; free virtual = 9661
Phase 2 Global Placement | Checksum: 21fd1cd95

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4432 ; free virtual = 9661

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c7795a6f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4432 ; free virtual = 9661

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1003a74f1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4431 ; free virtual = 9661

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19d6bde9f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4431 ; free virtual = 9661

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1163bf7d1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4431 ; free virtual = 9661

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17b24a342

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4419 ; free virtual = 9648

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b512eb6b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4419 ; free virtual = 9648

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1dde314e4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4419 ; free virtual = 9648
Phase 3 Detail Placement | Checksum: 1dde314e4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4419 ; free virtual = 9648

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23259fa25

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=47.691 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 21feed364

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2314.344 ; gain = 0.000 ; free physical = 4403 ; free virtual = 9632
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 23137cf11

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2314.344 ; gain = 0.000 ; free physical = 4403 ; free virtual = 9632
Phase 4.1.1.1 BUFG Insertion | Checksum: 23259fa25

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4403 ; free virtual = 9632

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=47.691. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 177778c83

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4405 ; free virtual = 9634

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4405 ; free virtual = 9634
Phase 4.1 Post Commit Optimization | Checksum: 177778c83

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4404 ; free virtual = 9633

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 177778c83

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4404 ; free virtual = 9633

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 177778c83

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4404 ; free virtual = 9633
Phase 4.3 Placer Reporting | Checksum: 177778c83

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4404 ; free virtual = 9633

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2314.344 ; gain = 0.000 ; free physical = 4404 ; free virtual = 9633

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4404 ; free virtual = 9633
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e976f1fa

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4404 ; free virtual = 9633
Ending Placer Task | Checksum: 1c1510173

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 2314.344 ; gain = 442.918 ; free physical = 4404 ; free virtual = 9633
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 2314.344 ; gain = 591.152 ; free physical = 4404 ; free virtual = 9633
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file demo_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2314.344 ; gain = 0.000 ; free physical = 4373 ; free virtual = 9602
INFO: [Vivado 12-24828] Executing command : report_utilization -file demo_top_utilization_placed.rpt -pb demo_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file demo_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2314.344 ; gain = 0.000 ; free physical = 4355 ; free virtual = 9585
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2314.344 ; gain = 0.000 ; free physical = 4355 ; free virtual = 9585
Wrote PlaceDB: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2314.344 ; gain = 0.000 ; free physical = 4344 ; free virtual = 9578
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2314.344 ; gain = 0.000 ; free physical = 4344 ; free virtual = 9579
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2314.344 ; gain = 0.000 ; free physical = 4344 ; free virtual = 9579
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2314.344 ; gain = 0.000 ; free physical = 4340 ; free virtual = 9575
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2314.344 ; gain = 0.000 ; free physical = 4340 ; free virtual = 9576
Write Physdb Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2314.344 ; gain = 0.000 ; free physical = 4340 ; free virtual = 9576
INFO: [Common 17-1381] The checkpoint '/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.runs/impl_1_copy_1/demo_top_placed.dcp' has been generated.
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8ab902ab ConstDB: 0 ShapeSum: ccffa79d RouteDB: 6998572b
Post Restoration Checksum: NetGraph: ee740e7e | NumContArr: d9ff4ea0 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 34dc55258

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2400.664 ; gain = 86.320 ; free physical = 4251 ; free virtual = 9482

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 34dc55258

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2400.664 ; gain = 86.320 ; free physical = 4251 ; free virtual = 9482

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 34dc55258

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2400.664 ; gain = 86.320 ; free physical = 4251 ; free virtual = 9482
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 23c2a5104

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4244 ; free virtual = 9475
INFO: [Route 35-416] Intermediate Timing Summary | WNS=47.685 | TNS=0.000  | WHS=-1.441 | THS=-447.049|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3902
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3902
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25d998073

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4240 ; free virtual = 9471

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 25d998073

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4240 ; free virtual = 9471

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2497703d8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4238 ; free virtual = 9469
Phase 4 Initial Routing | Checksum: 2497703d8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4238 ; free virtual = 9469

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 446
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=47.644 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1c5d12c98

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4268 ; free virtual = 9499

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=47.644 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 23a49b346

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4268 ; free virtual = 9499
Phase 5 Rip-up And Reroute | Checksum: 23a49b346

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4268 ; free virtual = 9499

Phase 6 Delay and Skew Optimization

Phase 6.1 TNS Cleanup

Phase 6.1.1 Delay CleanUp
Phase 6.1.1 Delay CleanUp | Checksum: 23a49b346

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4268 ; free virtual = 9499
Phase 6.1 TNS Cleanup | Checksum: 23a49b346

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4268 ; free virtual = 9499

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 23a49b346

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4268 ; free virtual = 9499
Phase 6 Delay and Skew Optimization | Checksum: 23a49b346

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4268 ; free virtual = 9499

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=47.759 | TNS=0.000  | WHS=0.077  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2f09a40cd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4255 ; free virtual = 9486
Phase 7 Post Hold Fix | Checksum: 2f09a40cd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4255 ; free virtual = 9486

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.21298 %
  Global Horizontal Routing Utilization  = 4.27528 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2f09a40cd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4255 ; free virtual = 9486

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2f09a40cd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4251 ; free virtual = 9482

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24469974b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4235 ; free virtual = 9466

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 24469974b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4235 ; free virtual = 9466

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=47.759 | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 25abf3b0f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4235 ; free virtual = 9466
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 12.4 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1990253f0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4235 ; free virtual = 9466
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1990253f0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4235 ; free virtual = 9466

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2429.727 ; gain = 115.383 ; free physical = 4235 ; free virtual = 9466
INFO: [Vivado 12-24828] Executing command : report_drc -file demo_top_drc_routed.rpt -pb demo_top_drc_routed.pb -rpx demo_top_drc_routed.rpx
Command: report_drc -file demo_top_drc_routed.rpt -pb demo_top_drc_routed.pb -rpx demo_top_drc_routed.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/alfredo/5b31c87c-a2a0-4727-9d33-45f0f629570d/xilinx_tools/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.runs/impl_1_copy_1/demo_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file demo_top_methodology_drc_routed.rpt -pb demo_top_methodology_drc_routed.pb -rpx demo_top_methodology_drc_routed.rpx
Command: report_methodology -file demo_top_methodology_drc_routed.rpt -pb demo_top_methodology_drc_routed.pb -rpx demo_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.runs/impl_1_copy_1/demo_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file demo_top_timing_summary_routed.rpt -pb demo_top_timing_summary_routed.pb -rpx demo_top_timing_summary_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file demo_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file demo_top_route_status.rpt -pb demo_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file demo_top_bus_skew_routed.rpt -pb demo_top_bus_skew_routed.pb -rpx demo_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file demo_top_power_routed.rpt -pb demo_top_power_summary_routed.pb -rpx demo_top_power_routed.rpx
Command: report_power -file demo_top_power_routed.rpt -pb demo_top_power_summary_routed.pb -rpx demo_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file demo_top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 2606.898 ; gain = 177.172 ; free physical = 4087 ; free virtual = 9320
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2606.898 ; gain = 0.000 ; free physical = 4087 ; free virtual = 9320
Wrote PlaceDB: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2606.898 ; gain = 0.000 ; free physical = 4083 ; free virtual = 9321
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2606.898 ; gain = 0.000 ; free physical = 4083 ; free virtual = 9321
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2606.898 ; gain = 0.000 ; free physical = 4083 ; free virtual = 9322
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2606.898 ; gain = 0.000 ; free physical = 4083 ; free virtual = 9322
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2606.898 ; gain = 0.000 ; free physical = 4079 ; free virtual = 9319
Write Physdb Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2606.898 ; gain = 0.000 ; free physical = 4079 ; free virtual = 9319
INFO: [Common 17-1381] The checkpoint '/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.runs/impl_1_copy_1/demo_top_routed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 47.759 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file demo_top_timing_summary_postroute_physopted.rpt -pb demo_top_timing_summary_postroute_physopted.pb -rpx demo_top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file demo_top_bus_skew_postroute_physopted.rpt -pb demo_top_bus_skew_postroute_physopted.pb -rpx demo_top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2606.898 ; gain = 0.000 ; free physical = 4086 ; free virtual = 9322
Wrote PlaceDB: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2606.898 ; gain = 0.000 ; free physical = 4081 ; free virtual = 9322
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2606.898 ; gain = 0.000 ; free physical = 4081 ; free virtual = 9322
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2606.898 ; gain = 0.000 ; free physical = 4077 ; free virtual = 9319
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2606.898 ; gain = 0.000 ; free physical = 4077 ; free virtual = 9320
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2606.898 ; gain = 0.000 ; free physical = 4069 ; free virtual = 9313
Write Physdb Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2606.898 ; gain = 0.000 ; free physical = 4069 ; free virtual = 9313
INFO: [Common 17-1381] The checkpoint '/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.runs/impl_1_copy_1/demo_top_postroute_physopt.dcp' has been generated.
Command: write_bitstream -force demo_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./demo_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2844.250 ; gain = 237.352 ; free physical = 3823 ; free virtual = 9064
INFO: [Common 17-206] Exiting Vivado at Tue May 27 21:09:26 2025...
