|pipeline
n <= registro_1:inst101.SALIDA
RELOJ => registro_1:inst101.RELOJ
RELOJ => reg_acoplo_3:inst16.RELOJ
RELOJ => inst3.IN0
RELOJ => inst47.IN1
RELOJ => registro_1:inst100.RELOJ
RELOJ => registro_pc:inst24.RELOJ
RELOJ => registro_pc:inst15.RELOJ
RELOJ => registros:inst700666.RELOJ
RELOJ => reg_acoplo_4:inst107.RELOJ
RELOJ => registro_pc:inst6.RELOJ
RELOJ => registro_pc:inst23.RELOJ
RELOJ => registro_pc:inst700.RELOJ
RELOJ => memoria_datos:inst41.clk
RELOJ => registro_pc:inst14.RELOJ
RELOJ => registro_1:inst102.RELOJ
RELOJ => registro_1:inst103.RELOJ
RELOJ => registro_1:inst104.RELOJ
RELOJ => registro_1:inst105.RELOJ
RELOJ => registro_1:inst106.RELOJ
RESET => registro_1:inst101.RESET
RESET => reg_acoplo_3:inst16.RESET
RESET => registro_inst:inst8.RESET
RESET => registro_pc2:inst34.RESET
RESET => registro_1:inst100.RESET
RESET => registro_pc:inst24.RESET
RESET => registro_pc:inst15.RESET
RESET => registros:inst700666.RESET
RESET => reg_acoplo_4:inst107.RESET
RESET => registro_pc:inst6.RESET
RESET => registro_pc:inst23.RESET
RESET => registro_pc:inst700.RESET
RESET => registro_pc:inst14.RESET
RESET => registro_1:inst102.RESET
RESET => registro_1:inst103.RESET
RESET => registro_1:inst104.RESET
RESET => registro_1:inst105.RESET
RESET => registro_1:inst106.RESET
z <= registro_1:inst102.SALIDA
v <= registro_1:inst103.SALIDA
c <= registro_1:inst104.SALIDA
h <= registro_1:inst105.SALIDA
i <= registro_1:inst106.SALIDA
ACCA_D[0] <= registros:inst700666.ACCA_D[0]
ACCA_D[1] <= registros:inst700666.ACCA_D[1]
ACCA_D[2] <= registros:inst700666.ACCA_D[2]
ACCA_D[3] <= registros:inst700666.ACCA_D[3]
ACCA_D[4] <= registros:inst700666.ACCA_D[4]
ACCA_D[5] <= registros:inst700666.ACCA_D[5]
ACCA_D[6] <= registros:inst700666.ACCA_D[6]
ACCA_D[7] <= registros:inst700666.ACCA_D[7]
ACCA_D[8] <= registros:inst700666.ACCA_D[8]
ACCA_D[9] <= registros:inst700666.ACCA_D[9]
ACCA_D[10] <= registros:inst700666.ACCA_D[10]
ACCA_D[11] <= registros:inst700666.ACCA_D[11]
ACCA_D[12] <= registros:inst700666.ACCA_D[12]
ACCA_D[13] <= registros:inst700666.ACCA_D[13]
ACCA_D[14] <= registros:inst700666.ACCA_D[14]
ACCA_D[15] <= registros:inst700666.ACCA_D[15]
ACCB_D[0] <= registros:inst700666.ACCB_D[0]
ACCB_D[1] <= registros:inst700666.ACCB_D[1]
ACCB_D[2] <= registros:inst700666.ACCB_D[2]
ACCB_D[3] <= registros:inst700666.ACCB_D[3]
ACCB_D[4] <= registros:inst700666.ACCB_D[4]
ACCB_D[5] <= registros:inst700666.ACCB_D[5]
ACCB_D[6] <= registros:inst700666.ACCB_D[6]
ACCB_D[7] <= registros:inst700666.ACCB_D[7]
ACCB_D[8] <= registros:inst700666.ACCB_D[8]
ACCB_D[9] <= registros:inst700666.ACCB_D[9]
ACCB_D[10] <= registros:inst700666.ACCB_D[10]
ACCB_D[11] <= registros:inst700666.ACCB_D[11]
ACCB_D[12] <= registros:inst700666.ACCB_D[12]
ACCB_D[13] <= registros:inst700666.ACCB_D[13]
ACCB_D[14] <= registros:inst700666.ACCB_D[14]
ACCB_D[15] <= registros:inst700666.ACCB_D[15]
AUX_D[0] <= registros:inst700666.AUX_D[0]
AUX_D[1] <= registros:inst700666.AUX_D[1]
AUX_D[2] <= registros:inst700666.AUX_D[2]
AUX_D[3] <= registros:inst700666.AUX_D[3]
AUX_D[4] <= registros:inst700666.AUX_D[4]
AUX_D[5] <= registros:inst700666.AUX_D[5]
AUX_D[6] <= registros:inst700666.AUX_D[6]
AUX_D[7] <= registros:inst700666.AUX_D[7]
AUX_D[8] <= registros:inst700666.AUX_D[8]
AUX_D[9] <= registros:inst700666.AUX_D[9]
AUX_D[10] <= registros:inst700666.AUX_D[10]
AUX_D[11] <= registros:inst700666.AUX_D[11]
AUX_D[12] <= registros:inst700666.AUX_D[12]
AUX_D[13] <= registros:inst700666.AUX_D[13]
AUX_D[14] <= registros:inst700666.AUX_D[14]
AUX_D[15] <= registros:inst700666.AUX_D[15]
IX_D[0] <= registros:inst700666.IX_D[0]
IX_D[1] <= registros:inst700666.IX_D[1]
IX_D[2] <= registros:inst700666.IX_D[2]
IX_D[3] <= registros:inst700666.IX_D[3]
IX_D[4] <= registros:inst700666.IX_D[4]
IX_D[5] <= registros:inst700666.IX_D[5]
IX_D[6] <= registros:inst700666.IX_D[6]
IX_D[7] <= registros:inst700666.IX_D[7]
IX_D[8] <= registros:inst700666.IX_D[8]
IX_D[9] <= registros:inst700666.IX_D[9]
IX_D[10] <= registros:inst700666.IX_D[10]
IX_D[11] <= registros:inst700666.IX_D[11]
IX_D[12] <= registros:inst700666.IX_D[12]
IX_D[13] <= registros:inst700666.IX_D[13]
IX_D[14] <= registros:inst700666.IX_D[14]
IX_D[15] <= registros:inst700666.IX_D[15]
IY_D[0] <= registros:inst700666.IY_D[0]
IY_D[1] <= registros:inst700666.IY_D[1]
IY_D[2] <= registros:inst700666.IY_D[2]
IY_D[3] <= registros:inst700666.IY_D[3]
IY_D[4] <= registros:inst700666.IY_D[4]
IY_D[5] <= registros:inst700666.IY_D[5]
IY_D[6] <= registros:inst700666.IY_D[6]
IY_D[7] <= registros:inst700666.IY_D[7]
IY_D[8] <= registros:inst700666.IY_D[8]
IY_D[9] <= registros:inst700666.IY_D[9]
IY_D[10] <= registros:inst700666.IY_D[10]
IY_D[11] <= registros:inst700666.IY_D[11]
IY_D[12] <= registros:inst700666.IY_D[12]
IY_D[13] <= registros:inst700666.IY_D[13]
IY_D[14] <= registros:inst700666.IY_D[14]
IY_D[15] <= registros:inst700666.IY_D[15]
SP_D[0] <= registros:inst700666.SP_D[0]
SP_D[1] <= registros:inst700666.SP_D[1]
SP_D[2] <= registros:inst700666.SP_D[2]
SP_D[3] <= registros:inst700666.SP_D[3]
SP_D[4] <= registros:inst700666.SP_D[4]
SP_D[5] <= registros:inst700666.SP_D[5]
SP_D[6] <= registros:inst700666.SP_D[6]
SP_D[7] <= registros:inst700666.SP_D[7]
SP_D[8] <= registros:inst700666.SP_D[8]
SP_D[9] <= registros:inst700666.SP_D[9]
SP_D[10] <= registros:inst700666.SP_D[10]
SP_D[11] <= registros:inst700666.SP_D[11]
SP_D[12] <= registros:inst700666.SP_D[12]
SP_D[13] <= registros:inst700666.SP_D[13]
SP_D[14] <= registros:inst700666.SP_D[14]
SP_D[15] <= registros:inst700666.SP_D[15]


|pipeline|registro_1:inst101
RELOJ => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|ccr:inst
selflags[0] => Equal0.IN3
selflags[0] => Equal1.IN3
selflags[0] => Equal2.IN2
selflags[0] => Equal3.IN3
selflags[0] => Equal4.IN2
selflags[0] => Equal5.IN3
selflags[0] => Equal6.IN1
selflags[0] => Equal7.IN3
selflags[0] => Equal8.IN2
selflags[0] => Equal9.IN3
selflags[0] => Equal10.IN1
selflags[0] => Equal11.IN3
selflags[0] => Equal12.IN1
selflags[1] => Equal0.IN2
selflags[1] => Equal1.IN2
selflags[1] => Equal2.IN3
selflags[1] => Equal3.IN2
selflags[1] => Equal4.IN1
selflags[1] => Equal5.IN1
selflags[1] => Equal6.IN3
selflags[1] => Equal7.IN2
selflags[1] => Equal8.IN1
selflags[1] => Equal9.IN1
selflags[1] => Equal10.IN3
selflags[1] => Equal11.IN2
selflags[1] => Equal12.IN0
selflags[2] => Equal0.IN1
selflags[2] => Equal1.IN1
selflags[2] => Equal2.IN1
selflags[2] => Equal3.IN1
selflags[2] => Equal4.IN3
selflags[2] => Equal5.IN2
selflags[2] => Equal6.IN2
selflags[2] => Equal7.IN1
selflags[2] => Equal8.IN0
selflags[2] => Equal9.IN0
selflags[2] => Equal10.IN0
selflags[2] => Equal11.IN0
selflags[2] => Equal12.IN3
selflags[3] => Equal0.IN0
selflags[3] => Equal1.IN0
selflags[3] => Equal2.IN0
selflags[3] => Equal3.IN0
selflags[3] => Equal4.IN0
selflags[3] => Equal5.IN0
selflags[3] => Equal6.IN0
selflags[3] => Equal7.IN0
selflags[3] => Equal8.IN3
selflags[3] => Equal9.IN2
selflags[3] => Equal10.IN2
selflags[3] => Equal11.IN1
selflags[3] => Equal12.IN2
nupa => ni.DATAIN
zupa => zi.DATAIN
vupa => vi.DATAA
vupa => vi.DATAB
vupa => vi.DATAB
cupa => ci.DATAB
cupa => ci.DATAB
hupa => hi.DATAIN
n <= ni.DB_MAX_OUTPUT_PORT_TYPE
z <= zi.DB_MAX_OUTPUT_PORT_TYPE
v <= vi.DB_MAX_OUTPUT_PORT_TYPE
c <= ci.DB_MAX_OUTPUT_PORT_TYPE
h <= hi.DB_MAX_OUTPUT_PORT_TYPE
i <= ii.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|upa:inst33
selop[0] => Equal0.IN7
selop[0] => Equal1.IN7
selop[0] => Equal2.IN7
selop[0] => Equal3.IN7
selop[0] => Equal4.IN7
selop[0] => Equal5.IN7
selop[0] => Equal6.IN7
selop[0] => Equal7.IN7
selop[0] => Equal8.IN7
selop[0] => Equal9.IN7
selop[0] => Equal10.IN7
selop[0] => Equal11.IN7
selop[1] => Equal0.IN6
selop[1] => Equal1.IN6
selop[1] => Equal2.IN6
selop[1] => Equal3.IN6
selop[1] => Equal4.IN6
selop[1] => Equal5.IN6
selop[1] => Equal6.IN6
selop[1] => Equal7.IN6
selop[1] => Equal8.IN6
selop[1] => Equal9.IN6
selop[1] => Equal10.IN6
selop[1] => Equal11.IN6
selop[2] => Equal0.IN5
selop[2] => Equal1.IN5
selop[2] => Equal2.IN5
selop[2] => Equal3.IN5
selop[2] => Equal4.IN5
selop[2] => Equal5.IN5
selop[2] => Equal6.IN5
selop[2] => Equal7.IN5
selop[2] => Equal8.IN5
selop[2] => Equal9.IN5
selop[2] => Equal10.IN5
selop[2] => Equal11.IN5
selop[3] => Equal0.IN4
selop[3] => Equal1.IN4
selop[3] => Equal2.IN4
selop[3] => Equal3.IN4
selop[3] => Equal4.IN4
selop[3] => Equal5.IN4
selop[3] => Equal6.IN4
selop[3] => Equal7.IN4
selop[3] => Equal8.IN4
selop[3] => Equal9.IN4
selop[3] => Equal10.IN4
selop[3] => Equal11.IN4
op1[0] => Add0.IN16
op1[0] => Add2.IN32
op1[0] => opres.IN0
op1[0] => opres.IN0
op1[0] => opres.IN0
op1[0] => opres[1].DATAB
op1[0] => opres[1].DATAB
op1[0] => opres[16].DATAA
op1[0] => opres[16].DATAB
op1[0] => opres[16].DATAB
op1[0] => Add4.IN16
op1[1] => Add0.IN15
op1[1] => Add2.IN31
op1[1] => opres.IN0
op1[1] => opres.IN0
op1[1] => opres.IN0
op1[1] => opres[0].DATAA
op1[1] => opres[0].DATAB
op1[1] => opres[0].DATAB
op1[1] => opres[2].DATAB
op1[1] => opres[2].DATAB
op1[1] => Add4.IN15
op1[2] => Add0.IN14
op1[2] => Add2.IN30
op1[2] => opres.IN0
op1[2] => opres.IN0
op1[2] => opres.IN0
op1[2] => opres[1].DATAA
op1[2] => opres[1].DATAB
op1[2] => opres[1].DATAB
op1[2] => opres[3].DATAB
op1[2] => opres[3].DATAB
op1[2] => Add4.IN14
op1[3] => Add0.IN13
op1[3] => Add2.IN29
op1[3] => opres.IN0
op1[3] => opres.IN0
op1[3] => opres.IN0
op1[3] => opres[2].DATAA
op1[3] => opres[2].DATAB
op1[3] => opres[2].DATAB
op1[3] => opres[4].DATAB
op1[3] => opres[4].DATAB
op1[3] => Add4.IN13
op1[4] => Add0.IN12
op1[4] => Add2.IN28
op1[4] => opres.IN0
op1[4] => opres.IN0
op1[4] => opres.IN0
op1[4] => opres[3].DATAA
op1[4] => opres[3].DATAB
op1[4] => opres[3].DATAB
op1[4] => opres[5].DATAB
op1[4] => opres[5].DATAB
op1[4] => Add4.IN12
op1[5] => Add0.IN11
op1[5] => Add2.IN27
op1[5] => opres.IN0
op1[5] => opres.IN0
op1[5] => opres.IN0
op1[5] => opres[4].DATAA
op1[5] => opres[4].DATAB
op1[5] => opres[4].DATAB
op1[5] => opres[6].DATAB
op1[5] => opres[6].DATAB
op1[5] => Add4.IN11
op1[6] => Add0.IN10
op1[6] => Add2.IN26
op1[6] => opres.IN0
op1[6] => opres.IN0
op1[6] => opres.IN0
op1[6] => opres[5].DATAA
op1[6] => opres[5].DATAB
op1[6] => opres[5].DATAB
op1[6] => opres[7].DATAB
op1[6] => opres[7].DATAB
op1[6] => Add4.IN10
op1[7] => Add0.IN9
op1[7] => Add2.IN25
op1[7] => opres.IN0
op1[7] => opres.IN0
op1[7] => opres.IN0
op1[7] => opres[6].DATAA
op1[7] => opres[6].DATAB
op1[7] => opres[6].DATAB
op1[7] => opres[8].DATAB
op1[7] => opres[8].DATAB
op1[7] => Add4.IN9
op1[8] => Add0.IN8
op1[8] => Add2.IN24
op1[8] => opres.IN0
op1[8] => opres.IN0
op1[8] => opres.IN0
op1[8] => opres[7].DATAA
op1[8] => opres[7].DATAB
op1[8] => opres[7].DATAB
op1[8] => opres[9].DATAB
op1[8] => opres[9].DATAB
op1[8] => Add4.IN8
op1[9] => Add0.IN7
op1[9] => Add2.IN23
op1[9] => opres.IN0
op1[9] => opres.IN0
op1[9] => opres.IN0
op1[9] => opres[8].DATAA
op1[9] => opres[8].DATAB
op1[9] => opres[8].DATAB
op1[9] => opres[10].DATAB
op1[9] => opres[10].DATAB
op1[9] => Add4.IN7
op1[10] => Add0.IN6
op1[10] => Add2.IN22
op1[10] => opres.IN0
op1[10] => opres.IN0
op1[10] => opres.IN0
op1[10] => opres[9].DATAA
op1[10] => opres[9].DATAB
op1[10] => opres[9].DATAB
op1[10] => opres[11].DATAB
op1[10] => opres[11].DATAB
op1[10] => Add4.IN6
op1[11] => Add0.IN5
op1[11] => Add2.IN21
op1[11] => opres.IN0
op1[11] => opres.IN0
op1[11] => opres.IN0
op1[11] => opres[10].DATAA
op1[11] => opres[10].DATAB
op1[11] => opres[10].DATAB
op1[11] => opres[12].DATAB
op1[11] => opres[12].DATAB
op1[11] => Add4.IN5
op1[12] => Add0.IN4
op1[12] => Add2.IN20
op1[12] => opres.IN0
op1[12] => opres.IN0
op1[12] => opres.IN0
op1[12] => opres[11].DATAA
op1[12] => opres[11].DATAB
op1[12] => opres[11].DATAB
op1[12] => opres[13].DATAB
op1[12] => opres[13].DATAB
op1[12] => Add4.IN4
op1[13] => Add0.IN3
op1[13] => Add2.IN19
op1[13] => opres.IN0
op1[13] => opres.IN0
op1[13] => opres.IN0
op1[13] => opres[12].DATAA
op1[13] => opres[12].DATAB
op1[13] => opres[12].DATAB
op1[13] => opres[14].DATAB
op1[13] => opres[14].DATAB
op1[13] => Add4.IN3
op1[14] => Add0.IN2
op1[14] => Add2.IN18
op1[14] => opres.IN0
op1[14] => opres.IN0
op1[14] => opres.IN0
op1[14] => opres[13].DATAA
op1[14] => opres[13].DATAB
op1[14] => opres[13].DATAB
op1[14] => opres[15].DATAB
op1[14] => opres[15].DATAB
op1[14] => Add4.IN2
op1[15] => Add0.IN1
op1[15] => Add2.IN17
op1[15] => opres.IN0
op1[15] => opres.IN0
op1[15] => opres.IN0
op1[15] => opres[14].DATAA
op1[15] => opres[14].DATAB
op1[15] => opres[14].DATAB
op1[15] => opres[15].DATAB
op1[15] => opres[16].DATAB
op1[15] => opres[16].DATAB
op1[15] => Add4.IN1
op2[0] => Add0.IN32
op2[0] => opres.IN1
op2[0] => opres.IN1
op2[0] => opres.IN1
op2[0] => Add4.IN32
op2[0] => Add2.IN16
op2[1] => Add0.IN31
op2[1] => opres.IN1
op2[1] => opres.IN1
op2[1] => opres.IN1
op2[1] => Add4.IN31
op2[1] => Add2.IN15
op2[2] => Add0.IN30
op2[2] => opres.IN1
op2[2] => opres.IN1
op2[2] => opres.IN1
op2[2] => Add4.IN30
op2[2] => Add2.IN14
op2[3] => Add0.IN29
op2[3] => opres.IN1
op2[3] => opres.IN1
op2[3] => opres.IN1
op2[3] => Add4.IN29
op2[3] => Add2.IN13
op2[4] => Add0.IN28
op2[4] => opres.IN1
op2[4] => opres.IN1
op2[4] => opres.IN1
op2[4] => Add4.IN28
op2[4] => Add2.IN12
op2[5] => Add0.IN27
op2[5] => opres.IN1
op2[5] => opres.IN1
op2[5] => opres.IN1
op2[5] => Add4.IN27
op2[5] => Add2.IN11
op2[6] => Add0.IN26
op2[6] => opres.IN1
op2[6] => opres.IN1
op2[6] => opres.IN1
op2[6] => Add4.IN26
op2[6] => Add2.IN10
op2[7] => Add0.IN25
op2[7] => opres.IN1
op2[7] => opres.IN1
op2[7] => opres.IN1
op2[7] => Add4.IN25
op2[7] => Add2.IN9
op2[8] => Add0.IN24
op2[8] => opres.IN1
op2[8] => opres.IN1
op2[8] => opres.IN1
op2[8] => Add4.IN24
op2[8] => Add2.IN8
op2[9] => Add0.IN23
op2[9] => opres.IN1
op2[9] => opres.IN1
op2[9] => opres.IN1
op2[9] => Add4.IN23
op2[9] => Add2.IN7
op2[10] => Add0.IN22
op2[10] => opres.IN1
op2[10] => opres.IN1
op2[10] => opres.IN1
op2[10] => Add4.IN22
op2[10] => Add2.IN6
op2[11] => Add0.IN21
op2[11] => opres.IN1
op2[11] => opres.IN1
op2[11] => opres.IN1
op2[11] => Add4.IN21
op2[11] => Add2.IN5
op2[12] => Add0.IN20
op2[12] => opres.IN1
op2[12] => opres.IN1
op2[12] => opres.IN1
op2[12] => Add4.IN20
op2[12] => Add2.IN4
op2[13] => Add0.IN19
op2[13] => opres.IN1
op2[13] => opres.IN1
op2[13] => opres.IN1
op2[13] => Add4.IN19
op2[13] => Add2.IN3
op2[14] => Add0.IN18
op2[14] => opres.IN1
op2[14] => opres.IN1
op2[14] => opres.IN1
op2[14] => Add4.IN18
op2[14] => Add2.IN2
op2[15] => Add0.IN17
op2[15] => opres.IN1
op2[15] => opres.IN1
op2[15] => opres.IN1
op2[15] => Add4.IN17
op2[15] => Add2.IN1
acarreo => Add1.IN34
acarreo => Add3.IN34
acarreo => Add5.IN34
acarreo => opres[0].DATAB
acarreo => opres[15].DATAA
n <= opres[15].DB_MAX_OUTPUT_PORT_TYPE
z <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
v <= opres[16].DB_MAX_OUTPUT_PORT_TYPE
c <= opres[16].DB_MAX_OUTPUT_PORT_TYPE
h <= opres[8].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= opres[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= opres[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= opres[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= opres[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= opres[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= opres[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= opres[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= opres[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= opres[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= opres[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= opres[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= opres[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= opres[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= opres[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= opres[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= opres[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|BUSMUX:inst40
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|pipeline|BUSMUX:inst40|lpm_mux:$00000
data[0][0] => mux_t5c:auto_generated.data[0]
data[1][0] => mux_t5c:auto_generated.data[1]
sel[0] => mux_t5c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t5c:auto_generated.result[0]


|pipeline|BUSMUX:inst40|lpm_mux:$00000|mux_t5c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|reg_acoplo_3:inst16
RELOJ => seldirw[0].CLK
RELOJ => seldirw[1].CLK
RELOJ => memw.CLK
RELOJ => selregw[0].CLK
RELOJ => selregw[1].CLK
RELOJ => selregw[2].CLK
RELOJ => vf.CLK
RELOJ => selbranch[0].CLK
RELOJ => selbranch[1].CLK
RELOJ => selbranch[2].CLK
RELOJ => selfalgs[0].CLK
RELOJ => selfalgs[1].CLK
RELOJ => selfalgs[2].CLK
RELOJ => selfalgs[3].CLK
RELOJ => cadj.CLK
RELOJ => selc.CLK
RELOJ => selresult[0].CLK
RELOJ => selresult[1].CLK
RELOJ => selop[0].CLK
RELOJ => selop[1].CLK
RELOJ => selop[2].CLK
RELOJ => selop[3].CLK
RESET => seldirw[0].ACLR
RESET => seldirw[1].ACLR
RESET => memw.ACLR
RESET => selregw[0].ACLR
RESET => selregw[1].ACLR
RESET => selregw[2].ACLR
RESET => vf.PRESET
RESET => selbranch[0].ACLR
RESET => selbranch[1].ACLR
RESET => selbranch[2].ACLR
RESET => selfalgs[0].ACLR
RESET => selfalgs[1].ACLR
RESET => selfalgs[2].ACLR
RESET => selfalgs[3].ACLR
RESET => cadj.ACLR
RESET => selc.ACLR
RESET => selresult[0].ACLR
RESET => selresult[1].ACLR
RESET => selop[0].ACLR
RESET => selop[1].ACLR
RESET => selop[2].ACLR
RESET => selop[3].ACLR
selopi[0] => selop[0].DATAIN
selopi[1] => selop[1].DATAIN
selopi[2] => selop[2].DATAIN
selopi[3] => selop[3].DATAIN
selresulti[0] => selresult[0].DATAIN
selresulti[1] => selresult[1].DATAIN
selci => selc.DATAIN
cadji => cadj.DATAIN
selfalgsi[0] => selfalgs[0].DATAIN
selfalgsi[1] => selfalgs[1].DATAIN
selfalgsi[2] => selfalgs[2].DATAIN
selfalgsi[3] => selfalgs[3].DATAIN
selbranchi[0] => selbranch[0].DATAIN
selbranchi[1] => selbranch[1].DATAIN
selbranchi[2] => selbranch[2].DATAIN
vfi => vf.DATAIN
selregwi[0] => selregw[0].DATAIN
selregwi[1] => selregw[1].DATAIN
selregwi[2] => selregw[2].DATAIN
memwi => memw.DATAIN
seldirwi[0] => seldirw[0].DATAIN
seldirwi[1] => seldirw[1].DATAIN
selopo[0] <= selop[0].DB_MAX_OUTPUT_PORT_TYPE
selopo[1] <= selop[1].DB_MAX_OUTPUT_PORT_TYPE
selopo[2] <= selop[2].DB_MAX_OUTPUT_PORT_TYPE
selopo[3] <= selop[3].DB_MAX_OUTPUT_PORT_TYPE
selresulto[0] <= selresult[0].DB_MAX_OUTPUT_PORT_TYPE
selresulto[1] <= selresult[1].DB_MAX_OUTPUT_PORT_TYPE
selco <= selc.DB_MAX_OUTPUT_PORT_TYPE
cadjo <= cadj.DB_MAX_OUTPUT_PORT_TYPE
selfalgso[0] <= selfalgs[0].DB_MAX_OUTPUT_PORT_TYPE
selfalgso[1] <= selfalgs[1].DB_MAX_OUTPUT_PORT_TYPE
selfalgso[2] <= selfalgs[2].DB_MAX_OUTPUT_PORT_TYPE
selfalgso[3] <= selfalgs[3].DB_MAX_OUTPUT_PORT_TYPE
selbrancho[0] <= selbranch[0].DB_MAX_OUTPUT_PORT_TYPE
selbrancho[1] <= selbranch[1].DB_MAX_OUTPUT_PORT_TYPE
selbrancho[2] <= selbranch[2].DB_MAX_OUTPUT_PORT_TYPE
vfo <= vf.DB_MAX_OUTPUT_PORT_TYPE
selregwo[0] <= selregw[0].DB_MAX_OUTPUT_PORT_TYPE
selregwo[1] <= selregw[1].DB_MAX_OUTPUT_PORT_TYPE
selregwo[2] <= selregw[2].DB_MAX_OUTPUT_PORT_TYPE
memwo <= memw.DB_MAX_OUTPUT_PORT_TYPE
seldirwo[0] <= seldirw[0].DB_MAX_OUTPUT_PORT_TYPE
seldirwo[1] <= seldirw[1].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|BUSMUX:inst27
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|pipeline|BUSMUX:inst27|lpm_mux:$00000
data[0][0] => mux_t5c:auto_generated.data[0]
data[1][0] => mux_t5c:auto_generated.data[1]
sel[0] => mux_t5c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t5c:auto_generated.result[0]


|pipeline|BUSMUX:inst27|lpm_mux:$00000|mux_t5c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|u_detenciones:inst49
selregr[0] => Equal0.IN7
selregr[0] => Equal1.IN7
selregr[0] => Equal2.IN7
selregr[0] => Equal3.IN7
selregr[0] => Equal5.IN7
selregr[0] => Equal7.IN7
selregr[0] => Equal8.IN7
selregr[0] => Equal9.IN7
selregr[0] => Equal12.IN7
selregr[0] => Equal14.IN7
selregr[0] => Equal16.IN7
selregr[0] => Equal18.IN7
selregr[0] => Equal20.IN7
selregr[0] => Equal22.IN7
selregr[0] => Equal24.IN7
selregr[1] => Equal0.IN6
selregr[1] => Equal1.IN6
selregr[1] => Equal2.IN6
selregr[1] => Equal3.IN6
selregr[1] => Equal5.IN6
selregr[1] => Equal7.IN6
selregr[1] => Equal8.IN6
selregr[1] => Equal9.IN6
selregr[1] => Equal12.IN6
selregr[1] => Equal14.IN6
selregr[1] => Equal16.IN6
selregr[1] => Equal18.IN6
selregr[1] => Equal20.IN6
selregr[1] => Equal22.IN6
selregr[1] => Equal24.IN6
selregr[2] => Equal0.IN5
selregr[2] => Equal1.IN5
selregr[2] => Equal2.IN5
selregr[2] => Equal3.IN5
selregr[2] => Equal5.IN5
selregr[2] => Equal7.IN5
selregr[2] => Equal8.IN5
selregr[2] => Equal9.IN5
selregr[2] => Equal12.IN5
selregr[2] => Equal14.IN5
selregr[2] => Equal16.IN5
selregr[2] => Equal18.IN5
selregr[2] => Equal20.IN5
selregr[2] => Equal22.IN5
selregr[2] => Equal24.IN5
selregr[3] => Equal0.IN4
selregr[3] => Equal1.IN4
selregr[3] => Equal2.IN4
selregr[3] => Equal3.IN4
selregr[3] => Equal5.IN4
selregr[3] => Equal7.IN4
selregr[3] => Equal8.IN4
selregr[3] => Equal9.IN4
selregr[3] => Equal12.IN4
selregr[3] => Equal14.IN4
selregr[3] => Equal16.IN4
selregr[3] => Equal18.IN4
selregr[3] => Equal20.IN4
selregr[3] => Equal22.IN4
selregr[3] => Equal24.IN4
selregrid[0] => Equal10.IN7
selregrid[0] => Equal17.IN7
selregrid[0] => Equal19.IN7
selregrid[0] => Equal21.IN7
selregrid[0] => Equal23.IN7
selregrid[0] => Equal25.IN7
selregrid[1] => Equal10.IN6
selregrid[1] => Equal17.IN6
selregrid[1] => Equal19.IN6
selregrid[1] => Equal21.IN6
selregrid[1] => Equal23.IN6
selregrid[1] => Equal25.IN6
selregrid[2] => Equal10.IN5
selregrid[2] => Equal17.IN5
selregrid[2] => Equal19.IN5
selregrid[2] => Equal21.IN5
selregrid[2] => Equal23.IN5
selregrid[2] => Equal25.IN5
selregrex[0] => Equal4.IN7
selregrex[0] => Equal6.IN7
selregrex[0] => Equal11.IN7
selregrex[0] => Equal13.IN7
selregrex[0] => Equal15.IN7
selregrex[0] => Equal26.IN7
selregrex[1] => Equal4.IN6
selregrex[1] => Equal6.IN6
selregrex[1] => Equal11.IN6
selregrex[1] => Equal13.IN6
selregrex[1] => Equal15.IN6
selregrex[1] => Equal26.IN6
selregrex[2] => Equal4.IN5
selregrex[2] => Equal6.IN5
selregrex[2] => Equal11.IN5
selregrex[2] => Equal13.IN5
selregrex[2] => Equal15.IN5
selregrex[2] => Equal26.IN5
ifidwrite <= ifidwrite.DB_MAX_OUTPUT_PORT_TYPE
PCWrite <= PCWrite.DB_MAX_OUTPUT_PORT_TYPE
selctrl <= selctrl.DB_MAX_OUTPUT_PORT_TYPE
selregr2[0] <= <GND>
selregr2[1] <= <GND>
selregr2[2] <= <GND>
selregr2[3] <= <GND>
sels1 <= <GND>
sr <= <GND>
cin <= <GND>
sels2 <= <GND>
seldato <= <GND>
selsrc[0] <= <GND>
selsrc[1] <= <GND>
selsrc[2] <= <GND>
seldir[0] <= <GND>
seldir[1] <= <GND>
selop[0] <= <GND>
selop[1] <= <GND>
selop[2] <= <GND>
selop[3] <= <GND>
selresult[0] <= <GND>
selresult[1] <= <GND>
selc <= <GND>
cadj <= <GND>
selfalgs[0] <= <GND>
selfalgs[1] <= <GND>
selfalgs[2] <= <GND>
selfalgs[3] <= <GND>
selbranch[0] <= <GND>
selbranch[1] <= <GND>
selbranch[2] <= <GND>
vf <= <VCC>
selregw[0] <= <GND>
selregw[1] <= <GND>
selregw[2] <= <GND>
memw <= <GND>
seldirw[0] <= <GND>
seldirw[1] <= <GND>


|pipeline|u_control:inst4
inst[0] => Equal0.IN31
inst[0] => Equal1.IN31
inst[0] => Equal2.IN31
inst[0] => Equal3.IN31
inst[1] => Equal0.IN30
inst[1] => Equal1.IN30
inst[1] => Equal2.IN30
inst[1] => Equal3.IN30
inst[2] => Equal0.IN29
inst[2] => Equal1.IN29
inst[2] => Equal2.IN29
inst[2] => Equal3.IN29
inst[3] => Equal0.IN28
inst[3] => Equal1.IN28
inst[3] => Equal2.IN28
inst[3] => Equal3.IN28
inst[4] => Equal0.IN27
inst[4] => Equal1.IN27
inst[4] => Equal2.IN27
inst[4] => Equal3.IN27
inst[5] => Equal0.IN26
inst[5] => Equal1.IN26
inst[5] => Equal2.IN26
inst[5] => Equal3.IN26
inst[6] => Equal0.IN25
inst[6] => Equal1.IN25
inst[6] => Equal2.IN25
inst[6] => Equal3.IN25
inst[7] => Equal0.IN24
inst[7] => Equal1.IN24
inst[7] => Equal2.IN24
inst[7] => Equal3.IN24
inst[8] => Equal0.IN23
inst[8] => Equal1.IN23
inst[8] => Equal2.IN23
inst[8] => Equal3.IN23
inst[9] => Equal0.IN22
inst[9] => Equal1.IN22
inst[9] => Equal2.IN22
inst[9] => Equal3.IN22
inst[10] => Equal0.IN21
inst[10] => Equal1.IN21
inst[10] => Equal2.IN21
inst[10] => Equal3.IN21
inst[11] => Equal0.IN20
inst[11] => Equal1.IN20
inst[11] => Equal2.IN20
inst[11] => Equal3.IN20
inst[12] => Equal0.IN19
inst[12] => Equal1.IN19
inst[12] => Equal2.IN19
inst[12] => Equal3.IN19
inst[13] => Equal0.IN18
inst[13] => Equal1.IN18
inst[13] => Equal2.IN18
inst[13] => Equal3.IN18
inst[14] => Equal0.IN17
inst[14] => Equal1.IN17
inst[14] => Equal2.IN17
inst[14] => Equal3.IN17
inst[15] => Equal0.IN16
inst[15] => Equal1.IN16
inst[15] => Equal2.IN16
inst[15] => Equal3.IN16
selregr[0] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
selregr[1] <= <GND>
selregr[2] <= <GND>
selregr[3] <= <GND>
sels1 <= <GND>
sr <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
cin <= <GND>
sels2 <= <GND>
seldato <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
selsrc[0] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
selsrc[1] <= selsrc.DB_MAX_OUTPUT_PORT_TYPE
selsrc[2] <= <GND>
seldir[0] <= <GND>
seldir[1] <= <GND>
selop[0] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
selop[1] <= <GND>
selop[2] <= selsrc.DB_MAX_OUTPUT_PORT_TYPE
selop[3] <= <GND>
selresult[0] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
selresult[1] <= <GND>
selc <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
cadj <= <GND>
selfalgs[0] <= selfalgs.DB_MAX_OUTPUT_PORT_TYPE
selfalgs[1] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
selfalgs[2] <= <GND>
selfalgs[3] <= <GND>
selbranch[0] <= <GND>
selbranch[1] <= <GND>
selbranch[2] <= <GND>
vf <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
selregw[0] <= selregw.DB_MAX_OUTPUT_PORT_TYPE
selregw[1] <= <GND>
selregw[2] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
memw <= <GND>
seldirw[0] <= <GND>
seldirw[1] <= <GND>


|pipeline|registro_inst:inst8
RELOJ => valor_interno[0].CLK
RELOJ => valor_interno[1].CLK
RELOJ => valor_interno[2].CLK
RELOJ => valor_interno[3].CLK
RELOJ => valor_interno[4].CLK
RELOJ => valor_interno[5].CLK
RELOJ => valor_interno[6].CLK
RELOJ => valor_interno[7].CLK
RELOJ => valor_interno[8].CLK
RELOJ => valor_interno[9].CLK
RELOJ => valor_interno[10].CLK
RELOJ => valor_interno[11].CLK
RELOJ => valor_interno[12].CLK
RELOJ => valor_interno[13].CLK
RELOJ => valor_interno[14].CLK
RELOJ => valor_interno[15].CLK
RELOJ => valor_interno[16].CLK
RELOJ => valor_interno[17].CLK
RELOJ => valor_interno[18].CLK
RELOJ => valor_interno[19].CLK
RELOJ => valor_interno[20].CLK
RELOJ => valor_interno[21].CLK
RELOJ => valor_interno[22].CLK
RELOJ => valor_interno[23].CLK
RELOJ => valor_interno[24].CLK
RELOJ => valor_interno[25].CLK
RELOJ => valor_interno[26].CLK
RELOJ => valor_interno[27].CLK
RELOJ => valor_interno[28].CLK
RELOJ => valor_interno[29].CLK
RELOJ => valor_interno[30].CLK
RELOJ => valor_interno[31].CLK
RESET => valor_interno[0].ACLR
RESET => valor_interno[1].ACLR
RESET => valor_interno[2].ACLR
RESET => valor_interno[3].ACLR
RESET => valor_interno[4].ACLR
RESET => valor_interno[5].ACLR
RESET => valor_interno[6].ACLR
RESET => valor_interno[7].ACLR
RESET => valor_interno[8].ACLR
RESET => valor_interno[9].ACLR
RESET => valor_interno[10].ACLR
RESET => valor_interno[11].ACLR
RESET => valor_interno[12].ACLR
RESET => valor_interno[13].ACLR
RESET => valor_interno[14].ACLR
RESET => valor_interno[15].ACLR
RESET => valor_interno[16].ACLR
RESET => valor_interno[17].ACLR
RESET => valor_interno[18].ACLR
RESET => valor_interno[19].ACLR
RESET => valor_interno[20].ACLR
RESET => valor_interno[21].ACLR
RESET => valor_interno[22].ACLR
RESET => valor_interno[23].ACLR
RESET => valor_interno[24].ACLR
RESET => valor_interno[25].ACLR
RESET => valor_interno[26].ACLR
RESET => valor_interno[27].ACLR
RESET => valor_interno[28].ACLR
RESET => valor_interno[29].ACLR
RESET => valor_interno[30].ACLR
RESET => valor_interno[31].ACLR
ENTRADA[0] => valor_interno[0].DATAIN
ENTRADA[1] => valor_interno[1].DATAIN
ENTRADA[2] => valor_interno[2].DATAIN
ENTRADA[3] => valor_interno[3].DATAIN
ENTRADA[4] => valor_interno[4].DATAIN
ENTRADA[5] => valor_interno[5].DATAIN
ENTRADA[6] => valor_interno[6].DATAIN
ENTRADA[7] => valor_interno[7].DATAIN
ENTRADA[8] => valor_interno[8].DATAIN
ENTRADA[9] => valor_interno[9].DATAIN
ENTRADA[10] => valor_interno[10].DATAIN
ENTRADA[11] => valor_interno[11].DATAIN
ENTRADA[12] => valor_interno[12].DATAIN
ENTRADA[13] => valor_interno[13].DATAIN
ENTRADA[14] => valor_interno[14].DATAIN
ENTRADA[15] => valor_interno[15].DATAIN
ENTRADA[16] => valor_interno[16].DATAIN
ENTRADA[17] => valor_interno[17].DATAIN
ENTRADA[18] => valor_interno[18].DATAIN
ENTRADA[19] => valor_interno[19].DATAIN
ENTRADA[20] => valor_interno[20].DATAIN
ENTRADA[21] => valor_interno[21].DATAIN
ENTRADA[22] => valor_interno[22].DATAIN
ENTRADA[23] => valor_interno[23].DATAIN
ENTRADA[24] => valor_interno[24].DATAIN
ENTRADA[25] => valor_interno[25].DATAIN
ENTRADA[26] => valor_interno[26].DATAIN
ENTRADA[27] => valor_interno[27].DATAIN
ENTRADA[28] => valor_interno[28].DATAIN
ENTRADA[29] => valor_interno[29].DATAIN
ENTRADA[30] => valor_interno[30].DATAIN
ENTRADA[31] => valor_interno[31].DATAIN
SALIDA15[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[8] <= valor_interno[8].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[9] <= valor_interno[9].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[10] <= valor_interno[10].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[11] <= valor_interno[11].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[12] <= valor_interno[12].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[13] <= valor_interno[13].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[14] <= valor_interno[14].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[15] <= valor_interno[15].DB_MAX_OUTPUT_PORT_TYPE
SALIDA7[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA7[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA7[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA7[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA7[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA7[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA7[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA7[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[0] <= valor_interno[16].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[1] <= valor_interno[17].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[2] <= valor_interno[18].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[3] <= valor_interno[19].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[4] <= valor_interno[20].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[5] <= valor_interno[21].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[6] <= valor_interno[22].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[7] <= valor_interno[23].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[8] <= valor_interno[24].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[9] <= valor_interno[25].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[10] <= valor_interno[26].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[11] <= valor_interno[27].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[12] <= valor_interno[28].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[13] <= valor_interno[29].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[14] <= valor_interno[30].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[15] <= valor_interno[31].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|memoria_inst:inst1
direccion[0] => mem.RADDR
direccion[1] => mem.RADDR1
direccion[2] => mem.RADDR2
direccion[3] => mem.RADDR3
direccion[4] => mem.RADDR4
direccion[5] => mem.RADDR5
direccion[6] => ~NO_FANOUT~
direccion[7] => ~NO_FANOUT~
direccion[8] => ~NO_FANOUT~
direccion[9] => ~NO_FANOUT~
direccion[10] => ~NO_FANOUT~
direccion[11] => ~NO_FANOUT~
direccion[12] => ~NO_FANOUT~
direccion[13] => ~NO_FANOUT~
direccion[14] => ~NO_FANOUT~
direccion[15] => ~NO_FANOUT~
datos[0] <= mem.DATAOUT
datos[1] <= mem.DATAOUT1
datos[2] <= mem.DATAOUT2
datos[3] <= mem.DATAOUT3
datos[4] <= mem.DATAOUT4
datos[5] <= mem.DATAOUT5
datos[6] <= mem.DATAOUT6
datos[7] <= mem.DATAOUT7
datos[8] <= mem.DATAOUT8
datos[9] <= mem.DATAOUT9
datos[10] <= mem.DATAOUT10
datos[11] <= mem.DATAOUT11
datos[12] <= mem.DATAOUT12
datos[13] <= mem.DATAOUT13
datos[14] <= mem.DATAOUT14
datos[15] <= mem.DATAOUT15
datos[16] <= mem.DATAOUT16
datos[17] <= mem.DATAOUT17
datos[18] <= mem.DATAOUT18
datos[19] <= mem.DATAOUT19
datos[20] <= mem.DATAOUT20
datos[21] <= mem.DATAOUT21
datos[22] <= mem.DATAOUT22
datos[23] <= mem.DATAOUT23
datos[24] <= mem.DATAOUT24
datos[25] <= mem.DATAOUT25
datos[26] <= mem.DATAOUT26
datos[27] <= mem.DATAOUT27
datos[28] <= mem.DATAOUT28
datos[29] <= mem.DATAOUT29
datos[30] <= mem.DATAOUT30
datos[31] <= mem.DATAOUT31


|pipeline|registro_pc2:inst34
RELOJ => valor_interno[0].CLK
RELOJ => valor_interno[1].CLK
RELOJ => valor_interno[2].CLK
RELOJ => valor_interno[3].CLK
RELOJ => valor_interno[4].CLK
RELOJ => valor_interno[5].CLK
RELOJ => valor_interno[6].CLK
RELOJ => valor_interno[7].CLK
RELOJ => valor_interno[8].CLK
RELOJ => valor_interno[9].CLK
RELOJ => valor_interno[10].CLK
RELOJ => valor_interno[11].CLK
RELOJ => valor_interno[12].CLK
RELOJ => valor_interno[13].CLK
RELOJ => valor_interno[14].CLK
RELOJ => valor_interno[15].CLK
RESET => valor_interno[0].ACLR
RESET => valor_interno[1].ACLR
RESET => valor_interno[2].ACLR
RESET => valor_interno[3].ACLR
RESET => valor_interno[4].ACLR
RESET => valor_interno[5].ACLR
RESET => valor_interno[6].ACLR
RESET => valor_interno[7].ACLR
RESET => valor_interno[8].ACLR
RESET => valor_interno[9].ACLR
RESET => valor_interno[10].ACLR
RESET => valor_interno[11].ACLR
RESET => valor_interno[12].ACLR
RESET => valor_interno[13].ACLR
RESET => valor_interno[14].ACLR
RESET => valor_interno[15].ACLR
ENTRADA[0] => valor_interno[0].DATAIN
ENTRADA[1] => valor_interno[1].DATAIN
ENTRADA[2] => valor_interno[2].DATAIN
ENTRADA[3] => valor_interno[3].DATAIN
ENTRADA[4] => valor_interno[4].DATAIN
ENTRADA[5] => valor_interno[5].DATAIN
ENTRADA[6] => valor_interno[6].DATAIN
ENTRADA[7] => valor_interno[7].DATAIN
ENTRADA[8] => valor_interno[8].DATAIN
ENTRADA[9] => valor_interno[9].DATAIN
ENTRADA[10] => valor_interno[10].DATAIN
ENTRADA[11] => valor_interno[11].DATAIN
ENTRADA[12] => valor_interno[12].DATAIN
ENTRADA[13] => valor_interno[13].DATAIN
ENTRADA[14] => valor_interno[14].DATAIN
ENTRADA[15] => valor_interno[15].DATAIN
SALIDA[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= valor_interno[8].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= valor_interno[9].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= valor_interno[10].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= valor_interno[11].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= valor_interno[12].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= valor_interno[13].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= valor_interno[14].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= valor_interno[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|BUSMUX:inst9999
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|pipeline|BUSMUX:inst9999|lpm_mux:$00000
data[0][0] => mux_j7c:auto_generated.data[0]
data[0][1] => mux_j7c:auto_generated.data[1]
data[0][2] => mux_j7c:auto_generated.data[2]
data[0][3] => mux_j7c:auto_generated.data[3]
data[0][4] => mux_j7c:auto_generated.data[4]
data[0][5] => mux_j7c:auto_generated.data[5]
data[0][6] => mux_j7c:auto_generated.data[6]
data[0][7] => mux_j7c:auto_generated.data[7]
data[0][8] => mux_j7c:auto_generated.data[8]
data[0][9] => mux_j7c:auto_generated.data[9]
data[0][10] => mux_j7c:auto_generated.data[10]
data[0][11] => mux_j7c:auto_generated.data[11]
data[0][12] => mux_j7c:auto_generated.data[12]
data[0][13] => mux_j7c:auto_generated.data[13]
data[0][14] => mux_j7c:auto_generated.data[14]
data[0][15] => mux_j7c:auto_generated.data[15]
data[1][0] => mux_j7c:auto_generated.data[16]
data[1][1] => mux_j7c:auto_generated.data[17]
data[1][2] => mux_j7c:auto_generated.data[18]
data[1][3] => mux_j7c:auto_generated.data[19]
data[1][4] => mux_j7c:auto_generated.data[20]
data[1][5] => mux_j7c:auto_generated.data[21]
data[1][6] => mux_j7c:auto_generated.data[22]
data[1][7] => mux_j7c:auto_generated.data[23]
data[1][8] => mux_j7c:auto_generated.data[24]
data[1][9] => mux_j7c:auto_generated.data[25]
data[1][10] => mux_j7c:auto_generated.data[26]
data[1][11] => mux_j7c:auto_generated.data[27]
data[1][12] => mux_j7c:auto_generated.data[28]
data[1][13] => mux_j7c:auto_generated.data[29]
data[1][14] => mux_j7c:auto_generated.data[30]
data[1][15] => mux_j7c:auto_generated.data[31]
sel[0] => mux_j7c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j7c:auto_generated.result[0]
result[1] <= mux_j7c:auto_generated.result[1]
result[2] <= mux_j7c:auto_generated.result[2]
result[3] <= mux_j7c:auto_generated.result[3]
result[4] <= mux_j7c:auto_generated.result[4]
result[5] <= mux_j7c:auto_generated.result[5]
result[6] <= mux_j7c:auto_generated.result[6]
result[7] <= mux_j7c:auto_generated.result[7]
result[8] <= mux_j7c:auto_generated.result[8]
result[9] <= mux_j7c:auto_generated.result[9]
result[10] <= mux_j7c:auto_generated.result[10]
result[11] <= mux_j7c:auto_generated.result[11]
result[12] <= mux_j7c:auto_generated.result[12]
result[13] <= mux_j7c:auto_generated.result[13]
result[14] <= mux_j7c:auto_generated.result[14]
result[15] <= mux_j7c:auto_generated.result[15]


|pipeline|BUSMUX:inst9999|lpm_mux:$00000|mux_j7c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|registro_1:inst100
RELOJ => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|branch:inst22
selbranch[0] => Equal0.IN5
selbranch[0] => Equal1.IN5
selbranch[0] => Equal2.IN5
selbranch[0] => Equal3.IN5
selbranch[0] => Equal4.IN5
selbranch[0] => Equal5.IN5
selbranch[0] => Equal6.IN5
selbranch[0] => Equal7.IN5
selbranch[1] => Equal0.IN4
selbranch[1] => Equal1.IN4
selbranch[1] => Equal2.IN4
selbranch[1] => Equal3.IN4
selbranch[1] => Equal4.IN4
selbranch[1] => Equal5.IN4
selbranch[1] => Equal6.IN4
selbranch[1] => Equal7.IN4
selbranch[2] => Equal0.IN3
selbranch[2] => Equal1.IN3
selbranch[2] => Equal2.IN3
selbranch[2] => Equal3.IN3
selbranch[2] => Equal4.IN3
selbranch[2] => Equal5.IN3
selbranch[2] => Equal6.IN3
selbranch[2] => Equal7.IN3
n => branch.IN0
n => branch.IN0
z => branch.IN0
z => branch.IN1
z => branch.IN0
v => branch.IN1
v => branch.IN0
c => branch.IN0
c => branch.IN1
vf => branch.IN1
vf => branch.IN1
vf => branch.IN1
vf => branch.IN1
vf => branch.IN1
vf => branch.IN1
vf => branch.IN1
vf => branch.DATAB
branch <= branch.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|incrementador:inst7
entrada[0] => Add0.IN32
entrada[1] => Add0.IN31
entrada[2] => Add0.IN30
entrada[3] => Add0.IN29
entrada[4] => Add0.IN28
entrada[5] => Add0.IN27
entrada[6] => Add0.IN26
entrada[7] => Add0.IN25
entrada[8] => Add0.IN24
entrada[9] => Add0.IN23
entrada[10] => Add0.IN22
entrada[11] => Add0.IN21
entrada[12] => Add0.IN20
entrada[13] => Add0.IN19
entrada[14] => Add0.IN18
entrada[15] => Add0.IN17
salida[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|registro_pc:inst24
RELOJ => valor_interno[0].CLK
RELOJ => valor_interno[1].CLK
RELOJ => valor_interno[2].CLK
RELOJ => valor_interno[3].CLK
RELOJ => valor_interno[4].CLK
RELOJ => valor_interno[5].CLK
RELOJ => valor_interno[6].CLK
RELOJ => valor_interno[7].CLK
RELOJ => valor_interno[8].CLK
RELOJ => valor_interno[9].CLK
RELOJ => valor_interno[10].CLK
RELOJ => valor_interno[11].CLK
RELOJ => valor_interno[12].CLK
RELOJ => valor_interno[13].CLK
RELOJ => valor_interno[14].CLK
RELOJ => valor_interno[15].CLK
RESET => valor_interno[0].ACLR
RESET => valor_interno[1].ACLR
RESET => valor_interno[2].ACLR
RESET => valor_interno[3].ACLR
RESET => valor_interno[4].ACLR
RESET => valor_interno[5].ACLR
RESET => valor_interno[6].ACLR
RESET => valor_interno[7].ACLR
RESET => valor_interno[8].ACLR
RESET => valor_interno[9].ACLR
RESET => valor_interno[10].ACLR
RESET => valor_interno[11].ACLR
RESET => valor_interno[12].ACLR
RESET => valor_interno[13].ACLR
RESET => valor_interno[14].ACLR
RESET => valor_interno[15].ACLR
ENTRADA[0] => valor_interno[0].DATAIN
ENTRADA[1] => valor_interno[1].DATAIN
ENTRADA[2] => valor_interno[2].DATAIN
ENTRADA[3] => valor_interno[3].DATAIN
ENTRADA[4] => valor_interno[4].DATAIN
ENTRADA[5] => valor_interno[5].DATAIN
ENTRADA[6] => valor_interno[6].DATAIN
ENTRADA[7] => valor_interno[7].DATAIN
ENTRADA[8] => valor_interno[8].DATAIN
ENTRADA[9] => valor_interno[9].DATAIN
ENTRADA[10] => valor_interno[10].DATAIN
ENTRADA[11] => valor_interno[11].DATAIN
ENTRADA[12] => valor_interno[12].DATAIN
ENTRADA[13] => valor_interno[13].DATAIN
ENTRADA[14] => valor_interno[14].DATAIN
ENTRADA[15] => valor_interno[15].DATAIN
SALIDA[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= valor_interno[8].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= valor_interno[9].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= valor_interno[10].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= valor_interno[11].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= valor_interno[12].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= valor_interno[13].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= valor_interno[14].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= valor_interno[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|mux_result:inst20
selresult[0] => Mux0.IN2
selresult[0] => Mux1.IN2
selresult[0] => Mux2.IN2
selresult[0] => Mux3.IN2
selresult[0] => Mux4.IN2
selresult[0] => Mux5.IN2
selresult[0] => Mux6.IN2
selresult[0] => Mux7.IN2
selresult[0] => Mux8.IN2
selresult[0] => Mux9.IN2
selresult[0] => Mux10.IN2
selresult[0] => Mux11.IN2
selresult[0] => Mux12.IN2
selresult[0] => Mux13.IN2
selresult[0] => Mux14.IN2
selresult[0] => Mux15.IN2
selresult[0] => Mux16.IN2
selresult[0] => Mux17.IN2
selresult[0] => Mux18.IN2
selresult[0] => Mux19.IN2
selresult[0] => Mux20.IN2
selresult[0] => Mux21.IN2
selresult[0] => Mux22.IN2
selresult[0] => Mux23.IN2
selresult[0] => Mux24.IN2
selresult[0] => Mux25.IN2
selresult[0] => Mux26.IN2
selresult[0] => Mux27.IN2
selresult[0] => Mux28.IN2
selresult[0] => Mux29.IN2
selresult[0] => Mux30.IN2
selresult[0] => Mux31.IN2
selresult[1] => Mux0.IN1
selresult[1] => Mux1.IN1
selresult[1] => Mux2.IN1
selresult[1] => Mux3.IN1
selresult[1] => Mux4.IN1
selresult[1] => Mux5.IN1
selresult[1] => Mux6.IN1
selresult[1] => Mux7.IN1
selresult[1] => Mux8.IN1
selresult[1] => Mux9.IN1
selresult[1] => Mux10.IN1
selresult[1] => Mux11.IN1
selresult[1] => Mux12.IN1
selresult[1] => Mux13.IN1
selresult[1] => Mux14.IN1
selresult[1] => Mux15.IN1
selresult[1] => Mux16.IN1
selresult[1] => Mux17.IN1
selresult[1] => Mux18.IN1
selresult[1] => Mux19.IN1
selresult[1] => Mux20.IN1
selresult[1] => Mux21.IN1
selresult[1] => Mux22.IN1
selresult[1] => Mux23.IN1
selresult[1] => Mux24.IN1
selresult[1] => Mux25.IN1
selresult[1] => Mux26.IN1
selresult[1] => Mux27.IN1
selresult[1] => Mux28.IN1
selresult[1] => Mux29.IN1
selresult[1] => Mux30.IN1
selresult[1] => Mux31.IN1
res[0] => Mux31.IN3
res[1] => Mux30.IN3
res[2] => Mux29.IN3
res[3] => Mux28.IN3
res[4] => Mux27.IN3
res[5] => Mux26.IN3
res[6] => Mux25.IN3
res[7] => Mux24.IN3
res[8] => Mux23.IN3
res[9] => Mux22.IN3
res[10] => Mux21.IN3
res[11] => Mux20.IN3
res[12] => Mux19.IN3
res[13] => Mux18.IN3
res[14] => Mux17.IN3
res[15] => Mux16.IN3
op1[0] => Mux31.IN4
op1[1] => Mux30.IN4
op1[2] => Mux29.IN4
op1[3] => Mux28.IN4
op1[4] => Mux27.IN4
op1[5] => Mux26.IN4
op1[6] => Mux25.IN4
op1[7] => Mux24.IN4
op1[8] => Mux23.IN4
op1[9] => Mux22.IN4
op1[10] => Mux21.IN4
op1[11] => Mux20.IN4
op1[12] => Mux19.IN4
op1[13] => Mux18.IN4
op1[14] => Mux17.IN4
op1[15] => Mux16.IN4
op2[0] => Mux31.IN5
op2[1] => Mux30.IN5
op2[2] => Mux29.IN5
op2[3] => Mux28.IN5
op2[4] => Mux27.IN5
op2[5] => Mux26.IN5
op2[6] => Mux25.IN5
op2[7] => Mux24.IN5
op2[8] => Mux23.IN5
op2[9] => Mux22.IN5
op2[10] => Mux21.IN5
op2[11] => Mux20.IN5
op2[12] => Mux19.IN5
op2[13] => Mux18.IN5
op2[14] => Mux17.IN5
op2[15] => Mux16.IN5
d3[0] => Mux15.IN3
d3[0] => Mux15.IN4
d3[0] => Mux15.IN5
d3[1] => Mux14.IN3
d3[1] => Mux14.IN4
d3[1] => Mux14.IN5
d3[2] => Mux13.IN3
d3[2] => Mux13.IN4
d3[2] => Mux13.IN5
d3[3] => Mux12.IN3
d3[3] => Mux12.IN4
d3[3] => Mux12.IN5
d3[4] => Mux11.IN3
d3[4] => Mux11.IN4
d3[4] => Mux11.IN5
d3[5] => Mux10.IN3
d3[5] => Mux10.IN4
d3[5] => Mux10.IN5
d3[6] => Mux9.IN3
d3[6] => Mux9.IN4
d3[6] => Mux9.IN5
d3[7] => Mux8.IN3
d3[7] => Mux8.IN4
d3[7] => Mux8.IN5
d3[8] => Mux7.IN3
d3[8] => Mux7.IN4
d3[8] => Mux7.IN5
d3[9] => Mux6.IN3
d3[9] => Mux6.IN4
d3[9] => Mux6.IN5
d3[10] => Mux5.IN3
d3[10] => Mux5.IN4
d3[10] => Mux5.IN5
d3[11] => Mux4.IN3
d3[11] => Mux4.IN4
d3[11] => Mux4.IN5
d3[12] => Mux3.IN3
d3[12] => Mux3.IN4
d3[12] => Mux3.IN5
d3[13] => Mux2.IN3
d3[13] => Mux2.IN4
d3[13] => Mux2.IN5
d3[14] => Mux1.IN3
d3[14] => Mux1.IN4
d3[14] => Mux1.IN5
d3[15] => Mux0.IN3
d3[15] => Mux0.IN4
d3[15] => Mux0.IN5
dirw[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dirw[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dirw[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dirw[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dirw[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dirw[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dirw[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dirw[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dirw[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dirw[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dirw[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dirw[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dirw[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dirw[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dirw[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dirw[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
datow[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
datow[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
datow[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
datow[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
datow[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
datow[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
datow[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
datow[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
datow[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
datow[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
datow[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
datow[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
datow[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
datow[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
datow[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
datow[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|registro_pc:inst15
RELOJ => valor_interno[0].CLK
RELOJ => valor_interno[1].CLK
RELOJ => valor_interno[2].CLK
RELOJ => valor_interno[3].CLK
RELOJ => valor_interno[4].CLK
RELOJ => valor_interno[5].CLK
RELOJ => valor_interno[6].CLK
RELOJ => valor_interno[7].CLK
RELOJ => valor_interno[8].CLK
RELOJ => valor_interno[9].CLK
RELOJ => valor_interno[10].CLK
RELOJ => valor_interno[11].CLK
RELOJ => valor_interno[12].CLK
RELOJ => valor_interno[13].CLK
RELOJ => valor_interno[14].CLK
RELOJ => valor_interno[15].CLK
RESET => valor_interno[0].ACLR
RESET => valor_interno[1].ACLR
RESET => valor_interno[2].ACLR
RESET => valor_interno[3].ACLR
RESET => valor_interno[4].ACLR
RESET => valor_interno[5].ACLR
RESET => valor_interno[6].ACLR
RESET => valor_interno[7].ACLR
RESET => valor_interno[8].ACLR
RESET => valor_interno[9].ACLR
RESET => valor_interno[10].ACLR
RESET => valor_interno[11].ACLR
RESET => valor_interno[12].ACLR
RESET => valor_interno[13].ACLR
RESET => valor_interno[14].ACLR
RESET => valor_interno[15].ACLR
ENTRADA[0] => valor_interno[0].DATAIN
ENTRADA[1] => valor_interno[1].DATAIN
ENTRADA[2] => valor_interno[2].DATAIN
ENTRADA[3] => valor_interno[3].DATAIN
ENTRADA[4] => valor_interno[4].DATAIN
ENTRADA[5] => valor_interno[5].DATAIN
ENTRADA[6] => valor_interno[6].DATAIN
ENTRADA[7] => valor_interno[7].DATAIN
ENTRADA[8] => valor_interno[8].DATAIN
ENTRADA[9] => valor_interno[9].DATAIN
ENTRADA[10] => valor_interno[10].DATAIN
ENTRADA[11] => valor_interno[11].DATAIN
ENTRADA[12] => valor_interno[12].DATAIN
ENTRADA[13] => valor_interno[13].DATAIN
ENTRADA[14] => valor_interno[14].DATAIN
ENTRADA[15] => valor_interno[15].DATAIN
SALIDA[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= valor_interno[8].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= valor_interno[9].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= valor_interno[10].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= valor_interno[11].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= valor_interno[12].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= valor_interno[13].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= valor_interno[14].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= valor_interno[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|mux_dir:inst10
sel[0] => Mux0.IN2
sel[0] => Mux1.IN2
sel[0] => Mux2.IN2
sel[0] => Mux3.IN2
sel[0] => Mux4.IN2
sel[0] => Mux5.IN2
sel[0] => Mux6.IN2
sel[0] => Mux7.IN2
sel[0] => Mux8.IN2
sel[0] => Mux9.IN2
sel[0] => Mux10.IN2
sel[0] => Mux11.IN2
sel[0] => Mux12.IN2
sel[0] => Mux13.IN2
sel[0] => Mux14.IN2
sel[0] => Mux15.IN2
sel[1] => Mux0.IN1
sel[1] => Mux1.IN1
sel[1] => Mux2.IN1
sel[1] => Mux3.IN1
sel[1] => Mux4.IN1
sel[1] => Mux5.IN1
sel[1] => Mux6.IN1
sel[1] => Mux7.IN1
sel[1] => Mux8.IN1
sel[1] => Mux9.IN1
sel[1] => Mux10.IN1
sel[1] => Mux11.IN1
sel[1] => Mux12.IN1
sel[1] => Mux13.IN1
sel[1] => Mux14.IN1
sel[1] => Mux15.IN1
E0[0] => Mux15.IN3
E0[1] => Mux14.IN3
E0[2] => Mux13.IN3
E0[3] => Mux12.IN3
E0[4] => Mux11.IN3
E0[5] => Mux10.IN3
E0[6] => Mux9.IN3
E0[7] => Mux8.IN3
E0[8] => Mux7.IN3
E0[9] => Mux6.IN3
E0[10] => Mux5.IN3
E0[11] => Mux4.IN3
E0[12] => Mux3.IN3
E0[13] => Mux2.IN3
E0[14] => Mux1.IN3
E0[15] => Mux0.IN3
E1[0] => Mux15.IN4
E1[1] => Mux14.IN4
E1[2] => Mux13.IN4
E1[3] => Mux12.IN4
E1[4] => Mux11.IN4
E1[5] => Mux10.IN4
E1[6] => Mux9.IN4
E1[7] => Mux8.IN4
E1[8] => Mux7.IN4
E1[9] => Mux6.IN4
E1[10] => Mux5.IN4
E1[11] => Mux4.IN4
E1[12] => Mux3.IN4
E1[13] => Mux2.IN4
E1[14] => Mux1.IN4
E1[15] => Mux0.IN4
E2[0] => Mux15.IN5
E2[1] => Mux14.IN5
E2[2] => Mux13.IN5
E2[3] => Mux12.IN5
E2[4] => Mux11.IN5
E2[5] => Mux10.IN5
E2[6] => Mux9.IN5
E2[7] => Mux8.IN5
E2[8] => Mux7.IN5
E2[9] => Mux6.IN5
E2[10] => Mux5.IN5
E2[11] => Mux4.IN5
E2[12] => Mux3.IN5
E2[13] => Mux2.IN5
E2[14] => Mux1.IN5
E2[15] => Mux0.IN5
sal[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
sal[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
sal[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
sal[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
sal[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
sal[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
sal[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
sal[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
sal[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
sal[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sal[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sal[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sal[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sal[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sal[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sal[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|sumador:inst11
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
cin => Add1.IN32
cin => Add3.IN32
d1[0] => Add0.IN16
d1[0] => Add2.IN32
d1[1] => Add0.IN15
d1[1] => Add2.IN31
d1[2] => Add0.IN14
d1[2] => Add2.IN30
d1[3] => Add0.IN13
d1[3] => Add2.IN29
d1[4] => Add0.IN12
d1[4] => Add2.IN28
d1[5] => Add0.IN11
d1[5] => Add2.IN27
d1[6] => Add0.IN10
d1[6] => Add2.IN26
d1[7] => Add0.IN9
d1[7] => Add2.IN25
d1[8] => Add0.IN8
d1[8] => Add2.IN24
d1[9] => Add0.IN7
d1[9] => Add2.IN23
d1[10] => Add0.IN6
d1[10] => Add2.IN22
d1[11] => Add0.IN5
d1[11] => Add2.IN21
d1[12] => Add0.IN4
d1[12] => Add2.IN20
d1[13] => Add0.IN3
d1[13] => Add2.IN19
d1[14] => Add0.IN2
d1[14] => Add2.IN18
d1[15] => Add0.IN1
d1[15] => Add2.IN17
d2[0] => Add0.IN32
d2[0] => Add2.IN16
d2[1] => Add0.IN31
d2[1] => Add2.IN15
d2[2] => Add0.IN30
d2[2] => Add2.IN14
d2[3] => Add0.IN29
d2[3] => Add2.IN13
d2[4] => Add0.IN28
d2[4] => Add2.IN12
d2[5] => Add0.IN27
d2[5] => Add2.IN11
d2[6] => Add0.IN26
d2[6] => Add2.IN10
d2[7] => Add0.IN25
d2[7] => Add2.IN9
d2[8] => Add0.IN24
d2[8] => Add2.IN8
d2[9] => Add0.IN23
d2[9] => Add2.IN7
d2[10] => Add0.IN22
d2[10] => Add2.IN6
d2[11] => Add0.IN21
d2[11] => Add2.IN5
d2[12] => Add0.IN20
d2[12] => Add2.IN4
d2[13] => Add0.IN19
d2[13] => Add2.IN3
d2[14] => Add0.IN18
d2[14] => Add2.IN2
d2[15] => Add0.IN17
d2[15] => Add2.IN1
res[0] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|BUSMUX:inst45
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|pipeline|BUSMUX:inst45|lpm_mux:$00000
data[0][0] => mux_t5c:auto_generated.data[0]
data[1][0] => mux_t5c:auto_generated.data[1]
sel[0] => mux_t5c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t5c:auto_generated.result[0]


|pipeline|BUSMUX:inst45|lpm_mux:$00000|mux_t5c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|BUSMUX:inst44
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|pipeline|BUSMUX:inst44|lpm_mux:$00000
data[0][0] => mux_t5c:auto_generated.data[0]
data[1][0] => mux_t5c:auto_generated.data[1]
sel[0] => mux_t5c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t5c:auto_generated.result[0]


|pipeline|BUSMUX:inst44|lpm_mux:$00000|mux_t5c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|BUSMUX:inst38
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|pipeline|BUSMUX:inst38|lpm_mux:$00000
data[0][0] => mux_j7c:auto_generated.data[0]
data[0][1] => mux_j7c:auto_generated.data[1]
data[0][2] => mux_j7c:auto_generated.data[2]
data[0][3] => mux_j7c:auto_generated.data[3]
data[0][4] => mux_j7c:auto_generated.data[4]
data[0][5] => mux_j7c:auto_generated.data[5]
data[0][6] => mux_j7c:auto_generated.data[6]
data[0][7] => mux_j7c:auto_generated.data[7]
data[0][8] => mux_j7c:auto_generated.data[8]
data[0][9] => mux_j7c:auto_generated.data[9]
data[0][10] => mux_j7c:auto_generated.data[10]
data[0][11] => mux_j7c:auto_generated.data[11]
data[0][12] => mux_j7c:auto_generated.data[12]
data[0][13] => mux_j7c:auto_generated.data[13]
data[0][14] => mux_j7c:auto_generated.data[14]
data[0][15] => mux_j7c:auto_generated.data[15]
data[1][0] => mux_j7c:auto_generated.data[16]
data[1][1] => mux_j7c:auto_generated.data[17]
data[1][2] => mux_j7c:auto_generated.data[18]
data[1][3] => mux_j7c:auto_generated.data[19]
data[1][4] => mux_j7c:auto_generated.data[20]
data[1][5] => mux_j7c:auto_generated.data[21]
data[1][6] => mux_j7c:auto_generated.data[22]
data[1][7] => mux_j7c:auto_generated.data[23]
data[1][8] => mux_j7c:auto_generated.data[24]
data[1][9] => mux_j7c:auto_generated.data[25]
data[1][10] => mux_j7c:auto_generated.data[26]
data[1][11] => mux_j7c:auto_generated.data[27]
data[1][12] => mux_j7c:auto_generated.data[28]
data[1][13] => mux_j7c:auto_generated.data[29]
data[1][14] => mux_j7c:auto_generated.data[30]
data[1][15] => mux_j7c:auto_generated.data[31]
sel[0] => mux_j7c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j7c:auto_generated.result[0]
result[1] <= mux_j7c:auto_generated.result[1]
result[2] <= mux_j7c:auto_generated.result[2]
result[3] <= mux_j7c:auto_generated.result[3]
result[4] <= mux_j7c:auto_generated.result[4]
result[5] <= mux_j7c:auto_generated.result[5]
result[6] <= mux_j7c:auto_generated.result[6]
result[7] <= mux_j7c:auto_generated.result[7]
result[8] <= mux_j7c:auto_generated.result[8]
result[9] <= mux_j7c:auto_generated.result[9]
result[10] <= mux_j7c:auto_generated.result[10]
result[11] <= mux_j7c:auto_generated.result[11]
result[12] <= mux_j7c:auto_generated.result[12]
result[13] <= mux_j7c:auto_generated.result[13]
result[14] <= mux_j7c:auto_generated.result[14]
result[15] <= mux_j7c:auto_generated.result[15]


|pipeline|BUSMUX:inst38|lpm_mux:$00000|mux_j7c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|BUSMUX:inst35
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|pipeline|BUSMUX:inst35|lpm_mux:$00000
data[0][0] => mux_t5c:auto_generated.data[0]
data[1][0] => mux_t5c:auto_generated.data[1]
sel[0] => mux_t5c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t5c:auto_generated.result[0]


|pipeline|BUSMUX:inst35|lpm_mux:$00000|mux_t5c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|registros:inst700666
ACCA_D[0] <= registro_esp:ACCA.SALIDA[0]
ACCA_D[1] <= registro_esp:ACCA.SALIDA[1]
ACCA_D[2] <= registro_esp:ACCA.SALIDA[2]
ACCA_D[3] <= registro_esp:ACCA.SALIDA[3]
ACCA_D[4] <= registro_esp:ACCA.SALIDA[4]
ACCA_D[5] <= registro_esp:ACCA.SALIDA[5]
ACCA_D[6] <= registro_esp:ACCA.SALIDA[6]
ACCA_D[7] <= registro_esp:ACCA.SALIDA[7]
ACCA_D[8] <= registro_esp:ACCA.SALIDA[8]
ACCA_D[9] <= registro_esp:ACCA.SALIDA[9]
ACCA_D[10] <= registro_esp:ACCA.SALIDA[10]
ACCA_D[11] <= registro_esp:ACCA.SALIDA[11]
ACCA_D[12] <= registro_esp:ACCA.SALIDA[12]
ACCA_D[13] <= registro_esp:ACCA.SALIDA[13]
ACCA_D[14] <= registro_esp:ACCA.SALIDA[14]
ACCA_D[15] <= registro_esp:ACCA.SALIDA[15]
RELOJ => registro_esp:ACCA.RELOJ
RELOJ => registro_esp:ACCB.RELOJ
RELOJ => registro_esp:AUX.RELOJ
RELOJ => registro_esp:IX.RELOJ
RELOJ => registro_esp:IY.RELOJ
RELOJ => registro_esp:SP.RELOJ
RESET => registro_esp:ACCA.RESET
RESET => registro_esp:ACCB.RESET
RESET => registro_esp:AUX.RESET
RESET => registro_esp:IX.RESET
RESET => registro_esp:IY.RESET
RESET => registro_esp:SP.RESET
selregw[0] => deco_regw:inst1000.selregw[0]
selregw[1] => deco_regw:inst1000.selregw[1]
selregw[2] => deco_regw:inst1000.selregw[2]
datoW[0] => registro_esp:ACCA.ENTRADA[0]
datoW[0] => registro_esp:ACCB.ENTRADA[0]
datoW[0] => registro_esp:AUX.ENTRADA[0]
datoW[0] => registro_esp:IX.ENTRADA[0]
datoW[0] => registro_esp:IY.ENTRADA[0]
datoW[0] => registro_esp:SP.ENTRADA[0]
datoW[1] => registro_esp:ACCA.ENTRADA[1]
datoW[1] => registro_esp:ACCB.ENTRADA[1]
datoW[1] => registro_esp:AUX.ENTRADA[1]
datoW[1] => registro_esp:IX.ENTRADA[1]
datoW[1] => registro_esp:IY.ENTRADA[1]
datoW[1] => registro_esp:SP.ENTRADA[1]
datoW[2] => registro_esp:ACCA.ENTRADA[2]
datoW[2] => registro_esp:ACCB.ENTRADA[2]
datoW[2] => registro_esp:AUX.ENTRADA[2]
datoW[2] => registro_esp:IX.ENTRADA[2]
datoW[2] => registro_esp:IY.ENTRADA[2]
datoW[2] => registro_esp:SP.ENTRADA[2]
datoW[3] => registro_esp:ACCA.ENTRADA[3]
datoW[3] => registro_esp:ACCB.ENTRADA[3]
datoW[3] => registro_esp:AUX.ENTRADA[3]
datoW[3] => registro_esp:IX.ENTRADA[3]
datoW[3] => registro_esp:IY.ENTRADA[3]
datoW[3] => registro_esp:SP.ENTRADA[3]
datoW[4] => registro_esp:ACCA.ENTRADA[4]
datoW[4] => registro_esp:ACCB.ENTRADA[4]
datoW[4] => registro_esp:AUX.ENTRADA[4]
datoW[4] => registro_esp:IX.ENTRADA[4]
datoW[4] => registro_esp:IY.ENTRADA[4]
datoW[4] => registro_esp:SP.ENTRADA[4]
datoW[5] => registro_esp:ACCA.ENTRADA[5]
datoW[5] => registro_esp:ACCB.ENTRADA[5]
datoW[5] => registro_esp:AUX.ENTRADA[5]
datoW[5] => registro_esp:IX.ENTRADA[5]
datoW[5] => registro_esp:IY.ENTRADA[5]
datoW[5] => registro_esp:SP.ENTRADA[5]
datoW[6] => registro_esp:ACCA.ENTRADA[6]
datoW[6] => registro_esp:ACCB.ENTRADA[6]
datoW[6] => registro_esp:AUX.ENTRADA[6]
datoW[6] => registro_esp:IX.ENTRADA[6]
datoW[6] => registro_esp:IY.ENTRADA[6]
datoW[6] => registro_esp:SP.ENTRADA[6]
datoW[7] => registro_esp:ACCA.ENTRADA[7]
datoW[7] => registro_esp:ACCB.ENTRADA[7]
datoW[7] => registro_esp:AUX.ENTRADA[7]
datoW[7] => registro_esp:IX.ENTRADA[7]
datoW[7] => registro_esp:IY.ENTRADA[7]
datoW[7] => registro_esp:SP.ENTRADA[7]
datoW[8] => registro_esp:ACCA.ENTRADA[8]
datoW[8] => registro_esp:ACCB.ENTRADA[8]
datoW[8] => registro_esp:AUX.ENTRADA[8]
datoW[8] => registro_esp:IX.ENTRADA[8]
datoW[8] => registro_esp:IY.ENTRADA[8]
datoW[8] => registro_esp:SP.ENTRADA[8]
datoW[9] => registro_esp:ACCA.ENTRADA[9]
datoW[9] => registro_esp:ACCB.ENTRADA[9]
datoW[9] => registro_esp:AUX.ENTRADA[9]
datoW[9] => registro_esp:IX.ENTRADA[9]
datoW[9] => registro_esp:IY.ENTRADA[9]
datoW[9] => registro_esp:SP.ENTRADA[9]
datoW[10] => registro_esp:ACCA.ENTRADA[10]
datoW[10] => registro_esp:ACCB.ENTRADA[10]
datoW[10] => registro_esp:AUX.ENTRADA[10]
datoW[10] => registro_esp:IX.ENTRADA[10]
datoW[10] => registro_esp:IY.ENTRADA[10]
datoW[10] => registro_esp:SP.ENTRADA[10]
datoW[11] => registro_esp:ACCA.ENTRADA[11]
datoW[11] => registro_esp:ACCB.ENTRADA[11]
datoW[11] => registro_esp:AUX.ENTRADA[11]
datoW[11] => registro_esp:IX.ENTRADA[11]
datoW[11] => registro_esp:IY.ENTRADA[11]
datoW[11] => registro_esp:SP.ENTRADA[11]
datoW[12] => registro_esp:ACCA.ENTRADA[12]
datoW[12] => registro_esp:ACCB.ENTRADA[12]
datoW[12] => registro_esp:AUX.ENTRADA[12]
datoW[12] => registro_esp:IX.ENTRADA[12]
datoW[12] => registro_esp:IY.ENTRADA[12]
datoW[12] => registro_esp:SP.ENTRADA[12]
datoW[13] => registro_esp:ACCA.ENTRADA[13]
datoW[13] => registro_esp:ACCB.ENTRADA[13]
datoW[13] => registro_esp:AUX.ENTRADA[13]
datoW[13] => registro_esp:IX.ENTRADA[13]
datoW[13] => registro_esp:IY.ENTRADA[13]
datoW[13] => registro_esp:SP.ENTRADA[13]
datoW[14] => registro_esp:ACCA.ENTRADA[14]
datoW[14] => registro_esp:ACCB.ENTRADA[14]
datoW[14] => registro_esp:AUX.ENTRADA[14]
datoW[14] => registro_esp:IX.ENTRADA[14]
datoW[14] => registro_esp:IY.ENTRADA[14]
datoW[14] => registro_esp:SP.ENTRADA[14]
datoW[15] => registro_esp:ACCA.ENTRADA[15]
datoW[15] => registro_esp:ACCB.ENTRADA[15]
datoW[15] => registro_esp:AUX.ENTRADA[15]
datoW[15] => registro_esp:IX.ENTRADA[15]
datoW[15] => registro_esp:IY.ENTRADA[15]
datoW[15] => registro_esp:SP.ENTRADA[15]
ACCB_D[0] <= registro_esp:ACCB.SALIDA[0]
ACCB_D[1] <= registro_esp:ACCB.SALIDA[1]
ACCB_D[2] <= registro_esp:ACCB.SALIDA[2]
ACCB_D[3] <= registro_esp:ACCB.SALIDA[3]
ACCB_D[4] <= registro_esp:ACCB.SALIDA[4]
ACCB_D[5] <= registro_esp:ACCB.SALIDA[5]
ACCB_D[6] <= registro_esp:ACCB.SALIDA[6]
ACCB_D[7] <= registro_esp:ACCB.SALIDA[7]
ACCB_D[8] <= registro_esp:ACCB.SALIDA[8]
ACCB_D[9] <= registro_esp:ACCB.SALIDA[9]
ACCB_D[10] <= registro_esp:ACCB.SALIDA[10]
ACCB_D[11] <= registro_esp:ACCB.SALIDA[11]
ACCB_D[12] <= registro_esp:ACCB.SALIDA[12]
ACCB_D[13] <= registro_esp:ACCB.SALIDA[13]
ACCB_D[14] <= registro_esp:ACCB.SALIDA[14]
ACCB_D[15] <= registro_esp:ACCB.SALIDA[15]
AUX_D[0] <= registro_esp:AUX.SALIDA[0]
AUX_D[1] <= registro_esp:AUX.SALIDA[1]
AUX_D[2] <= registro_esp:AUX.SALIDA[2]
AUX_D[3] <= registro_esp:AUX.SALIDA[3]
AUX_D[4] <= registro_esp:AUX.SALIDA[4]
AUX_D[5] <= registro_esp:AUX.SALIDA[5]
AUX_D[6] <= registro_esp:AUX.SALIDA[6]
AUX_D[7] <= registro_esp:AUX.SALIDA[7]
AUX_D[8] <= registro_esp:AUX.SALIDA[8]
AUX_D[9] <= registro_esp:AUX.SALIDA[9]
AUX_D[10] <= registro_esp:AUX.SALIDA[10]
AUX_D[11] <= registro_esp:AUX.SALIDA[11]
AUX_D[12] <= registro_esp:AUX.SALIDA[12]
AUX_D[13] <= registro_esp:AUX.SALIDA[13]
AUX_D[14] <= registro_esp:AUX.SALIDA[14]
AUX_D[15] <= registro_esp:AUX.SALIDA[15]
D1[0] <= mux_regs:inst.D1[0]
D1[1] <= mux_regs:inst.D1[1]
D1[2] <= mux_regs:inst.D1[2]
D1[3] <= mux_regs:inst.D1[3]
D1[4] <= mux_regs:inst.D1[4]
D1[5] <= mux_regs:inst.D1[5]
D1[6] <= mux_regs:inst.D1[6]
D1[7] <= mux_regs:inst.D1[7]
D1[8] <= mux_regs:inst.D1[8]
D1[9] <= mux_regs:inst.D1[9]
D1[10] <= mux_regs:inst.D1[10]
D1[11] <= mux_regs:inst.D1[11]
D1[12] <= mux_regs:inst.D1[12]
D1[13] <= mux_regs:inst.D1[13]
D1[14] <= mux_regs:inst.D1[14]
D1[15] <= mux_regs:inst.D1[15]
selregr[0] => mux_regs:inst.selregr[0]
selregr[1] => mux_regs:inst.selregr[1]
selregr[2] => mux_regs:inst.selregr[2]
selregr[3] => mux_regs:inst.selregr[3]
D2[0] <= mux_regs:inst.D2[0]
D2[1] <= mux_regs:inst.D2[1]
D2[2] <= mux_regs:inst.D2[2]
D2[3] <= mux_regs:inst.D2[3]
D2[4] <= mux_regs:inst.D2[4]
D2[5] <= mux_regs:inst.D2[5]
D2[6] <= mux_regs:inst.D2[6]
D2[7] <= mux_regs:inst.D2[7]
D2[8] <= mux_regs:inst.D2[8]
D2[9] <= mux_regs:inst.D2[9]
D2[10] <= mux_regs:inst.D2[10]
D2[11] <= mux_regs:inst.D2[11]
D2[12] <= mux_regs:inst.D2[12]
D2[13] <= mux_regs:inst.D2[13]
D2[14] <= mux_regs:inst.D2[14]
D2[15] <= mux_regs:inst.D2[15]
IX_D[0] <= registro_esp:IX.SALIDA[0]
IX_D[1] <= registro_esp:IX.SALIDA[1]
IX_D[2] <= registro_esp:IX.SALIDA[2]
IX_D[3] <= registro_esp:IX.SALIDA[3]
IX_D[4] <= registro_esp:IX.SALIDA[4]
IX_D[5] <= registro_esp:IX.SALIDA[5]
IX_D[6] <= registro_esp:IX.SALIDA[6]
IX_D[7] <= registro_esp:IX.SALIDA[7]
IX_D[8] <= registro_esp:IX.SALIDA[8]
IX_D[9] <= registro_esp:IX.SALIDA[9]
IX_D[10] <= registro_esp:IX.SALIDA[10]
IX_D[11] <= registro_esp:IX.SALIDA[11]
IX_D[12] <= registro_esp:IX.SALIDA[12]
IX_D[13] <= registro_esp:IX.SALIDA[13]
IX_D[14] <= registro_esp:IX.SALIDA[14]
IX_D[15] <= registro_esp:IX.SALIDA[15]
IY_D[0] <= registro_esp:IY.SALIDA[0]
IY_D[1] <= registro_esp:IY.SALIDA[1]
IY_D[2] <= registro_esp:IY.SALIDA[2]
IY_D[3] <= registro_esp:IY.SALIDA[3]
IY_D[4] <= registro_esp:IY.SALIDA[4]
IY_D[5] <= registro_esp:IY.SALIDA[5]
IY_D[6] <= registro_esp:IY.SALIDA[6]
IY_D[7] <= registro_esp:IY.SALIDA[7]
IY_D[8] <= registro_esp:IY.SALIDA[8]
IY_D[9] <= registro_esp:IY.SALIDA[9]
IY_D[10] <= registro_esp:IY.SALIDA[10]
IY_D[11] <= registro_esp:IY.SALIDA[11]
IY_D[12] <= registro_esp:IY.SALIDA[12]
IY_D[13] <= registro_esp:IY.SALIDA[13]
IY_D[14] <= registro_esp:IY.SALIDA[14]
IY_D[15] <= registro_esp:IY.SALIDA[15]
SP_D[0] <= registro_esp:SP.SALIDA[0]
SP_D[1] <= registro_esp:SP.SALIDA[1]
SP_D[2] <= registro_esp:SP.SALIDA[2]
SP_D[3] <= registro_esp:SP.SALIDA[3]
SP_D[4] <= registro_esp:SP.SALIDA[4]
SP_D[5] <= registro_esp:SP.SALIDA[5]
SP_D[6] <= registro_esp:SP.SALIDA[6]
SP_D[7] <= registro_esp:SP.SALIDA[7]
SP_D[8] <= registro_esp:SP.SALIDA[8]
SP_D[9] <= registro_esp:SP.SALIDA[9]
SP_D[10] <= registro_esp:SP.SALIDA[10]
SP_D[11] <= registro_esp:SP.SALIDA[11]
SP_D[12] <= registro_esp:SP.SALIDA[12]
SP_D[13] <= registro_esp:SP.SALIDA[13]
SP_D[14] <= registro_esp:SP.SALIDA[14]
SP_D[15] <= registro_esp:SP.SALIDA[15]


|pipeline|registros:inst700666|registro_esp:ACCA
RELOJ => valor_interno[0].CLK
RELOJ => valor_interno[1].CLK
RELOJ => valor_interno[2].CLK
RELOJ => valor_interno[3].CLK
RELOJ => valor_interno[4].CLK
RELOJ => valor_interno[5].CLK
RELOJ => valor_interno[6].CLK
RELOJ => valor_interno[7].CLK
RELOJ => valor_interno[8].CLK
RELOJ => valor_interno[9].CLK
RELOJ => valor_interno[10].CLK
RELOJ => valor_interno[11].CLK
RELOJ => valor_interno[12].CLK
RELOJ => valor_interno[13].CLK
RELOJ => valor_interno[14].CLK
RELOJ => valor_interno[15].CLK
RESET => valor_interno[0].ACLR
RESET => valor_interno[1].ACLR
RESET => valor_interno[2].ACLR
RESET => valor_interno[3].ACLR
RESET => valor_interno[4].ACLR
RESET => valor_interno[5].ACLR
RESET => valor_interno[6].ACLR
RESET => valor_interno[7].ACLR
RESET => valor_interno[8].ACLR
RESET => valor_interno[9].ACLR
RESET => valor_interno[10].ACLR
RESET => valor_interno[11].ACLR
RESET => valor_interno[12].ACLR
RESET => valor_interno[13].ACLR
RESET => valor_interno[14].ACLR
RESET => valor_interno[15].ACLR
ENTRADA[0] => valor_interno[0].DATAIN
ENTRADA[1] => valor_interno[1].DATAIN
ENTRADA[2] => valor_interno[2].DATAIN
ENTRADA[3] => valor_interno[3].DATAIN
ENTRADA[4] => valor_interno[4].DATAIN
ENTRADA[5] => valor_interno[5].DATAIN
ENTRADA[6] => valor_interno[6].DATAIN
ENTRADA[7] => valor_interno[7].DATAIN
ENTRADA[8] => valor_interno[8].DATAIN
ENTRADA[9] => valor_interno[9].DATAIN
ENTRADA[10] => valor_interno[10].DATAIN
ENTRADA[11] => valor_interno[11].DATAIN
ENTRADA[12] => valor_interno[12].DATAIN
ENTRADA[13] => valor_interno[13].DATAIN
ENTRADA[14] => valor_interno[14].DATAIN
ENTRADA[15] => valor_interno[15].DATAIN
WR => valor_interno[0].ENA
WR => valor_interno[1].ENA
WR => valor_interno[2].ENA
WR => valor_interno[3].ENA
WR => valor_interno[4].ENA
WR => valor_interno[5].ENA
WR => valor_interno[6].ENA
WR => valor_interno[7].ENA
WR => valor_interno[8].ENA
WR => valor_interno[9].ENA
WR => valor_interno[10].ENA
WR => valor_interno[11].ENA
WR => valor_interno[12].ENA
WR => valor_interno[13].ENA
WR => valor_interno[14].ENA
WR => valor_interno[15].ENA
SALIDA[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= valor_interno[8].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= valor_interno[9].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= valor_interno[10].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= valor_interno[11].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= valor_interno[12].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= valor_interno[13].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= valor_interno[14].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= valor_interno[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|registros:inst700666|deco_regw:inst1000
selregw[0] => Equal0.IN2
selregw[0] => Equal1.IN2
selregw[0] => Equal2.IN1
selregw[0] => Equal3.IN2
selregw[0] => Equal4.IN1
selregw[0] => Equal5.IN2
selregw[0] => Equal6.IN0
selregw[1] => Equal0.IN1
selregw[1] => Equal1.IN1
selregw[1] => Equal2.IN2
selregw[1] => Equal3.IN1
selregw[1] => Equal4.IN0
selregw[1] => Equal5.IN0
selregw[1] => Equal6.IN2
selregw[2] => Equal0.IN0
selregw[2] => Equal1.IN0
selregw[2] => Equal2.IN0
selregw[2] => Equal3.IN0
selregw[2] => Equal4.IN2
selregw[2] => Equal5.IN1
selregw[2] => Equal6.IN1
ACCA <= ACCA.DB_MAX_OUTPUT_PORT_TYPE
ACCB <= ACCB.DB_MAX_OUTPUT_PORT_TYPE
IX <= IX.DB_MAX_OUTPUT_PORT_TYPE
IY <= IY.DB_MAX_OUTPUT_PORT_TYPE
SP <= SP.DB_MAX_OUTPUT_PORT_TYPE
AUX <= AUX.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|registros:inst700666|registro_esp:ACCB
RELOJ => valor_interno[0].CLK
RELOJ => valor_interno[1].CLK
RELOJ => valor_interno[2].CLK
RELOJ => valor_interno[3].CLK
RELOJ => valor_interno[4].CLK
RELOJ => valor_interno[5].CLK
RELOJ => valor_interno[6].CLK
RELOJ => valor_interno[7].CLK
RELOJ => valor_interno[8].CLK
RELOJ => valor_interno[9].CLK
RELOJ => valor_interno[10].CLK
RELOJ => valor_interno[11].CLK
RELOJ => valor_interno[12].CLK
RELOJ => valor_interno[13].CLK
RELOJ => valor_interno[14].CLK
RELOJ => valor_interno[15].CLK
RESET => valor_interno[0].ACLR
RESET => valor_interno[1].ACLR
RESET => valor_interno[2].ACLR
RESET => valor_interno[3].ACLR
RESET => valor_interno[4].ACLR
RESET => valor_interno[5].ACLR
RESET => valor_interno[6].ACLR
RESET => valor_interno[7].ACLR
RESET => valor_interno[8].ACLR
RESET => valor_interno[9].ACLR
RESET => valor_interno[10].ACLR
RESET => valor_interno[11].ACLR
RESET => valor_interno[12].ACLR
RESET => valor_interno[13].ACLR
RESET => valor_interno[14].ACLR
RESET => valor_interno[15].ACLR
ENTRADA[0] => valor_interno[0].DATAIN
ENTRADA[1] => valor_interno[1].DATAIN
ENTRADA[2] => valor_interno[2].DATAIN
ENTRADA[3] => valor_interno[3].DATAIN
ENTRADA[4] => valor_interno[4].DATAIN
ENTRADA[5] => valor_interno[5].DATAIN
ENTRADA[6] => valor_interno[6].DATAIN
ENTRADA[7] => valor_interno[7].DATAIN
ENTRADA[8] => valor_interno[8].DATAIN
ENTRADA[9] => valor_interno[9].DATAIN
ENTRADA[10] => valor_interno[10].DATAIN
ENTRADA[11] => valor_interno[11].DATAIN
ENTRADA[12] => valor_interno[12].DATAIN
ENTRADA[13] => valor_interno[13].DATAIN
ENTRADA[14] => valor_interno[14].DATAIN
ENTRADA[15] => valor_interno[15].DATAIN
WR => valor_interno[0].ENA
WR => valor_interno[1].ENA
WR => valor_interno[2].ENA
WR => valor_interno[3].ENA
WR => valor_interno[4].ENA
WR => valor_interno[5].ENA
WR => valor_interno[6].ENA
WR => valor_interno[7].ENA
WR => valor_interno[8].ENA
WR => valor_interno[9].ENA
WR => valor_interno[10].ENA
WR => valor_interno[11].ENA
WR => valor_interno[12].ENA
WR => valor_interno[13].ENA
WR => valor_interno[14].ENA
WR => valor_interno[15].ENA
SALIDA[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= valor_interno[8].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= valor_interno[9].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= valor_interno[10].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= valor_interno[11].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= valor_interno[12].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= valor_interno[13].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= valor_interno[14].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= valor_interno[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|registros:inst700666|registro_esp:AUX
RELOJ => valor_interno[0].CLK
RELOJ => valor_interno[1].CLK
RELOJ => valor_interno[2].CLK
RELOJ => valor_interno[3].CLK
RELOJ => valor_interno[4].CLK
RELOJ => valor_interno[5].CLK
RELOJ => valor_interno[6].CLK
RELOJ => valor_interno[7].CLK
RELOJ => valor_interno[8].CLK
RELOJ => valor_interno[9].CLK
RELOJ => valor_interno[10].CLK
RELOJ => valor_interno[11].CLK
RELOJ => valor_interno[12].CLK
RELOJ => valor_interno[13].CLK
RELOJ => valor_interno[14].CLK
RELOJ => valor_interno[15].CLK
RESET => valor_interno[0].ACLR
RESET => valor_interno[1].ACLR
RESET => valor_interno[2].ACLR
RESET => valor_interno[3].ACLR
RESET => valor_interno[4].ACLR
RESET => valor_interno[5].ACLR
RESET => valor_interno[6].ACLR
RESET => valor_interno[7].ACLR
RESET => valor_interno[8].ACLR
RESET => valor_interno[9].ACLR
RESET => valor_interno[10].ACLR
RESET => valor_interno[11].ACLR
RESET => valor_interno[12].ACLR
RESET => valor_interno[13].ACLR
RESET => valor_interno[14].ACLR
RESET => valor_interno[15].ACLR
ENTRADA[0] => valor_interno[0].DATAIN
ENTRADA[1] => valor_interno[1].DATAIN
ENTRADA[2] => valor_interno[2].DATAIN
ENTRADA[3] => valor_interno[3].DATAIN
ENTRADA[4] => valor_interno[4].DATAIN
ENTRADA[5] => valor_interno[5].DATAIN
ENTRADA[6] => valor_interno[6].DATAIN
ENTRADA[7] => valor_interno[7].DATAIN
ENTRADA[8] => valor_interno[8].DATAIN
ENTRADA[9] => valor_interno[9].DATAIN
ENTRADA[10] => valor_interno[10].DATAIN
ENTRADA[11] => valor_interno[11].DATAIN
ENTRADA[12] => valor_interno[12].DATAIN
ENTRADA[13] => valor_interno[13].DATAIN
ENTRADA[14] => valor_interno[14].DATAIN
ENTRADA[15] => valor_interno[15].DATAIN
WR => valor_interno[0].ENA
WR => valor_interno[1].ENA
WR => valor_interno[2].ENA
WR => valor_interno[3].ENA
WR => valor_interno[4].ENA
WR => valor_interno[5].ENA
WR => valor_interno[6].ENA
WR => valor_interno[7].ENA
WR => valor_interno[8].ENA
WR => valor_interno[9].ENA
WR => valor_interno[10].ENA
WR => valor_interno[11].ENA
WR => valor_interno[12].ENA
WR => valor_interno[13].ENA
WR => valor_interno[14].ENA
WR => valor_interno[15].ENA
SALIDA[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= valor_interno[8].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= valor_interno[9].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= valor_interno[10].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= valor_interno[11].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= valor_interno[12].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= valor_interno[13].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= valor_interno[14].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= valor_interno[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|registros:inst700666|mux_regs:inst
selregr[0] => Equal0.IN3
selregr[0] => Equal1.IN3
selregr[0] => Equal2.IN2
selregr[0] => Equal3.IN3
selregr[0] => Equal4.IN2
selregr[0] => Equal5.IN3
selregr[0] => Equal6.IN1
selregr[0] => Equal7.IN3
selregr[0] => Equal8.IN2
selregr[0] => Equal9.IN3
selregr[0] => Equal10.IN1
selregr[0] => Equal11.IN3
selregr[0] => Equal12.IN1
selregr[0] => Equal13.IN3
selregr[0] => Equal14.IN0
selregr[0] => Equal15.IN3
selregr[1] => Equal0.IN2
selregr[1] => Equal1.IN2
selregr[1] => Equal2.IN3
selregr[1] => Equal3.IN2
selregr[1] => Equal4.IN1
selregr[1] => Equal5.IN1
selregr[1] => Equal6.IN3
selregr[1] => Equal7.IN2
selregr[1] => Equal8.IN1
selregr[1] => Equal9.IN1
selregr[1] => Equal10.IN3
selregr[1] => Equal11.IN2
selregr[1] => Equal12.IN0
selregr[1] => Equal13.IN0
selregr[1] => Equal14.IN3
selregr[1] => Equal15.IN2
selregr[2] => Equal0.IN1
selregr[2] => Equal1.IN1
selregr[2] => Equal2.IN1
selregr[2] => Equal3.IN1
selregr[2] => Equal4.IN3
selregr[2] => Equal5.IN2
selregr[2] => Equal6.IN2
selregr[2] => Equal7.IN1
selregr[2] => Equal8.IN0
selregr[2] => Equal9.IN0
selregr[2] => Equal10.IN0
selregr[2] => Equal11.IN0
selregr[2] => Equal12.IN3
selregr[2] => Equal13.IN2
selregr[2] => Equal14.IN2
selregr[2] => Equal15.IN1
selregr[3] => Equal0.IN0
selregr[3] => Equal1.IN0
selregr[3] => Equal2.IN0
selregr[3] => Equal3.IN0
selregr[3] => Equal4.IN0
selregr[3] => Equal5.IN0
selregr[3] => Equal6.IN0
selregr[3] => Equal7.IN0
selregr[3] => Equal8.IN3
selregr[3] => Equal9.IN2
selregr[3] => Equal10.IN2
selregr[3] => Equal11.IN1
selregr[3] => Equal12.IN2
selregr[3] => Equal13.IN1
selregr[3] => Equal14.IN1
selregr[3] => Equal15.IN0
ACCA[0] => D1.DATAB
ACCA[0] => D1.DATAB
ACCA[0] => D1.DATAB
ACCA[0] => D1.DATAB
ACCA[0] => D1.DATAB
ACCA[1] => D1.DATAB
ACCA[1] => D1.DATAB
ACCA[1] => D1.DATAB
ACCA[1] => D1.DATAB
ACCA[1] => D1.DATAB
ACCA[2] => D1.DATAB
ACCA[2] => D1.DATAB
ACCA[2] => D1.DATAB
ACCA[2] => D1.DATAB
ACCA[2] => D1.DATAB
ACCA[3] => D1.DATAB
ACCA[3] => D1.DATAB
ACCA[3] => D1.DATAB
ACCA[3] => D1.DATAB
ACCA[3] => D1.DATAB
ACCA[4] => D1.DATAB
ACCA[4] => D1.DATAB
ACCA[4] => D1.DATAB
ACCA[4] => D1.DATAB
ACCA[4] => D1.DATAB
ACCA[5] => D1.DATAB
ACCA[5] => D1.DATAB
ACCA[5] => D1.DATAB
ACCA[5] => D1.DATAB
ACCA[5] => D1.DATAB
ACCA[6] => D1.DATAB
ACCA[6] => D1.DATAB
ACCA[6] => D1.DATAB
ACCA[6] => D1.DATAB
ACCA[6] => D1.DATAB
ACCA[7] => D1.DATAB
ACCA[7] => D1.DATAB
ACCA[7] => D1.DATAB
ACCA[7] => D1.DATAB
ACCA[7] => D1.DATAB
ACCA[8] => D1.DATAB
ACCA[8] => D1.DATAB
ACCA[8] => D1.DATAB
ACCA[8] => D1.DATAB
ACCA[8] => D1.DATAB
ACCA[9] => D1.DATAB
ACCA[9] => D1.DATAB
ACCA[9] => D1.DATAB
ACCA[9] => D1.DATAB
ACCA[9] => D1.DATAB
ACCA[10] => D1.DATAB
ACCA[10] => D1.DATAB
ACCA[10] => D1.DATAB
ACCA[10] => D1.DATAB
ACCA[10] => D1.DATAB
ACCA[11] => D1.DATAB
ACCA[11] => D1.DATAB
ACCA[11] => D1.DATAB
ACCA[11] => D1.DATAB
ACCA[11] => D1.DATAB
ACCA[12] => D1.DATAB
ACCA[12] => D1.DATAB
ACCA[12] => D1.DATAB
ACCA[12] => D1.DATAB
ACCA[12] => D1.DATAB
ACCA[13] => D1.DATAB
ACCA[13] => D1.DATAB
ACCA[13] => D1.DATAB
ACCA[13] => D1.DATAB
ACCA[13] => D1.DATAB
ACCA[14] => D1.DATAB
ACCA[14] => D1.DATAB
ACCA[14] => D1.DATAB
ACCA[14] => D1.DATAB
ACCA[14] => D1.DATAB
ACCA[15] => D1.DATAB
ACCA[15] => D1.DATAB
ACCA[15] => D1.DATAB
ACCA[15] => D1.DATAB
ACCA[15] => D1.DATAB
ACCB[0] => D1.DATAB
ACCB[0] => D1.DATAB
ACCB[0] => D1.DATAB
ACCB[0] => D1.DATAB
ACCB[0] => D2.DATAB
ACCB[1] => D1.DATAB
ACCB[1] => D1.DATAB
ACCB[1] => D1.DATAB
ACCB[1] => D1.DATAB
ACCB[1] => D2.DATAB
ACCB[2] => D1.DATAB
ACCB[2] => D1.DATAB
ACCB[2] => D1.DATAB
ACCB[2] => D1.DATAB
ACCB[2] => D2.DATAB
ACCB[3] => D1.DATAB
ACCB[3] => D1.DATAB
ACCB[3] => D1.DATAB
ACCB[3] => D1.DATAB
ACCB[3] => D2.DATAB
ACCB[4] => D1.DATAB
ACCB[4] => D1.DATAB
ACCB[4] => D1.DATAB
ACCB[4] => D1.DATAB
ACCB[4] => D2.DATAB
ACCB[5] => D1.DATAB
ACCB[5] => D1.DATAB
ACCB[5] => D1.DATAB
ACCB[5] => D1.DATAB
ACCB[5] => D2.DATAB
ACCB[6] => D1.DATAB
ACCB[6] => D1.DATAB
ACCB[6] => D1.DATAB
ACCB[6] => D1.DATAB
ACCB[6] => D2.DATAB
ACCB[7] => D1.DATAB
ACCB[7] => D1.DATAB
ACCB[7] => D1.DATAB
ACCB[7] => D1.DATAB
ACCB[7] => D2.DATAB
ACCB[8] => D1.DATAB
ACCB[8] => D1.DATAB
ACCB[8] => D1.DATAB
ACCB[8] => D1.DATAB
ACCB[8] => D2.DATAB
ACCB[9] => D1.DATAB
ACCB[9] => D1.DATAB
ACCB[9] => D1.DATAB
ACCB[9] => D1.DATAB
ACCB[9] => D2.DATAB
ACCB[10] => D1.DATAB
ACCB[10] => D1.DATAB
ACCB[10] => D1.DATAB
ACCB[10] => D1.DATAB
ACCB[10] => D2.DATAB
ACCB[11] => D1.DATAB
ACCB[11] => D1.DATAB
ACCB[11] => D1.DATAB
ACCB[11] => D1.DATAB
ACCB[11] => D2.DATAB
ACCB[12] => D1.DATAB
ACCB[12] => D1.DATAB
ACCB[12] => D1.DATAB
ACCB[12] => D1.DATAB
ACCB[12] => D2.DATAB
ACCB[13] => D1.DATAB
ACCB[13] => D1.DATAB
ACCB[13] => D1.DATAB
ACCB[13] => D1.DATAB
ACCB[13] => D2.DATAB
ACCB[14] => D1.DATAB
ACCB[14] => D1.DATAB
ACCB[14] => D1.DATAB
ACCB[14] => D1.DATAB
ACCB[14] => D2.DATAB
ACCB[15] => D1.DATAB
ACCB[15] => D1.DATAB
ACCB[15] => D1.DATAB
ACCB[15] => D1.DATAB
ACCB[15] => D2.DATAB
IX[0] => D1.DATAB
IX[0] => D2.DATAB
IX[0] => D2.DATAB
IX[0] => D2.DATAB
IX[1] => D1.DATAB
IX[1] => D2.DATAB
IX[1] => D2.DATAB
IX[1] => D2.DATAB
IX[2] => D1.DATAB
IX[2] => D2.DATAB
IX[2] => D2.DATAB
IX[2] => D2.DATAB
IX[3] => D1.DATAB
IX[3] => D2.DATAB
IX[3] => D2.DATAB
IX[3] => D2.DATAB
IX[4] => D1.DATAB
IX[4] => D2.DATAB
IX[4] => D2.DATAB
IX[4] => D2.DATAB
IX[5] => D1.DATAB
IX[5] => D2.DATAB
IX[5] => D2.DATAB
IX[5] => D2.DATAB
IX[6] => D1.DATAB
IX[6] => D2.DATAB
IX[6] => D2.DATAB
IX[6] => D2.DATAB
IX[7] => D1.DATAB
IX[7] => D2.DATAB
IX[7] => D2.DATAB
IX[7] => D2.DATAB
IX[8] => D1.DATAB
IX[8] => D2.DATAB
IX[8] => D2.DATAB
IX[8] => D2.DATAB
IX[9] => D1.DATAB
IX[9] => D2.DATAB
IX[9] => D2.DATAB
IX[9] => D2.DATAB
IX[10] => D1.DATAB
IX[10] => D2.DATAB
IX[10] => D2.DATAB
IX[10] => D2.DATAB
IX[11] => D1.DATAB
IX[11] => D2.DATAB
IX[11] => D2.DATAB
IX[11] => D2.DATAB
IX[12] => D1.DATAB
IX[12] => D2.DATAB
IX[12] => D2.DATAB
IX[12] => D2.DATAB
IX[13] => D1.DATAB
IX[13] => D2.DATAB
IX[13] => D2.DATAB
IX[13] => D2.DATAB
IX[14] => D1.DATAB
IX[14] => D2.DATAB
IX[14] => D2.DATAB
IX[14] => D2.DATAB
IX[15] => D1.DATAB
IX[15] => D2.DATAB
IX[15] => D2.DATAB
IX[15] => D2.DATAB
IY[0] => D1.DATAB
IY[0] => D2.DATAB
IY[0] => D2.DATAB
IY[0] => D2.DATAB
IY[1] => D1.DATAB
IY[1] => D2.DATAB
IY[1] => D2.DATAB
IY[1] => D2.DATAB
IY[2] => D1.DATAB
IY[2] => D2.DATAB
IY[2] => D2.DATAB
IY[2] => D2.DATAB
IY[3] => D1.DATAB
IY[3] => D2.DATAB
IY[3] => D2.DATAB
IY[3] => D2.DATAB
IY[4] => D1.DATAB
IY[4] => D2.DATAB
IY[4] => D2.DATAB
IY[4] => D2.DATAB
IY[5] => D1.DATAB
IY[5] => D2.DATAB
IY[5] => D2.DATAB
IY[5] => D2.DATAB
IY[6] => D1.DATAB
IY[6] => D2.DATAB
IY[6] => D2.DATAB
IY[6] => D2.DATAB
IY[7] => D1.DATAB
IY[7] => D2.DATAB
IY[7] => D2.DATAB
IY[7] => D2.DATAB
IY[8] => D1.DATAB
IY[8] => D2.DATAB
IY[8] => D2.DATAB
IY[8] => D2.DATAB
IY[9] => D1.DATAB
IY[9] => D2.DATAB
IY[9] => D2.DATAB
IY[9] => D2.DATAB
IY[10] => D1.DATAB
IY[10] => D2.DATAB
IY[10] => D2.DATAB
IY[10] => D2.DATAB
IY[11] => D1.DATAB
IY[11] => D2.DATAB
IY[11] => D2.DATAB
IY[11] => D2.DATAB
IY[12] => D1.DATAB
IY[12] => D2.DATAB
IY[12] => D2.DATAB
IY[12] => D2.DATAB
IY[13] => D1.DATAB
IY[13] => D2.DATAB
IY[13] => D2.DATAB
IY[13] => D2.DATAB
IY[14] => D1.DATAB
IY[14] => D2.DATAB
IY[14] => D2.DATAB
IY[14] => D2.DATAB
IY[15] => D1.DATAB
IY[15] => D2.DATAB
IY[15] => D2.DATAB
IY[15] => D2.DATAB
SP[0] => D2.DATAB
SP[0] => D2.DATAB
SP[0] => D2.DATAB
SP[0] => D2.DATAB
SP[0] => D2.DATAB
SP[1] => D2.DATAB
SP[1] => D2.DATAB
SP[1] => D2.DATAB
SP[1] => D2.DATAB
SP[1] => D2.DATAB
SP[2] => D2.DATAB
SP[2] => D2.DATAB
SP[2] => D2.DATAB
SP[2] => D2.DATAB
SP[2] => D2.DATAB
SP[3] => D2.DATAB
SP[3] => D2.DATAB
SP[3] => D2.DATAB
SP[3] => D2.DATAB
SP[3] => D2.DATAB
SP[4] => D2.DATAB
SP[4] => D2.DATAB
SP[4] => D2.DATAB
SP[4] => D2.DATAB
SP[4] => D2.DATAB
SP[5] => D2.DATAB
SP[5] => D2.DATAB
SP[5] => D2.DATAB
SP[5] => D2.DATAB
SP[5] => D2.DATAB
SP[6] => D2.DATAB
SP[6] => D2.DATAB
SP[6] => D2.DATAB
SP[6] => D2.DATAB
SP[6] => D2.DATAB
SP[7] => D2.DATAB
SP[7] => D2.DATAB
SP[7] => D2.DATAB
SP[7] => D2.DATAB
SP[7] => D2.DATAB
SP[8] => D2.DATAB
SP[8] => D2.DATAB
SP[8] => D2.DATAB
SP[8] => D2.DATAB
SP[8] => D2.DATAB
SP[9] => D2.DATAB
SP[9] => D2.DATAB
SP[9] => D2.DATAB
SP[9] => D2.DATAB
SP[9] => D2.DATAB
SP[10] => D2.DATAB
SP[10] => D2.DATAB
SP[10] => D2.DATAB
SP[10] => D2.DATAB
SP[10] => D2.DATAB
SP[11] => D2.DATAB
SP[11] => D2.DATAB
SP[11] => D2.DATAB
SP[11] => D2.DATAB
SP[11] => D2.DATAB
SP[12] => D2.DATAB
SP[12] => D2.DATAB
SP[12] => D2.DATAB
SP[12] => D2.DATAB
SP[12] => D2.DATAB
SP[13] => D2.DATAB
SP[13] => D2.DATAB
SP[13] => D2.DATAB
SP[13] => D2.DATAB
SP[13] => D2.DATAB
SP[14] => D2.DATAB
SP[14] => D2.DATAB
SP[14] => D2.DATAB
SP[14] => D2.DATAB
SP[14] => D2.DATAB
SP[15] => D2.DATAB
SP[15] => D2.DATAB
SP[15] => D2.DATAB
SP[15] => D2.DATAB
SP[15] => D2.DATAB
AUX[0] => D1.DATAB
AUX[1] => D1.DATAB
AUX[2] => D1.DATAB
AUX[3] => D1.DATAB
AUX[4] => D1.DATAB
AUX[5] => D1.DATAB
AUX[6] => D1.DATAB
AUX[7] => D1.DATAB
AUX[8] => D1.DATAB
AUX[9] => D1.DATAB
AUX[10] => D1.DATAB
AUX[11] => D1.DATAB
AUX[12] => D1.DATAB
AUX[13] => D1.DATAB
AUX[14] => D1.DATAB
AUX[15] => D1.DATAB
D1[0] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[1] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[2] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[3] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[4] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[5] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[6] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[7] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[8] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[9] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[10] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[11] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[12] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[13] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[14] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D1[15] <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2[0] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[1] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[2] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[3] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[4] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[5] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[6] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[7] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[8] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[9] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[10] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[11] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[12] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[13] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[14] <= D2.DB_MAX_OUTPUT_PORT_TYPE
D2[15] <= D2.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|registros:inst700666|registro_esp:IX
RELOJ => valor_interno[0].CLK
RELOJ => valor_interno[1].CLK
RELOJ => valor_interno[2].CLK
RELOJ => valor_interno[3].CLK
RELOJ => valor_interno[4].CLK
RELOJ => valor_interno[5].CLK
RELOJ => valor_interno[6].CLK
RELOJ => valor_interno[7].CLK
RELOJ => valor_interno[8].CLK
RELOJ => valor_interno[9].CLK
RELOJ => valor_interno[10].CLK
RELOJ => valor_interno[11].CLK
RELOJ => valor_interno[12].CLK
RELOJ => valor_interno[13].CLK
RELOJ => valor_interno[14].CLK
RELOJ => valor_interno[15].CLK
RESET => valor_interno[0].ACLR
RESET => valor_interno[1].ACLR
RESET => valor_interno[2].ACLR
RESET => valor_interno[3].ACLR
RESET => valor_interno[4].ACLR
RESET => valor_interno[5].ACLR
RESET => valor_interno[6].ACLR
RESET => valor_interno[7].ACLR
RESET => valor_interno[8].ACLR
RESET => valor_interno[9].ACLR
RESET => valor_interno[10].ACLR
RESET => valor_interno[11].ACLR
RESET => valor_interno[12].ACLR
RESET => valor_interno[13].ACLR
RESET => valor_interno[14].ACLR
RESET => valor_interno[15].ACLR
ENTRADA[0] => valor_interno[0].DATAIN
ENTRADA[1] => valor_interno[1].DATAIN
ENTRADA[2] => valor_interno[2].DATAIN
ENTRADA[3] => valor_interno[3].DATAIN
ENTRADA[4] => valor_interno[4].DATAIN
ENTRADA[5] => valor_interno[5].DATAIN
ENTRADA[6] => valor_interno[6].DATAIN
ENTRADA[7] => valor_interno[7].DATAIN
ENTRADA[8] => valor_interno[8].DATAIN
ENTRADA[9] => valor_interno[9].DATAIN
ENTRADA[10] => valor_interno[10].DATAIN
ENTRADA[11] => valor_interno[11].DATAIN
ENTRADA[12] => valor_interno[12].DATAIN
ENTRADA[13] => valor_interno[13].DATAIN
ENTRADA[14] => valor_interno[14].DATAIN
ENTRADA[15] => valor_interno[15].DATAIN
WR => valor_interno[0].ENA
WR => valor_interno[1].ENA
WR => valor_interno[2].ENA
WR => valor_interno[3].ENA
WR => valor_interno[4].ENA
WR => valor_interno[5].ENA
WR => valor_interno[6].ENA
WR => valor_interno[7].ENA
WR => valor_interno[8].ENA
WR => valor_interno[9].ENA
WR => valor_interno[10].ENA
WR => valor_interno[11].ENA
WR => valor_interno[12].ENA
WR => valor_interno[13].ENA
WR => valor_interno[14].ENA
WR => valor_interno[15].ENA
SALIDA[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= valor_interno[8].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= valor_interno[9].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= valor_interno[10].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= valor_interno[11].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= valor_interno[12].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= valor_interno[13].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= valor_interno[14].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= valor_interno[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|registros:inst700666|registro_esp:IY
RELOJ => valor_interno[0].CLK
RELOJ => valor_interno[1].CLK
RELOJ => valor_interno[2].CLK
RELOJ => valor_interno[3].CLK
RELOJ => valor_interno[4].CLK
RELOJ => valor_interno[5].CLK
RELOJ => valor_interno[6].CLK
RELOJ => valor_interno[7].CLK
RELOJ => valor_interno[8].CLK
RELOJ => valor_interno[9].CLK
RELOJ => valor_interno[10].CLK
RELOJ => valor_interno[11].CLK
RELOJ => valor_interno[12].CLK
RELOJ => valor_interno[13].CLK
RELOJ => valor_interno[14].CLK
RELOJ => valor_interno[15].CLK
RESET => valor_interno[0].ACLR
RESET => valor_interno[1].ACLR
RESET => valor_interno[2].ACLR
RESET => valor_interno[3].ACLR
RESET => valor_interno[4].ACLR
RESET => valor_interno[5].ACLR
RESET => valor_interno[6].ACLR
RESET => valor_interno[7].ACLR
RESET => valor_interno[8].ACLR
RESET => valor_interno[9].ACLR
RESET => valor_interno[10].ACLR
RESET => valor_interno[11].ACLR
RESET => valor_interno[12].ACLR
RESET => valor_interno[13].ACLR
RESET => valor_interno[14].ACLR
RESET => valor_interno[15].ACLR
ENTRADA[0] => valor_interno[0].DATAIN
ENTRADA[1] => valor_interno[1].DATAIN
ENTRADA[2] => valor_interno[2].DATAIN
ENTRADA[3] => valor_interno[3].DATAIN
ENTRADA[4] => valor_interno[4].DATAIN
ENTRADA[5] => valor_interno[5].DATAIN
ENTRADA[6] => valor_interno[6].DATAIN
ENTRADA[7] => valor_interno[7].DATAIN
ENTRADA[8] => valor_interno[8].DATAIN
ENTRADA[9] => valor_interno[9].DATAIN
ENTRADA[10] => valor_interno[10].DATAIN
ENTRADA[11] => valor_interno[11].DATAIN
ENTRADA[12] => valor_interno[12].DATAIN
ENTRADA[13] => valor_interno[13].DATAIN
ENTRADA[14] => valor_interno[14].DATAIN
ENTRADA[15] => valor_interno[15].DATAIN
WR => valor_interno[0].ENA
WR => valor_interno[1].ENA
WR => valor_interno[2].ENA
WR => valor_interno[3].ENA
WR => valor_interno[4].ENA
WR => valor_interno[5].ENA
WR => valor_interno[6].ENA
WR => valor_interno[7].ENA
WR => valor_interno[8].ENA
WR => valor_interno[9].ENA
WR => valor_interno[10].ENA
WR => valor_interno[11].ENA
WR => valor_interno[12].ENA
WR => valor_interno[13].ENA
WR => valor_interno[14].ENA
WR => valor_interno[15].ENA
SALIDA[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= valor_interno[8].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= valor_interno[9].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= valor_interno[10].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= valor_interno[11].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= valor_interno[12].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= valor_interno[13].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= valor_interno[14].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= valor_interno[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|registros:inst700666|registro_esp:SP
RELOJ => valor_interno[0].CLK
RELOJ => valor_interno[1].CLK
RELOJ => valor_interno[2].CLK
RELOJ => valor_interno[3].CLK
RELOJ => valor_interno[4].CLK
RELOJ => valor_interno[5].CLK
RELOJ => valor_interno[6].CLK
RELOJ => valor_interno[7].CLK
RELOJ => valor_interno[8].CLK
RELOJ => valor_interno[9].CLK
RELOJ => valor_interno[10].CLK
RELOJ => valor_interno[11].CLK
RELOJ => valor_interno[12].CLK
RELOJ => valor_interno[13].CLK
RELOJ => valor_interno[14].CLK
RELOJ => valor_interno[15].CLK
RESET => valor_interno[0].ACLR
RESET => valor_interno[1].ACLR
RESET => valor_interno[2].ACLR
RESET => valor_interno[3].ACLR
RESET => valor_interno[4].ACLR
RESET => valor_interno[5].ACLR
RESET => valor_interno[6].ACLR
RESET => valor_interno[7].ACLR
RESET => valor_interno[8].ACLR
RESET => valor_interno[9].ACLR
RESET => valor_interno[10].ACLR
RESET => valor_interno[11].ACLR
RESET => valor_interno[12].ACLR
RESET => valor_interno[13].ACLR
RESET => valor_interno[14].ACLR
RESET => valor_interno[15].ACLR
ENTRADA[0] => valor_interno[0].DATAIN
ENTRADA[1] => valor_interno[1].DATAIN
ENTRADA[2] => valor_interno[2].DATAIN
ENTRADA[3] => valor_interno[3].DATAIN
ENTRADA[4] => valor_interno[4].DATAIN
ENTRADA[5] => valor_interno[5].DATAIN
ENTRADA[6] => valor_interno[6].DATAIN
ENTRADA[7] => valor_interno[7].DATAIN
ENTRADA[8] => valor_interno[8].DATAIN
ENTRADA[9] => valor_interno[9].DATAIN
ENTRADA[10] => valor_interno[10].DATAIN
ENTRADA[11] => valor_interno[11].DATAIN
ENTRADA[12] => valor_interno[12].DATAIN
ENTRADA[13] => valor_interno[13].DATAIN
ENTRADA[14] => valor_interno[14].DATAIN
ENTRADA[15] => valor_interno[15].DATAIN
WR => valor_interno[0].ENA
WR => valor_interno[1].ENA
WR => valor_interno[2].ENA
WR => valor_interno[3].ENA
WR => valor_interno[4].ENA
WR => valor_interno[5].ENA
WR => valor_interno[6].ENA
WR => valor_interno[7].ENA
WR => valor_interno[8].ENA
WR => valor_interno[9].ENA
WR => valor_interno[10].ENA
WR => valor_interno[11].ENA
WR => valor_interno[12].ENA
WR => valor_interno[13].ENA
WR => valor_interno[14].ENA
WR => valor_interno[15].ENA
SALIDA[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= valor_interno[8].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= valor_interno[9].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= valor_interno[10].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= valor_interno[11].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= valor_interno[12].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= valor_interno[13].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= valor_interno[14].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= valor_interno[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|BUSMUX:inst46
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|pipeline|BUSMUX:inst46|lpm_mux:$00000
data[0][0] => mux_06c:auto_generated.data[0]
data[0][1] => mux_06c:auto_generated.data[1]
data[0][2] => mux_06c:auto_generated.data[2]
data[0][3] => mux_06c:auto_generated.data[3]
data[1][0] => mux_06c:auto_generated.data[4]
data[1][1] => mux_06c:auto_generated.data[5]
data[1][2] => mux_06c:auto_generated.data[6]
data[1][3] => mux_06c:auto_generated.data[7]
sel[0] => mux_06c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_06c:auto_generated.result[0]
result[1] <= mux_06c:auto_generated.result[1]
result[2] <= mux_06c:auto_generated.result[2]
result[3] <= mux_06c:auto_generated.result[3]


|pipeline|BUSMUX:inst46|lpm_mux:$00000|mux_06c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|reg_acoplo_4:inst107
RELOJ => seldirw[0].CLK
RELOJ => seldirw[1].CLK
RELOJ => memw.CLK
RELOJ => selregw[0].CLK
RELOJ => selregw[1].CLK
RELOJ => selregw[2].CLK
RESET => seldirw[0].ACLR
RESET => seldirw[1].ACLR
RESET => memw.ACLR
RESET => selregw[0].ACLR
RESET => selregw[1].ACLR
RESET => selregw[2].ACLR
selregwi[0] => selregw[0].DATAIN
selregwi[1] => selregw[1].DATAIN
selregwi[2] => selregw[2].DATAIN
memwi => memw.DATAIN
seldirwi[0] => seldirw[0].DATAIN
seldirwi[1] => seldirw[1].DATAIN
selregwo[0] <= selregw[0].DB_MAX_OUTPUT_PORT_TYPE
selregwo[1] <= selregw[1].DB_MAX_OUTPUT_PORT_TYPE
selregwo[2] <= selregw[2].DB_MAX_OUTPUT_PORT_TYPE
memwo <= memw.DB_MAX_OUTPUT_PORT_TYPE
seldirwo[0] <= seldirw[0].DB_MAX_OUTPUT_PORT_TYPE
seldirwo[1] <= seldirw[1].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|registro_pc:inst6
RELOJ => valor_interno[0].CLK
RELOJ => valor_interno[1].CLK
RELOJ => valor_interno[2].CLK
RELOJ => valor_interno[3].CLK
RELOJ => valor_interno[4].CLK
RELOJ => valor_interno[5].CLK
RELOJ => valor_interno[6].CLK
RELOJ => valor_interno[7].CLK
RELOJ => valor_interno[8].CLK
RELOJ => valor_interno[9].CLK
RELOJ => valor_interno[10].CLK
RELOJ => valor_interno[11].CLK
RELOJ => valor_interno[12].CLK
RELOJ => valor_interno[13].CLK
RELOJ => valor_interno[14].CLK
RELOJ => valor_interno[15].CLK
RESET => valor_interno[0].ACLR
RESET => valor_interno[1].ACLR
RESET => valor_interno[2].ACLR
RESET => valor_interno[3].ACLR
RESET => valor_interno[4].ACLR
RESET => valor_interno[5].ACLR
RESET => valor_interno[6].ACLR
RESET => valor_interno[7].ACLR
RESET => valor_interno[8].ACLR
RESET => valor_interno[9].ACLR
RESET => valor_interno[10].ACLR
RESET => valor_interno[11].ACLR
RESET => valor_interno[12].ACLR
RESET => valor_interno[13].ACLR
RESET => valor_interno[14].ACLR
RESET => valor_interno[15].ACLR
ENTRADA[0] => valor_interno[0].DATAIN
ENTRADA[1] => valor_interno[1].DATAIN
ENTRADA[2] => valor_interno[2].DATAIN
ENTRADA[3] => valor_interno[3].DATAIN
ENTRADA[4] => valor_interno[4].DATAIN
ENTRADA[5] => valor_interno[5].DATAIN
ENTRADA[6] => valor_interno[6].DATAIN
ENTRADA[7] => valor_interno[7].DATAIN
ENTRADA[8] => valor_interno[8].DATAIN
ENTRADA[9] => valor_interno[9].DATAIN
ENTRADA[10] => valor_interno[10].DATAIN
ENTRADA[11] => valor_interno[11].DATAIN
ENTRADA[12] => valor_interno[12].DATAIN
ENTRADA[13] => valor_interno[13].DATAIN
ENTRADA[14] => valor_interno[14].DATAIN
ENTRADA[15] => valor_interno[15].DATAIN
SALIDA[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= valor_interno[8].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= valor_interno[9].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= valor_interno[10].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= valor_interno[11].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= valor_interno[12].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= valor_interno[13].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= valor_interno[14].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= valor_interno[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|BUSMUX:inst39
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|pipeline|BUSMUX:inst39|lpm_mux:$00000
data[0][0] => mux_j7c:auto_generated.data[0]
data[0][1] => mux_j7c:auto_generated.data[1]
data[0][2] => mux_j7c:auto_generated.data[2]
data[0][3] => mux_j7c:auto_generated.data[3]
data[0][4] => mux_j7c:auto_generated.data[4]
data[0][5] => mux_j7c:auto_generated.data[5]
data[0][6] => mux_j7c:auto_generated.data[6]
data[0][7] => mux_j7c:auto_generated.data[7]
data[0][8] => mux_j7c:auto_generated.data[8]
data[0][9] => mux_j7c:auto_generated.data[9]
data[0][10] => mux_j7c:auto_generated.data[10]
data[0][11] => mux_j7c:auto_generated.data[11]
data[0][12] => mux_j7c:auto_generated.data[12]
data[0][13] => mux_j7c:auto_generated.data[13]
data[0][14] => mux_j7c:auto_generated.data[14]
data[0][15] => mux_j7c:auto_generated.data[15]
data[1][0] => mux_j7c:auto_generated.data[16]
data[1][1] => mux_j7c:auto_generated.data[17]
data[1][2] => mux_j7c:auto_generated.data[18]
data[1][3] => mux_j7c:auto_generated.data[19]
data[1][4] => mux_j7c:auto_generated.data[20]
data[1][5] => mux_j7c:auto_generated.data[21]
data[1][6] => mux_j7c:auto_generated.data[22]
data[1][7] => mux_j7c:auto_generated.data[23]
data[1][8] => mux_j7c:auto_generated.data[24]
data[1][9] => mux_j7c:auto_generated.data[25]
data[1][10] => mux_j7c:auto_generated.data[26]
data[1][11] => mux_j7c:auto_generated.data[27]
data[1][12] => mux_j7c:auto_generated.data[28]
data[1][13] => mux_j7c:auto_generated.data[29]
data[1][14] => mux_j7c:auto_generated.data[30]
data[1][15] => mux_j7c:auto_generated.data[31]
sel[0] => mux_j7c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j7c:auto_generated.result[0]
result[1] <= mux_j7c:auto_generated.result[1]
result[2] <= mux_j7c:auto_generated.result[2]
result[3] <= mux_j7c:auto_generated.result[3]
result[4] <= mux_j7c:auto_generated.result[4]
result[5] <= mux_j7c:auto_generated.result[5]
result[6] <= mux_j7c:auto_generated.result[6]
result[7] <= mux_j7c:auto_generated.result[7]
result[8] <= mux_j7c:auto_generated.result[8]
result[9] <= mux_j7c:auto_generated.result[9]
result[10] <= mux_j7c:auto_generated.result[10]
result[11] <= mux_j7c:auto_generated.result[11]
result[12] <= mux_j7c:auto_generated.result[12]
result[13] <= mux_j7c:auto_generated.result[13]
result[14] <= mux_j7c:auto_generated.result[14]
result[15] <= mux_j7c:auto_generated.result[15]


|pipeline|BUSMUX:inst39|lpm_mux:$00000|mux_j7c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|BUSMUX:inst43
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|pipeline|BUSMUX:inst43|lpm_mux:$00000
data[0][0] => mux_t5c:auto_generated.data[0]
data[1][0] => mux_t5c:auto_generated.data[1]
sel[0] => mux_t5c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t5c:auto_generated.result[0]


|pipeline|BUSMUX:inst43|lpm_mux:$00000|mux_t5c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|registro_pc:inst23
RELOJ => valor_interno[0].CLK
RELOJ => valor_interno[1].CLK
RELOJ => valor_interno[2].CLK
RELOJ => valor_interno[3].CLK
RELOJ => valor_interno[4].CLK
RELOJ => valor_interno[5].CLK
RELOJ => valor_interno[6].CLK
RELOJ => valor_interno[7].CLK
RELOJ => valor_interno[8].CLK
RELOJ => valor_interno[9].CLK
RELOJ => valor_interno[10].CLK
RELOJ => valor_interno[11].CLK
RELOJ => valor_interno[12].CLK
RELOJ => valor_interno[13].CLK
RELOJ => valor_interno[14].CLK
RELOJ => valor_interno[15].CLK
RESET => valor_interno[0].ACLR
RESET => valor_interno[1].ACLR
RESET => valor_interno[2].ACLR
RESET => valor_interno[3].ACLR
RESET => valor_interno[4].ACLR
RESET => valor_interno[5].ACLR
RESET => valor_interno[6].ACLR
RESET => valor_interno[7].ACLR
RESET => valor_interno[8].ACLR
RESET => valor_interno[9].ACLR
RESET => valor_interno[10].ACLR
RESET => valor_interno[11].ACLR
RESET => valor_interno[12].ACLR
RESET => valor_interno[13].ACLR
RESET => valor_interno[14].ACLR
RESET => valor_interno[15].ACLR
ENTRADA[0] => valor_interno[0].DATAIN
ENTRADA[1] => valor_interno[1].DATAIN
ENTRADA[2] => valor_interno[2].DATAIN
ENTRADA[3] => valor_interno[3].DATAIN
ENTRADA[4] => valor_interno[4].DATAIN
ENTRADA[5] => valor_interno[5].DATAIN
ENTRADA[6] => valor_interno[6].DATAIN
ENTRADA[7] => valor_interno[7].DATAIN
ENTRADA[8] => valor_interno[8].DATAIN
ENTRADA[9] => valor_interno[9].DATAIN
ENTRADA[10] => valor_interno[10].DATAIN
ENTRADA[11] => valor_interno[11].DATAIN
ENTRADA[12] => valor_interno[12].DATAIN
ENTRADA[13] => valor_interno[13].DATAIN
ENTRADA[14] => valor_interno[14].DATAIN
ENTRADA[15] => valor_interno[15].DATAIN
SALIDA[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= valor_interno[8].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= valor_interno[9].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= valor_interno[10].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= valor_interno[11].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= valor_interno[12].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= valor_interno[13].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= valor_interno[14].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= valor_interno[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|mux_dirw:inst17
seldirw[0] => Equal0.IN0
seldirw[1] => Equal0.IN1
seldir[0] => sel.DATAA
seldir[1] => sel.DATAA
sel[0] <= sel.DB_MAX_OUTPUT_PORT_TYPE
sel[1] <= sel.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|BUSMUX:inst36
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]


|pipeline|BUSMUX:inst36|lpm_mux:$00000
data[0][0] => mux_u5c:auto_generated.data[0]
data[0][1] => mux_u5c:auto_generated.data[1]
data[1][0] => mux_u5c:auto_generated.data[2]
data[1][1] => mux_u5c:auto_generated.data[3]
sel[0] => mux_u5c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_u5c:auto_generated.result[0]
result[1] <= mux_u5c:auto_generated.result[1]


|pipeline|BUSMUX:inst36|lpm_mux:$00000|mux_u5c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[0].IN1
data[3] => result_node[1].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|BUSMUX:inst51
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|pipeline|BUSMUX:inst51|lpm_mux:$00000
data[0][0] => mux_j7c:auto_generated.data[0]
data[0][1] => mux_j7c:auto_generated.data[1]
data[0][2] => mux_j7c:auto_generated.data[2]
data[0][3] => mux_j7c:auto_generated.data[3]
data[0][4] => mux_j7c:auto_generated.data[4]
data[0][5] => mux_j7c:auto_generated.data[5]
data[0][6] => mux_j7c:auto_generated.data[6]
data[0][7] => mux_j7c:auto_generated.data[7]
data[0][8] => mux_j7c:auto_generated.data[8]
data[0][9] => mux_j7c:auto_generated.data[9]
data[0][10] => mux_j7c:auto_generated.data[10]
data[0][11] => mux_j7c:auto_generated.data[11]
data[0][12] => mux_j7c:auto_generated.data[12]
data[0][13] => mux_j7c:auto_generated.data[13]
data[0][14] => mux_j7c:auto_generated.data[14]
data[0][15] => mux_j7c:auto_generated.data[15]
data[1][0] => mux_j7c:auto_generated.data[16]
data[1][1] => mux_j7c:auto_generated.data[17]
data[1][2] => mux_j7c:auto_generated.data[18]
data[1][3] => mux_j7c:auto_generated.data[19]
data[1][4] => mux_j7c:auto_generated.data[20]
data[1][5] => mux_j7c:auto_generated.data[21]
data[1][6] => mux_j7c:auto_generated.data[22]
data[1][7] => mux_j7c:auto_generated.data[23]
data[1][8] => mux_j7c:auto_generated.data[24]
data[1][9] => mux_j7c:auto_generated.data[25]
data[1][10] => mux_j7c:auto_generated.data[26]
data[1][11] => mux_j7c:auto_generated.data[27]
data[1][12] => mux_j7c:auto_generated.data[28]
data[1][13] => mux_j7c:auto_generated.data[29]
data[1][14] => mux_j7c:auto_generated.data[30]
data[1][15] => mux_j7c:auto_generated.data[31]
sel[0] => mux_j7c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j7c:auto_generated.result[0]
result[1] <= mux_j7c:auto_generated.result[1]
result[2] <= mux_j7c:auto_generated.result[2]
result[3] <= mux_j7c:auto_generated.result[3]
result[4] <= mux_j7c:auto_generated.result[4]
result[5] <= mux_j7c:auto_generated.result[5]
result[6] <= mux_j7c:auto_generated.result[6]
result[7] <= mux_j7c:auto_generated.result[7]
result[8] <= mux_j7c:auto_generated.result[8]
result[9] <= mux_j7c:auto_generated.result[9]
result[10] <= mux_j7c:auto_generated.result[10]
result[11] <= mux_j7c:auto_generated.result[11]
result[12] <= mux_j7c:auto_generated.result[12]
result[13] <= mux_j7c:auto_generated.result[13]
result[14] <= mux_j7c:auto_generated.result[14]
result[15] <= mux_j7c:auto_generated.result[15]


|pipeline|BUSMUX:inst51|lpm_mux:$00000|mux_j7c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|u_anticipacion:inst2
SelRegR[0] => Equal0.IN7
SelRegR[0] => Equal1.IN7
SelRegR[0] => Equal2.IN7
SelRegR[0] => Equal3.IN7
SelRegR[0] => Equal4.IN7
SelRegR[0] => Equal5.IN7
SelRegR[0] => Equal6.IN7
SelRegR[0] => Equal7.IN7
SelRegR[0] => Equal9.IN7
SelRegR[0] => Equal10.IN7
SelRegR[0] => Equal11.IN7
SelRegR[0] => Equal13.IN7
SelRegR[0] => Equal15.IN7
SelRegR[0] => Equal17.IN7
SelRegR[0] => Equal19.IN7
SelRegR[1] => Equal0.IN6
SelRegR[1] => Equal1.IN6
SelRegR[1] => Equal2.IN6
SelRegR[1] => Equal3.IN6
SelRegR[1] => Equal4.IN6
SelRegR[1] => Equal5.IN6
SelRegR[1] => Equal6.IN6
SelRegR[1] => Equal7.IN6
SelRegR[1] => Equal9.IN6
SelRegR[1] => Equal10.IN6
SelRegR[1] => Equal11.IN6
SelRegR[1] => Equal13.IN6
SelRegR[1] => Equal15.IN6
SelRegR[1] => Equal17.IN6
SelRegR[1] => Equal19.IN6
SelRegR[2] => Equal0.IN5
SelRegR[2] => Equal1.IN5
SelRegR[2] => Equal2.IN5
SelRegR[2] => Equal3.IN5
SelRegR[2] => Equal4.IN5
SelRegR[2] => Equal5.IN5
SelRegR[2] => Equal6.IN5
SelRegR[2] => Equal7.IN5
SelRegR[2] => Equal9.IN5
SelRegR[2] => Equal10.IN5
SelRegR[2] => Equal11.IN5
SelRegR[2] => Equal13.IN5
SelRegR[2] => Equal15.IN5
SelRegR[2] => Equal17.IN5
SelRegR[2] => Equal19.IN5
SelRegR[3] => Equal0.IN4
SelRegR[3] => Equal1.IN4
SelRegR[3] => Equal2.IN4
SelRegR[3] => Equal3.IN4
SelRegR[3] => Equal4.IN4
SelRegR[3] => Equal5.IN4
SelRegR[3] => Equal6.IN4
SelRegR[3] => Equal7.IN4
SelRegR[3] => Equal9.IN4
SelRegR[3] => Equal10.IN4
SelRegR[3] => Equal11.IN4
SelRegR[3] => Equal13.IN4
SelRegR[3] => Equal15.IN4
SelRegR[3] => Equal17.IN4
SelRegR[3] => Equal19.IN4
SelRegWE4[0] => Equal8.IN5
SelRegWE4[0] => Equal12.IN5
SelRegWE4[0] => Equal14.IN5
SelRegWE4[0] => Equal16.IN5
SelRegWE4[0] => Equal18.IN5
SelRegWE4[0] => Equal20.IN5
SelRegWE4[1] => Equal8.IN4
SelRegWE4[1] => Equal12.IN4
SelRegWE4[1] => Equal14.IN4
SelRegWE4[1] => Equal16.IN4
SelRegWE4[1] => Equal18.IN4
SelRegWE4[1] => Equal20.IN4
SelRegWE4[2] => Equal8.IN3
SelRegWE4[2] => Equal12.IN3
SelRegWE4[2] => Equal14.IN3
SelRegWE4[2] => Equal16.IN3
SelRegWE4[2] => Equal18.IN3
SelRegWE4[2] => Equal20.IN3
SelA <= SelA.DB_MAX_OUTPUT_PORT_TYPE
SelB <= SelB.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|registro_pc:inst700
RELOJ => valor_interno[0].CLK
RELOJ => valor_interno[1].CLK
RELOJ => valor_interno[2].CLK
RELOJ => valor_interno[3].CLK
RELOJ => valor_interno[4].CLK
RELOJ => valor_interno[5].CLK
RELOJ => valor_interno[6].CLK
RELOJ => valor_interno[7].CLK
RELOJ => valor_interno[8].CLK
RELOJ => valor_interno[9].CLK
RELOJ => valor_interno[10].CLK
RELOJ => valor_interno[11].CLK
RELOJ => valor_interno[12].CLK
RELOJ => valor_interno[13].CLK
RELOJ => valor_interno[14].CLK
RELOJ => valor_interno[15].CLK
RESET => valor_interno[0].ACLR
RESET => valor_interno[1].ACLR
RESET => valor_interno[2].ACLR
RESET => valor_interno[3].ACLR
RESET => valor_interno[4].ACLR
RESET => valor_interno[5].ACLR
RESET => valor_interno[6].ACLR
RESET => valor_interno[7].ACLR
RESET => valor_interno[8].ACLR
RESET => valor_interno[9].ACLR
RESET => valor_interno[10].ACLR
RESET => valor_interno[11].ACLR
RESET => valor_interno[12].ACLR
RESET => valor_interno[13].ACLR
RESET => valor_interno[14].ACLR
RESET => valor_interno[15].ACLR
ENTRADA[0] => valor_interno[0].DATAIN
ENTRADA[1] => valor_interno[1].DATAIN
ENTRADA[2] => valor_interno[2].DATAIN
ENTRADA[3] => valor_interno[3].DATAIN
ENTRADA[4] => valor_interno[4].DATAIN
ENTRADA[5] => valor_interno[5].DATAIN
ENTRADA[6] => valor_interno[6].DATAIN
ENTRADA[7] => valor_interno[7].DATAIN
ENTRADA[8] => valor_interno[8].DATAIN
ENTRADA[9] => valor_interno[9].DATAIN
ENTRADA[10] => valor_interno[10].DATAIN
ENTRADA[11] => valor_interno[11].DATAIN
ENTRADA[12] => valor_interno[12].DATAIN
ENTRADA[13] => valor_interno[13].DATAIN
ENTRADA[14] => valor_interno[14].DATAIN
ENTRADA[15] => valor_interno[15].DATAIN
SALIDA[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= valor_interno[8].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= valor_interno[9].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= valor_interno[10].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= valor_interno[11].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= valor_interno[12].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= valor_interno[13].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= valor_interno[14].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= valor_interno[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|mux_src:inst202
selsrc[0] => Mux0.IN4
selsrc[0] => Mux1.IN4
selsrc[0] => Mux2.IN4
selsrc[0] => Mux3.IN4
selsrc[0] => Mux4.IN4
selsrc[0] => Mux5.IN4
selsrc[0] => Mux6.IN4
selsrc[0] => Mux7.IN4
selsrc[0] => Mux8.IN4
selsrc[0] => Mux9.IN4
selsrc[0] => Mux10.IN4
selsrc[0] => Mux11.IN4
selsrc[0] => Mux12.IN4
selsrc[0] => Mux13.IN4
selsrc[0] => Mux14.IN4
selsrc[0] => Mux15.IN4
selsrc[0] => Mux16.IN4
selsrc[0] => Mux17.IN4
selsrc[0] => Mux18.IN4
selsrc[0] => Mux19.IN4
selsrc[0] => Mux20.IN4
selsrc[0] => Mux21.IN4
selsrc[0] => Mux22.IN4
selsrc[0] => Mux23.IN4
selsrc[0] => Mux24.IN4
selsrc[0] => Mux25.IN4
selsrc[0] => Mux26.IN4
selsrc[0] => Mux27.IN4
selsrc[0] => Mux28.IN4
selsrc[0] => Mux29.IN4
selsrc[0] => Mux30.IN4
selsrc[0] => Mux31.IN4
selsrc[1] => Mux0.IN3
selsrc[1] => Mux1.IN3
selsrc[1] => Mux2.IN3
selsrc[1] => Mux3.IN3
selsrc[1] => Mux4.IN3
selsrc[1] => Mux5.IN3
selsrc[1] => Mux6.IN3
selsrc[1] => Mux7.IN3
selsrc[1] => Mux8.IN3
selsrc[1] => Mux9.IN3
selsrc[1] => Mux10.IN3
selsrc[1] => Mux11.IN3
selsrc[1] => Mux12.IN3
selsrc[1] => Mux13.IN3
selsrc[1] => Mux14.IN3
selsrc[1] => Mux15.IN3
selsrc[1] => Mux16.IN3
selsrc[1] => Mux17.IN3
selsrc[1] => Mux18.IN3
selsrc[1] => Mux19.IN3
selsrc[1] => Mux20.IN3
selsrc[1] => Mux21.IN3
selsrc[1] => Mux22.IN3
selsrc[1] => Mux23.IN3
selsrc[1] => Mux24.IN3
selsrc[1] => Mux25.IN3
selsrc[1] => Mux26.IN3
selsrc[1] => Mux27.IN3
selsrc[1] => Mux28.IN3
selsrc[1] => Mux29.IN3
selsrc[1] => Mux30.IN3
selsrc[1] => Mux31.IN3
selsrc[2] => Mux0.IN2
selsrc[2] => Mux1.IN2
selsrc[2] => Mux2.IN2
selsrc[2] => Mux3.IN2
selsrc[2] => Mux4.IN2
selsrc[2] => Mux5.IN2
selsrc[2] => Mux6.IN2
selsrc[2] => Mux7.IN2
selsrc[2] => Mux8.IN2
selsrc[2] => Mux9.IN2
selsrc[2] => Mux10.IN2
selsrc[2] => Mux11.IN2
selsrc[2] => Mux12.IN2
selsrc[2] => Mux13.IN2
selsrc[2] => Mux14.IN2
selsrc[2] => Mux15.IN2
selsrc[2] => Mux16.IN2
selsrc[2] => Mux17.IN2
selsrc[2] => Mux18.IN2
selsrc[2] => Mux19.IN2
selsrc[2] => Mux20.IN2
selsrc[2] => Mux21.IN2
selsrc[2] => Mux22.IN2
selsrc[2] => Mux23.IN2
selsrc[2] => Mux24.IN2
selsrc[2] => Mux25.IN2
selsrc[2] => Mux26.IN2
selsrc[2] => Mux27.IN2
selsrc[2] => Mux28.IN2
selsrc[2] => Mux29.IN2
selsrc[2] => Mux30.IN2
selsrc[2] => Mux31.IN2
D1[0] => Mux15.IN5
D1[0] => Mux15.IN6
D1[0] => Mux15.IN7
D1[1] => Mux14.IN5
D1[1] => Mux14.IN6
D1[1] => Mux14.IN7
D1[2] => Mux13.IN5
D1[2] => Mux13.IN6
D1[2] => Mux13.IN7
D1[3] => Mux12.IN5
D1[3] => Mux12.IN6
D1[3] => Mux12.IN7
D1[4] => Mux11.IN5
D1[4] => Mux11.IN6
D1[4] => Mux11.IN7
D1[5] => Mux10.IN5
D1[5] => Mux10.IN6
D1[5] => Mux10.IN7
D1[6] => Mux9.IN5
D1[6] => Mux9.IN6
D1[6] => Mux9.IN7
D1[7] => Mux8.IN5
D1[7] => Mux8.IN6
D1[7] => Mux8.IN7
D1[8] => Mux7.IN5
D1[8] => Mux7.IN6
D1[8] => Mux7.IN7
D1[9] => Mux6.IN5
D1[9] => Mux6.IN6
D1[9] => Mux6.IN7
D1[10] => Mux5.IN5
D1[10] => Mux5.IN6
D1[10] => Mux5.IN7
D1[11] => Mux4.IN5
D1[11] => Mux4.IN6
D1[11] => Mux4.IN7
D1[12] => Mux3.IN5
D1[12] => Mux3.IN6
D1[12] => Mux3.IN7
D1[13] => Mux2.IN5
D1[13] => Mux2.IN6
D1[13] => Mux2.IN7
D1[14] => Mux1.IN5
D1[14] => Mux1.IN6
D1[14] => Mux1.IN7
D1[15] => Mux0.IN5
D1[15] => Mux0.IN6
D1[15] => Mux0.IN7
D2[0] => Mux15.IN8
D2[0] => Mux15.IN9
D2[0] => Mux31.IN5
D2[1] => Mux14.IN8
D2[1] => Mux14.IN9
D2[1] => Mux30.IN5
D2[2] => Mux13.IN8
D2[2] => Mux13.IN9
D2[2] => Mux29.IN5
D2[3] => Mux12.IN8
D2[3] => Mux12.IN9
D2[3] => Mux28.IN5
D2[4] => Mux11.IN8
D2[4] => Mux11.IN9
D2[4] => Mux27.IN5
D2[5] => Mux10.IN8
D2[5] => Mux10.IN9
D2[5] => Mux26.IN5
D2[6] => Mux9.IN8
D2[6] => Mux9.IN9
D2[6] => Mux25.IN5
D2[7] => Mux8.IN8
D2[7] => Mux8.IN9
D2[7] => Mux24.IN5
D2[8] => Mux7.IN8
D2[8] => Mux7.IN9
D2[8] => Mux23.IN5
D2[9] => Mux6.IN8
D2[9] => Mux6.IN9
D2[9] => Mux22.IN5
D2[10] => Mux5.IN8
D2[10] => Mux5.IN9
D2[10] => Mux21.IN5
D2[11] => Mux4.IN8
D2[11] => Mux4.IN9
D2[11] => Mux20.IN5
D2[12] => Mux3.IN8
D2[12] => Mux3.IN9
D2[12] => Mux19.IN5
D2[13] => Mux2.IN8
D2[13] => Mux2.IN9
D2[13] => Mux18.IN5
D2[14] => Mux1.IN8
D2[14] => Mux1.IN9
D2[14] => Mux17.IN5
D2[15] => Mux0.IN8
D2[15] => Mux0.IN9
D2[15] => Mux16.IN5
D3[0] => Mux31.IN6
D3[1] => Mux30.IN6
D3[2] => Mux29.IN6
D3[3] => Mux28.IN6
D3[4] => Mux27.IN6
D3[5] => Mux26.IN6
D3[6] => Mux25.IN6
D3[7] => Mux24.IN6
D3[8] => Mux23.IN6
D3[9] => Mux22.IN6
D3[10] => Mux21.IN6
D3[11] => Mux20.IN6
D3[12] => Mux19.IN6
D3[13] => Mux18.IN6
D3[14] => Mux17.IN6
D3[15] => Mux16.IN6
D4[0] => Mux15.IN10
D4[0] => Mux31.IN7
D4[0] => Mux31.IN8
D4[1] => Mux14.IN10
D4[1] => Mux30.IN7
D4[1] => Mux30.IN8
D4[2] => Mux13.IN10
D4[2] => Mux29.IN7
D4[2] => Mux29.IN8
D4[3] => Mux12.IN10
D4[3] => Mux28.IN7
D4[3] => Mux28.IN8
D4[4] => Mux11.IN10
D4[4] => Mux27.IN7
D4[4] => Mux27.IN8
D4[5] => Mux10.IN10
D4[5] => Mux26.IN7
D4[5] => Mux26.IN8
D4[6] => Mux9.IN10
D4[6] => Mux25.IN7
D4[6] => Mux25.IN8
D4[7] => Mux8.IN10
D4[7] => Mux24.IN7
D4[7] => Mux24.IN8
D4[8] => Mux7.IN10
D4[8] => Mux23.IN7
D4[8] => Mux23.IN8
D4[9] => Mux6.IN10
D4[9] => Mux22.IN7
D4[9] => Mux22.IN8
D4[10] => Mux5.IN10
D4[10] => Mux21.IN7
D4[10] => Mux21.IN8
D4[11] => Mux4.IN10
D4[11] => Mux20.IN7
D4[11] => Mux20.IN8
D4[12] => Mux3.IN10
D4[12] => Mux19.IN7
D4[12] => Mux19.IN8
D4[13] => Mux2.IN10
D4[13] => Mux18.IN7
D4[13] => Mux18.IN8
D4[14] => Mux1.IN10
D4[14] => Mux17.IN7
D4[14] => Mux17.IN8
D4[15] => Mux0.IN10
D4[15] => Mux16.IN7
D4[15] => Mux16.IN8
D5[0] => Mux31.IN9
D5[0] => Mux31.IN10
D5[1] => Mux30.IN9
D5[1] => Mux30.IN10
D5[2] => Mux29.IN9
D5[2] => Mux29.IN10
D5[3] => Mux28.IN9
D5[3] => Mux28.IN10
D5[4] => Mux27.IN9
D5[4] => Mux27.IN10
D5[5] => Mux26.IN9
D5[5] => Mux26.IN10
D5[6] => Mux25.IN9
D5[6] => Mux25.IN10
D5[7] => Mux24.IN9
D5[7] => Mux24.IN10
D5[8] => Mux23.IN9
D5[8] => Mux23.IN10
D5[9] => Mux22.IN9
D5[9] => Mux22.IN10
D5[10] => Mux21.IN9
D5[10] => Mux21.IN10
D5[11] => Mux20.IN9
D5[11] => Mux20.IN10
D5[12] => Mux19.IN9
D5[12] => Mux19.IN10
D5[13] => Mux18.IN9
D5[13] => Mux18.IN10
D5[14] => Mux17.IN9
D5[14] => Mux17.IN10
D5[15] => Mux16.IN9
D5[15] => Mux16.IN10
OP1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
OP1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
OP1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
OP1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
OP1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
OP1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
OP1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
OP1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
OP1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
OP1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
OP1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
OP1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
OP1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OP1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OP1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OP1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
OP2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
OP2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
OP2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
OP2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
OP2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
OP2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
OP2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
OP2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
OP2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
OP2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
OP2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
OP2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
OP2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
OP2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
OP2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
OP2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|memoria_datos:inst41
clk => mem~22.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => mem~12.CLK
clk => mem~13.CLK
clk => mem~14.CLK
clk => mem~15.CLK
clk => mem~16.CLK
clk => mem~17.CLK
clk => mem~18.CLK
clk => mem~19.CLK
clk => mem~20.CLK
clk => mem~21.CLK
clk => datos[0]~reg0.CLK
clk => datos[1]~reg0.CLK
clk => datos[2]~reg0.CLK
clk => datos[3]~reg0.CLK
clk => datos[4]~reg0.CLK
clk => datos[5]~reg0.CLK
clk => datos[6]~reg0.CLK
clk => datos[7]~reg0.CLK
clk => datos[8]~reg0.CLK
clk => datos[9]~reg0.CLK
clk => datos[10]~reg0.CLK
clk => datos[11]~reg0.CLK
clk => datos[12]~reg0.CLK
clk => datos[13]~reg0.CLK
clk => datos[14]~reg0.CLK
clk => datos[15]~reg0.CLK
clk => mem.CLK0
direccion[0] => mem~5.DATAIN
direccion[0] => mem.WADDR
direccion[0] => mem.RADDR
direccion[1] => mem~4.DATAIN
direccion[1] => mem.WADDR1
direccion[1] => mem.RADDR1
direccion[2] => mem~3.DATAIN
direccion[2] => mem.WADDR2
direccion[2] => mem.RADDR2
direccion[3] => mem~2.DATAIN
direccion[3] => mem.WADDR3
direccion[3] => mem.RADDR3
direccion[4] => mem~1.DATAIN
direccion[4] => mem.WADDR4
direccion[4] => mem.RADDR4
direccion[5] => mem~0.DATAIN
direccion[5] => mem.WADDR5
direccion[5] => mem.RADDR5
direccion[6] => ~NO_FANOUT~
direccion[7] => ~NO_FANOUT~
direccion[8] => ~NO_FANOUT~
direccion[9] => ~NO_FANOUT~
direccion[10] => ~NO_FANOUT~
direccion[11] => ~NO_FANOUT~
direccion[12] => ~NO_FANOUT~
direccion[13] => ~NO_FANOUT~
direccion[14] => ~NO_FANOUT~
direccion[15] => ~NO_FANOUT~
datoW[0] => mem~21.DATAIN
datoW[0] => mem.DATAIN
datoW[1] => mem~20.DATAIN
datoW[1] => mem.DATAIN1
datoW[2] => mem~19.DATAIN
datoW[2] => mem.DATAIN2
datoW[3] => mem~18.DATAIN
datoW[3] => mem.DATAIN3
datoW[4] => mem~17.DATAIN
datoW[4] => mem.DATAIN4
datoW[5] => mem~16.DATAIN
datoW[5] => mem.DATAIN5
datoW[6] => mem~15.DATAIN
datoW[6] => mem.DATAIN6
datoW[7] => mem~14.DATAIN
datoW[7] => mem.DATAIN7
datoW[8] => mem~13.DATAIN
datoW[8] => mem.DATAIN8
datoW[9] => mem~12.DATAIN
datoW[9] => mem.DATAIN9
datoW[10] => mem~11.DATAIN
datoW[10] => mem.DATAIN10
datoW[11] => mem~10.DATAIN
datoW[11] => mem.DATAIN11
datoW[12] => mem~9.DATAIN
datoW[12] => mem.DATAIN12
datoW[13] => mem~8.DATAIN
datoW[13] => mem.DATAIN13
datoW[14] => mem~7.DATAIN
datoW[14] => mem.DATAIN14
datoW[15] => mem~6.DATAIN
datoW[15] => mem.DATAIN15
memW => mem~22.DATAIN
memW => datos[1]~reg0.ENA
memW => datos[0]~reg0.ENA
memW => datos[2]~reg0.ENA
memW => datos[3]~reg0.ENA
memW => datos[4]~reg0.ENA
memW => datos[5]~reg0.ENA
memW => datos[6]~reg0.ENA
memW => datos[7]~reg0.ENA
memW => datos[8]~reg0.ENA
memW => datos[9]~reg0.ENA
memW => datos[10]~reg0.ENA
memW => datos[11]~reg0.ENA
memW => datos[12]~reg0.ENA
memW => datos[13]~reg0.ENA
memW => datos[14]~reg0.ENA
memW => datos[15]~reg0.ENA
memW => mem.WE
datos[0] <= datos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datos[1] <= datos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datos[2] <= datos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datos[3] <= datos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datos[4] <= datos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datos[5] <= datos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datos[6] <= datos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datos[7] <= datos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datos[8] <= datos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datos[9] <= datos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datos[10] <= datos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datos[11] <= datos[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datos[12] <= datos[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datos[13] <= datos[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datos[14] <= datos[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datos[15] <= datos[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|BUSMUX:inst42
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|pipeline|BUSMUX:inst42|lpm_mux:$00000
data[0][0] => mux_j7c:auto_generated.data[0]
data[0][1] => mux_j7c:auto_generated.data[1]
data[0][2] => mux_j7c:auto_generated.data[2]
data[0][3] => mux_j7c:auto_generated.data[3]
data[0][4] => mux_j7c:auto_generated.data[4]
data[0][5] => mux_j7c:auto_generated.data[5]
data[0][6] => mux_j7c:auto_generated.data[6]
data[0][7] => mux_j7c:auto_generated.data[7]
data[0][8] => mux_j7c:auto_generated.data[8]
data[0][9] => mux_j7c:auto_generated.data[9]
data[0][10] => mux_j7c:auto_generated.data[10]
data[0][11] => mux_j7c:auto_generated.data[11]
data[0][12] => mux_j7c:auto_generated.data[12]
data[0][13] => mux_j7c:auto_generated.data[13]
data[0][14] => mux_j7c:auto_generated.data[14]
data[0][15] => mux_j7c:auto_generated.data[15]
data[1][0] => mux_j7c:auto_generated.data[16]
data[1][1] => mux_j7c:auto_generated.data[17]
data[1][2] => mux_j7c:auto_generated.data[18]
data[1][3] => mux_j7c:auto_generated.data[19]
data[1][4] => mux_j7c:auto_generated.data[20]
data[1][5] => mux_j7c:auto_generated.data[21]
data[1][6] => mux_j7c:auto_generated.data[22]
data[1][7] => mux_j7c:auto_generated.data[23]
data[1][8] => mux_j7c:auto_generated.data[24]
data[1][9] => mux_j7c:auto_generated.data[25]
data[1][10] => mux_j7c:auto_generated.data[26]
data[1][11] => mux_j7c:auto_generated.data[27]
data[1][12] => mux_j7c:auto_generated.data[28]
data[1][13] => mux_j7c:auto_generated.data[29]
data[1][14] => mux_j7c:auto_generated.data[30]
data[1][15] => mux_j7c:auto_generated.data[31]
sel[0] => mux_j7c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j7c:auto_generated.result[0]
result[1] <= mux_j7c:auto_generated.result[1]
result[2] <= mux_j7c:auto_generated.result[2]
result[3] <= mux_j7c:auto_generated.result[3]
result[4] <= mux_j7c:auto_generated.result[4]
result[5] <= mux_j7c:auto_generated.result[5]
result[6] <= mux_j7c:auto_generated.result[6]
result[7] <= mux_j7c:auto_generated.result[7]
result[8] <= mux_j7c:auto_generated.result[8]
result[9] <= mux_j7c:auto_generated.result[9]
result[10] <= mux_j7c:auto_generated.result[10]
result[11] <= mux_j7c:auto_generated.result[11]
result[12] <= mux_j7c:auto_generated.result[12]
result[13] <= mux_j7c:auto_generated.result[13]
result[14] <= mux_j7c:auto_generated.result[14]
result[15] <= mux_j7c:auto_generated.result[15]


|pipeline|BUSMUX:inst42|lpm_mux:$00000|mux_j7c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|BUSMUX:inst37
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|pipeline|BUSMUX:inst37|lpm_mux:$00000
data[0][0] => mux_t5c:auto_generated.data[0]
data[1][0] => mux_t5c:auto_generated.data[1]
sel[0] => mux_t5c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t5c:auto_generated.result[0]


|pipeline|BUSMUX:inst37|lpm_mux:$00000|mux_t5c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|ext_signo:inst18
entrada[0] => salida[0].DATAIN
entrada[1] => salida[1].DATAIN
entrada[2] => salida[2].DATAIN
entrada[3] => salida[3].DATAIN
entrada[4] => salida[4].DATAIN
entrada[5] => salida[5].DATAIN
entrada[6] => salida[6].DATAIN
entrada[7] => salida[7].DATAIN
entrada[7] => salida[15].DATAIN
entrada[7] => salida[14].DATAIN
entrada[7] => salida[13].DATAIN
entrada[7] => salida[12].DATAIN
entrada[7] => salida[11].DATAIN
entrada[7] => salida[10].DATAIN
entrada[7] => salida[9].DATAIN
entrada[7] => salida[8].DATAIN
salida[0] <= entrada[0].DB_MAX_OUTPUT_PORT_TYPE
salida[1] <= entrada[1].DB_MAX_OUTPUT_PORT_TYPE
salida[2] <= entrada[2].DB_MAX_OUTPUT_PORT_TYPE
salida[3] <= entrada[3].DB_MAX_OUTPUT_PORT_TYPE
salida[4] <= entrada[4].DB_MAX_OUTPUT_PORT_TYPE
salida[5] <= entrada[5].DB_MAX_OUTPUT_PORT_TYPE
salida[6] <= entrada[6].DB_MAX_OUTPUT_PORT_TYPE
salida[7] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE
salida[8] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE
salida[9] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE
salida[10] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE
salida[11] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE
salida[12] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE
salida[13] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE
salida[14] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE
salida[15] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|BUSMUX:inst32
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]


|pipeline|BUSMUX:inst32|lpm_mux:$00000
data[0][0] => mux_v5c:auto_generated.data[0]
data[0][1] => mux_v5c:auto_generated.data[1]
data[0][2] => mux_v5c:auto_generated.data[2]
data[1][0] => mux_v5c:auto_generated.data[3]
data[1][1] => mux_v5c:auto_generated.data[4]
data[1][2] => mux_v5c:auto_generated.data[5]
sel[0] => mux_v5c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_v5c:auto_generated.result[0]
result[1] <= mux_v5c:auto_generated.result[1]
result[2] <= mux_v5c:auto_generated.result[2]


|pipeline|BUSMUX:inst32|lpm_mux:$00000|mux_v5c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|BUSMUX:inst50
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|pipeline|BUSMUX:inst50|lpm_mux:$00000
data[0][0] => mux_j7c:auto_generated.data[0]
data[0][1] => mux_j7c:auto_generated.data[1]
data[0][2] => mux_j7c:auto_generated.data[2]
data[0][3] => mux_j7c:auto_generated.data[3]
data[0][4] => mux_j7c:auto_generated.data[4]
data[0][5] => mux_j7c:auto_generated.data[5]
data[0][6] => mux_j7c:auto_generated.data[6]
data[0][7] => mux_j7c:auto_generated.data[7]
data[0][8] => mux_j7c:auto_generated.data[8]
data[0][9] => mux_j7c:auto_generated.data[9]
data[0][10] => mux_j7c:auto_generated.data[10]
data[0][11] => mux_j7c:auto_generated.data[11]
data[0][12] => mux_j7c:auto_generated.data[12]
data[0][13] => mux_j7c:auto_generated.data[13]
data[0][14] => mux_j7c:auto_generated.data[14]
data[0][15] => mux_j7c:auto_generated.data[15]
data[1][0] => mux_j7c:auto_generated.data[16]
data[1][1] => mux_j7c:auto_generated.data[17]
data[1][2] => mux_j7c:auto_generated.data[18]
data[1][3] => mux_j7c:auto_generated.data[19]
data[1][4] => mux_j7c:auto_generated.data[20]
data[1][5] => mux_j7c:auto_generated.data[21]
data[1][6] => mux_j7c:auto_generated.data[22]
data[1][7] => mux_j7c:auto_generated.data[23]
data[1][8] => mux_j7c:auto_generated.data[24]
data[1][9] => mux_j7c:auto_generated.data[25]
data[1][10] => mux_j7c:auto_generated.data[26]
data[1][11] => mux_j7c:auto_generated.data[27]
data[1][12] => mux_j7c:auto_generated.data[28]
data[1][13] => mux_j7c:auto_generated.data[29]
data[1][14] => mux_j7c:auto_generated.data[30]
data[1][15] => mux_j7c:auto_generated.data[31]
sel[0] => mux_j7c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j7c:auto_generated.result[0]
result[1] <= mux_j7c:auto_generated.result[1]
result[2] <= mux_j7c:auto_generated.result[2]
result[3] <= mux_j7c:auto_generated.result[3]
result[4] <= mux_j7c:auto_generated.result[4]
result[5] <= mux_j7c:auto_generated.result[5]
result[6] <= mux_j7c:auto_generated.result[6]
result[7] <= mux_j7c:auto_generated.result[7]
result[8] <= mux_j7c:auto_generated.result[8]
result[9] <= mux_j7c:auto_generated.result[9]
result[10] <= mux_j7c:auto_generated.result[10]
result[11] <= mux_j7c:auto_generated.result[11]
result[12] <= mux_j7c:auto_generated.result[12]
result[13] <= mux_j7c:auto_generated.result[13]
result[14] <= mux_j7c:auto_generated.result[14]
result[15] <= mux_j7c:auto_generated.result[15]


|pipeline|BUSMUX:inst50|lpm_mux:$00000|mux_j7c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|registro_pc:inst14
RELOJ => valor_interno[0].CLK
RELOJ => valor_interno[1].CLK
RELOJ => valor_interno[2].CLK
RELOJ => valor_interno[3].CLK
RELOJ => valor_interno[4].CLK
RELOJ => valor_interno[5].CLK
RELOJ => valor_interno[6].CLK
RELOJ => valor_interno[7].CLK
RELOJ => valor_interno[8].CLK
RELOJ => valor_interno[9].CLK
RELOJ => valor_interno[10].CLK
RELOJ => valor_interno[11].CLK
RELOJ => valor_interno[12].CLK
RELOJ => valor_interno[13].CLK
RELOJ => valor_interno[14].CLK
RELOJ => valor_interno[15].CLK
RESET => valor_interno[0].ACLR
RESET => valor_interno[1].ACLR
RESET => valor_interno[2].ACLR
RESET => valor_interno[3].ACLR
RESET => valor_interno[4].ACLR
RESET => valor_interno[5].ACLR
RESET => valor_interno[6].ACLR
RESET => valor_interno[7].ACLR
RESET => valor_interno[8].ACLR
RESET => valor_interno[9].ACLR
RESET => valor_interno[10].ACLR
RESET => valor_interno[11].ACLR
RESET => valor_interno[12].ACLR
RESET => valor_interno[13].ACLR
RESET => valor_interno[14].ACLR
RESET => valor_interno[15].ACLR
ENTRADA[0] => valor_interno[0].DATAIN
ENTRADA[1] => valor_interno[1].DATAIN
ENTRADA[2] => valor_interno[2].DATAIN
ENTRADA[3] => valor_interno[3].DATAIN
ENTRADA[4] => valor_interno[4].DATAIN
ENTRADA[5] => valor_interno[5].DATAIN
ENTRADA[6] => valor_interno[6].DATAIN
ENTRADA[7] => valor_interno[7].DATAIN
ENTRADA[8] => valor_interno[8].DATAIN
ENTRADA[9] => valor_interno[9].DATAIN
ENTRADA[10] => valor_interno[10].DATAIN
ENTRADA[11] => valor_interno[11].DATAIN
ENTRADA[12] => valor_interno[12].DATAIN
ENTRADA[13] => valor_interno[13].DATAIN
ENTRADA[14] => valor_interno[14].DATAIN
ENTRADA[15] => valor_interno[15].DATAIN
SALIDA[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= valor_interno[8].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= valor_interno[9].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= valor_interno[10].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= valor_interno[11].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= valor_interno[12].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= valor_interno[13].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= valor_interno[14].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= valor_interno[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|BUSMUX:inst28
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|pipeline|BUSMUX:inst28|lpm_mux:$00000
data[0][0] => mux_t5c:auto_generated.data[0]
data[1][0] => mux_t5c:auto_generated.data[1]
sel[0] => mux_t5c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t5c:auto_generated.result[0]


|pipeline|BUSMUX:inst28|lpm_mux:$00000|mux_t5c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|BUSMUX:inst25
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|pipeline|BUSMUX:inst25|lpm_mux:$00000
data[0][0] => mux_t5c:auto_generated.data[0]
data[1][0] => mux_t5c:auto_generated.data[1]
sel[0] => mux_t5c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t5c:auto_generated.result[0]


|pipeline|BUSMUX:inst25|lpm_mux:$00000|mux_t5c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|BUSMUX:inst19
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|pipeline|BUSMUX:inst19|lpm_mux:$00000
data[0][0] => mux_t5c:auto_generated.data[0]
data[1][0] => mux_t5c:auto_generated.data[1]
sel[0] => mux_t5c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t5c:auto_generated.result[0]


|pipeline|BUSMUX:inst19|lpm_mux:$00000|mux_t5c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|BUSMUX:inst26
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]


|pipeline|BUSMUX:inst26|lpm_mux:$00000
data[0][0] => mux_v5c:auto_generated.data[0]
data[0][1] => mux_v5c:auto_generated.data[1]
data[0][2] => mux_v5c:auto_generated.data[2]
data[1][0] => mux_v5c:auto_generated.data[3]
data[1][1] => mux_v5c:auto_generated.data[4]
data[1][2] => mux_v5c:auto_generated.data[5]
sel[0] => mux_v5c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_v5c:auto_generated.result[0]
result[1] <= mux_v5c:auto_generated.result[1]
result[2] <= mux_v5c:auto_generated.result[2]


|pipeline|BUSMUX:inst26|lpm_mux:$00000|mux_v5c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]


|pipeline|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_u5c:auto_generated.data[0]
data[0][1] => mux_u5c:auto_generated.data[1]
data[1][0] => mux_u5c:auto_generated.data[2]
data[1][1] => mux_u5c:auto_generated.data[3]
sel[0] => mux_u5c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_u5c:auto_generated.result[0]
result[1] <= mux_u5c:auto_generated.result[1]


|pipeline|BUSMUX:inst12|lpm_mux:$00000|mux_u5c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[0].IN1
data[3] => result_node[1].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|BUSMUX:inst29
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|pipeline|BUSMUX:inst29|lpm_mux:$00000
data[0][0] => mux_06c:auto_generated.data[0]
data[0][1] => mux_06c:auto_generated.data[1]
data[0][2] => mux_06c:auto_generated.data[2]
data[0][3] => mux_06c:auto_generated.data[3]
data[1][0] => mux_06c:auto_generated.data[4]
data[1][1] => mux_06c:auto_generated.data[5]
data[1][2] => mux_06c:auto_generated.data[6]
data[1][3] => mux_06c:auto_generated.data[7]
sel[0] => mux_06c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_06c:auto_generated.result[0]
result[1] <= mux_06c:auto_generated.result[1]
result[2] <= mux_06c:auto_generated.result[2]
result[3] <= mux_06c:auto_generated.result[3]


|pipeline|BUSMUX:inst29|lpm_mux:$00000|mux_06c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|BUSMUX:inst31
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|pipeline|BUSMUX:inst31|lpm_mux:$00000
data[0][0] => mux_06c:auto_generated.data[0]
data[0][1] => mux_06c:auto_generated.data[1]
data[0][2] => mux_06c:auto_generated.data[2]
data[0][3] => mux_06c:auto_generated.data[3]
data[1][0] => mux_06c:auto_generated.data[4]
data[1][1] => mux_06c:auto_generated.data[5]
data[1][2] => mux_06c:auto_generated.data[6]
data[1][3] => mux_06c:auto_generated.data[7]
sel[0] => mux_06c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_06c:auto_generated.result[0]
result[1] <= mux_06c:auto_generated.result[1]
result[2] <= mux_06c:auto_generated.result[2]
result[3] <= mux_06c:auto_generated.result[3]


|pipeline|BUSMUX:inst31|lpm_mux:$00000|mux_06c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|BUSMUX:inst21
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]


|pipeline|BUSMUX:inst21|lpm_mux:$00000
data[0][0] => mux_v5c:auto_generated.data[0]
data[0][1] => mux_v5c:auto_generated.data[1]
data[0][2] => mux_v5c:auto_generated.data[2]
data[1][0] => mux_v5c:auto_generated.data[3]
data[1][1] => mux_v5c:auto_generated.data[4]
data[1][2] => mux_v5c:auto_generated.data[5]
sel[0] => mux_v5c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_v5c:auto_generated.result[0]
result[1] <= mux_v5c:auto_generated.result[1]
result[2] <= mux_v5c:auto_generated.result[2]


|pipeline|BUSMUX:inst21|lpm_mux:$00000|mux_v5c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|BUSMUX:inst30
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]


|pipeline|BUSMUX:inst30|lpm_mux:$00000
data[0][0] => mux_u5c:auto_generated.data[0]
data[0][1] => mux_u5c:auto_generated.data[1]
data[1][0] => mux_u5c:auto_generated.data[2]
data[1][1] => mux_u5c:auto_generated.data[3]
sel[0] => mux_u5c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_u5c:auto_generated.result[0]
result[1] <= mux_u5c:auto_generated.result[1]


|pipeline|BUSMUX:inst30|lpm_mux:$00000|mux_u5c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[0].IN1
data[3] => result_node[1].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pipeline|registro_1:inst102
RELOJ => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|registro_1:inst103
RELOJ => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|registro_1:inst104
RELOJ => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|registro_1:inst105
RELOJ => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|registro_1:inst106
RELOJ => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


