diff -Naur --no-dereference b/arch/arm/boot/dts/stm32mp1-MCP2517FD-can0-overlay.dts c/arch/arm/boot/dts/stm32mp1-MCP2517FD-can0-overlay.dts
--- b/arch/arm/boot/dts/stm32mp1-MCP2517FD-can0-overlay.dts	1970-01-01 09:00:00.000000000 +0900
+++ c/arch/arm/boot/dts/stm32mp1-MCP2517FD-can0-overlay.dts	2022-01-21 12:12:49.500367461 +0900
@@ -0,0 +1,82 @@
+
+/*
+ * Device tree overlay for mcp251x/mcp2517fd on spi0.0
+ */
+
+
+#include "dt-bindings/interrupt-controller/irq.h"
+#include "dt-bindings/gpio/gpio.h"
+#include "dt-bindings/pinctrl/stm32-pinfunc.h"
+
+/dts-v1/;
+/plugin/;
+
+/ {
+    compatible = "seeed,npi-stm32mp1", "st,stm32mp157";
+    fragment@0 {
+        target = <&pinctrl>;
+        __overlay__ {
+                       spi5_pins_s: spi5-1 {
+                               pins1 {
+                                       pinmux = <STM32_PINMUX('H', 6, AF5)>, /* SPI5_SCK */
+                                                <STM32_PINMUX('F', 9, AF5)>; /* SPI5_MOSI */
+                                                /* <STM32_PINMUX('F', 6, GPIO)>, SPI5_NSS0 */
+                                                /* <STM32_PINMUX('F', 3, GPIO)>; SPI5_NSS1 */
+                                       bias-disable;
+                                       drive-push-pull;
+                                       slew-rate = <1>;
+                               };
+
+                               pins2 {
+                                       pinmux = <STM32_PINMUX('H', 7, AF5)>; /* SPI5_MISO */
+                                       bias-disable;
+                               };
+                       };
+
+                       spi5_sleep_pins_s: spi5-sleep-1 {
+                               pins {
+                                       pinmux = <STM32_PINMUX('H', 6, ANALOG)>, /* SPI5_SCK */
+                                                <STM32_PINMUX('H', 7, ANALOG)>, /* SPI5_MISO */
+                                                <STM32_PINMUX('F', 9, ANALOG)>; /* SPI5_MOSI */
+                                                /* <STM32_PINMUX('F', 6, ANALOG)>, SPI5_NSS0 */
+                                                /* <STM32_PINMUX('F', 3, ANALOG)>; SPI5_NSS1 */
+                               };
+                       };
+        };
+    };
+    /* the clock/oscillator of the can-controller */
+    fragment@2 {
+        target-path = "/clocks";
+        __overlay__ {
+            /* external 20M oscillator of mcp2517fd on SPI5.0 */
+            mcp2517fd_osc: mcp2517fd_osc {
+                compatible = "fixed-clock";
+                #clock-cells = <0>;
+                clock-frequency  = <40000000>;
+            };
+        };
+    };
+
+    fragment@3 {
+        target = <&spi5>;
+        __overlay__ {
+            pinctrl-names = "default", "sleep";
+            pinctrl-0 = <&spi5_pins_s>;
+            pinctrl-1 = <&spi5_sleep_pins_a>;
+            cs-gpios = <&gpiof 6 GPIO_ACTIVE_LOW>;
+            status = "okay";
+            /* needed to avoid dtc warning */
+            #address-cells = <1>;
+            #size-cells = <0>;
+            mcp2517fd: mcp2517fd@0 {
+                reg = <0>;
+                compatible = "microchip,mcp2517fd";
+                spi-max-frequency = <125000000>;
+                interrupt-parent = <&gpioe>;
+                interrupts = <8 IRQ_TYPE_LEVEL_LOW>;
+                clocks = <&mcp2517fd_osc>;
+            };
+        };
+    };
+};
+
diff -Naur --no-dereference b/arch/arm/boot/dts/stm32mp1-seeed-ap6236-overlay.dts c/arch/arm/boot/dts/stm32mp1-seeed-ap6236-overlay.dts
--- b/arch/arm/boot/dts/stm32mp1-seeed-ap6236-overlay.dts	1970-01-01 09:00:00.000000000 +0900
+++ c/arch/arm/boot/dts/stm32mp1-seeed-ap6236-overlay.dts	2022-01-21 12:12:49.500367461 +0900
@@ -0,0 +1,216 @@
+/*
+ * Device tree overlay for ap6236
+ */
+#include "dt-bindings/gpio/gpio.h"
+#include "dt-bindings/pinctrl/stm32-pinfunc.h"
+#include <dt-bindings/rtc/rtc-stm32.h>
+/dts-v1/;
+/plugin/;
+
+/ {
+	
+	compatible = "seeed,npi-stm32mp1", "st,stm32mp157";
+	fragment@0 {
+		target = <&pinctrl>;
+		__overlay__ {
+			// sdmmc3 pin configure
+			sdmmc3_b4_pins_s: sdmmc3-b4-1 {
+				pins1 {
+					pinmux = <STM32_PINMUX('F', 0, AF9)>, /* SDMMC3_D0 */
+						<STM32_PINMUX('F', 4, AF9)>, /* SDMMC3_D1 */
+						<STM32_PINMUX('D', 5, AF10)>, /* SDMMC3_D2 */
+						<STM32_PINMUX('D', 7, AF10)>, /* SDMMC3_D3 */
+						<STM32_PINMUX('F', 1, AF9)>; /* SDMMC3_CMD */
+					slew-rate = <1>;
+					drive-push-pull;
+					bias-pull-up;
+				};
+				pins2 {
+					pinmux = <STM32_PINMUX('G', 15, AF10)>; /* SDMMC3_CLK */
+					slew-rate = <2>;
+					drive-push-pull;
+					bias-pull-up;
+				};
+			};
+
+			sdmmc3_b4_od_pins_s: sdmmc3-b4-od-1 {
+				pins1 {
+					pinmux = <STM32_PINMUX('F', 0, AF9)>, /* SDMMC3_D0 */
+							<STM32_PINMUX('F', 4, AF9)>, /* SDMMC3_D1 */
+							<STM32_PINMUX('D', 5, AF10)>, /* SDMMC3_D2 */
+							<STM32_PINMUX('D', 7, AF10)>; /* SDMMC3_D3 */
+					slew-rate = <1>;
+					drive-push-pull;
+					bias-pull-up;
+				};
+				pins2 {
+					pinmux = <STM32_PINMUX('G', 15, AF10)>; /* SDMMC3_CLK */
+					slew-rate = <2>;
+					drive-push-pull;
+					bias-pull-up;
+				};
+				pins3 {
+					pinmux = <STM32_PINMUX('F', 1, AF9)>; /* SDMMC2_CMD */
+					slew-rate = <1>;
+					drive-open-drain;
+					bias-pull-up;
+				};
+			};
+
+			sdmmc3_b4_sleep_pins_s: sdmmc3-b4-sleep-1 {
+				pins {
+					pinmux = <STM32_PINMUX('F', 0, ANALOG)>, /* SDMMC3_D0 */
+							<STM32_PINMUX('F', 4, ANALOG)>, /* SDMMC3_D1 */
+							<STM32_PINMUX('D', 5, ANALOG)>, /* SDMMC3_D2 */
+							<STM32_PINMUX('D', 7, ANALOG)>, /* SDMMC3_D3 */
+							<STM32_PINMUX('G', 15, ANALOG)>, /* SDMMC3_CK */
+							<STM32_PINMUX('F', 1, ANALOG)>; /* SDMMC3_CMD */
+				};
+			};
+
+			// bluetooth pin configure
+			btreg_s: bt_reg_on-1 {
+				reset_gpio {
+					pinmux = <STM32_PINMUX('H', 9, GPIO)>;
+					drive-push-pull;
+					bias-pull-up;
+					output-high;
+					slew-rate = <0>;
+				};
+				wake_gpio {
+					pinmux = <STM32_PINMUX('H', 8, GPIO)>;
+					drive-push-pull;
+					bias-pull-up;
+					output-high;
+					slew-rate = <0>;
+				};
+				wake_host_gpio {
+					pinmux = <STM32_PINMUX('H', 3, GPIO)>;
+					drive-push-pull;
+					bias-pull-up;
+					output-high;
+					slew-rate = <0>;
+				};
+			};
+			rtc_out2_rmp_pins_a: rtc-out2-rmp-pins@0 {
+				pins {
+					pinmux = <STM32_PINMUX('I', 8, ANALOG)>; /* RTC_OUT2_RMP */
+				};
+			};
+		};
+	};
+
+	fragment@1 {
+		target = <&pinctrl_z>;
+		__overlay__ {
+			// usart1 pin configure
+			usart1_pins_s: usart1-0 {
+				pins1 {
+					pinmux = <STM32_PINMUX('Z', 7, AF7)>, /* USART1_TX */
+						<STM32_PINMUX('Z', 5, AF7)>; /* USART1_RTS */
+					bias-disable;
+					drive-push-pull;
+					slew-rate = <0>;
+				};
+				pins2 {
+					pinmux = <STM32_PINMUX('Z', 6, AF7)>, /* USART1_RX */
+						<STM32_PINMUX('Z', 3, AF7)>; /* USART1_CTS_NSS */
+					bias-disable;
+				};
+			};
+
+			usart1_idle_pins_s: usart1-idle-0 {
+				pins1 {
+					pinmux = <STM32_PINMUX('Z', 7, ANALOG)>, /* USART1_TX */
+						<STM32_PINMUX('Z', 5, ANALOG)>, /* USART1_RTS */
+						<STM32_PINMUX('Z', 3, ANALOG)>; /* USART1_CTS_NSS */
+				};
+				pins2 {
+					pinmux = <STM32_PINMUX('Z', 6, AF7)>; /* USART1_RX */
+					bias-disable;
+				};
+			};
+
+			usart1_sleep_pins_s: usart1-sleep-0 {
+				pins {
+					pinmux = <STM32_PINMUX('Z', 7, ANALOG)>, /* USART1_TX */
+						<STM32_PINMUX('Z', 5, ANALOG)>, /* USART1_RTS */
+						<STM32_PINMUX('Z', 6, ANALOG)>, /* USART1_RX */
+						<STM32_PINMUX('Z', 3, ANALOG)>; /* USART1_CTS_NSS */
+				};
+			};
+		};
+	};
+
+	fragment@10 {
+		target-path = "/";
+		__overlay__ {
+			wifi_pwrseq: wifi-pwrseq {
+				compatible = "mmc-pwrseq-simple";
+				reset-gpios = <&gpiod 9 GPIO_ACTIVE_LOW>;
+				post-power-on-delay-ms = <1>;
+			};
+			bcmdhd_wlan1: bcmdhd_wlan@1 {
+				compatible = "android,bcmdhd_wlan";
+				gpios = <&gpiog 12 GPIO_ACTIVE_HIGH>;
+			};
+		};
+	};
+	/* Wifi */
+	fragment@20 {
+		target = <&sdmmc3>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			/* arm,primecell-periphid = <0x10153180>; */
+			pinctrl-names = "default", "opendrain", "sleep";
+			pinctrl-0 = <&sdmmc3_b4_pins_s>;
+			pinctrl-1 = <&sdmmc3_b4_od_pins_s>;
+			pinctrl-2 = <&sdmmc3_b4_sleep_pins_s>;
+			/*
+			non-removable;
+			broken-cd;
+			st,neg-edge;
+			st,sig-dir;
+			*/
+			bus-width = <4>;
+			vmmc-supply = <&v3v3>;
+			mmc-pwrseq = <&wifi_pwrseq>;
+			keep-power-in-suspend;
+			supports-sdio;
+			status = "okay";
+		};
+	};
+
+	/* Bluetooth */
+	fragment@30 {
+		target = <&usart1>;
+		__overlay__ {
+			pinctrl-names = "default", "sleep", "idle";
+			pinctrl-0 = <&usart1_pins_s>;
+			pinctrl-1 = <&usart1_sleep_pins_s>;
+			pinctrl-2 = <&usart1_idle_pins_s>;
+			st,hw-flow-ctrl;
+			status = "okay";
+
+			bluetooth {
+				pinctrl-names = "default";
+				pinctrl-0 = <&btreg_s>;
+				compatible = "brcm,bcm43438-bt";
+				max-speed = <3000000>;
+			};
+		};
+	};
+    
+	/* config RTC to provide clk of ap6263 */
+	fragment@40 {
+		target = <&rtc>;
+		__overlay__ {
+			status = "okay";
+			st,lsco = <RTC_OUT2_RMP>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&rtc_out2_rmp_pins_a>;
+		};
+	};
+};
+
diff -Naur --no-dereference b/arch/arm/boot/dts/stm32mp1-seeed-i2c4-overlay.dts c/arch/arm/boot/dts/stm32mp1-seeed-i2c4-overlay.dts
--- b/arch/arm/boot/dts/stm32mp1-seeed-i2c4-overlay.dts	1970-01-01 09:00:00.000000000 +0900
+++ c/arch/arm/boot/dts/stm32mp1-seeed-i2c4-overlay.dts	2022-01-21 12:12:49.500367461 +0900
@@ -0,0 +1,50 @@
+
+/*
+ * Device tree overlay for i2c4
+ */
+
+
+#include "dt-bindings/gpio/gpio.h"
+#include "dt-bindings/pinctrl/stm32-pinfunc.h"
+
+/dts-v1/;
+/plugin/;
+
+/ {
+     compatible = "seeed,npi-stm32mp1", "st,stm32mp157";
+    fragment@0 {
+        target = <&pinctrl>;
+        __overlay__ {
+                       i2c4_pins_s: i2c4-1 {
+                               pins {
+                                       pinmux = <STM32_PINMUX('B', 8, AF6)>, /* I2C4_SCL */
+                                                <STM32_PINMUX('H', 12, AF4)>; /* I2C4_SDA */
+                                       bias-disable;                 /*pull disable*/
+                                       drive-open-drain;             /*open drain enable*/
+                                       slew-rate = <0>;            
+                               };
+                       };
+                       i2c4_pins_sleep_s: i2c4-xx {
+                               pins {
+                                       pinmux = <STM32_PINMUX('B', 8, ANALOG)>, /* I2C4_SCL */
+                                                <STM32_PINMUX('H', 12, ANALOG)>; /* I2C4_SCL */                                   
+                               };
+                       };
+        };
+    };
+    fragment@1 {
+        target = <&i2c4>;
+        __overlay__ {
+            pinctrl-names = "default", "sleep";
+            pinctrl-0 = <&i2c4_pins_s>;
+            pinctrl-1 = <&i2c4_pins_sleep_s>;
+            i2c-scl-rising-time-ns = <185>;
+            i2c-scl-falling-time-ns = <20>;
+	    clock-frequency = <400000>;
+            status = "okay";
+            /delete-property/dmas;
+            /delete-property/dma-names;
+        };
+    };
+};
+
diff -Naur --no-dereference b/arch/arm/boot/dts/stm32mp1-seeed-lcd-01-overlay.dts c/arch/arm/boot/dts/stm32mp1-seeed-lcd-01-overlay.dts
--- b/arch/arm/boot/dts/stm32mp1-seeed-lcd-01-overlay.dts	1970-01-01 09:00:00.000000000 +0900
+++ c/arch/arm/boot/dts/stm32mp1-seeed-lcd-01-overlay.dts	2022-01-21 12:12:49.500367461 +0900
@@ -0,0 +1,64 @@
+#include "dt-bindings/gpio/gpio.h"
+
+/dts-v1/;
+/plugin/;
+
+/ {
+    compatible = "seeed,npi-stm32mp1", "st,stm32mp157";
+
+    fragment@1 {
+        target = <&dsi>;
+        __overlay__ {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        status = "okay";
+        ports {
+                #address-cells = <1>;
+                #size-cells = <0>;
+
+                port@0 {
+                        reg = <0>;
+                        dsi_in: endpoint {
+                                remote-endpoint = <&ltdc_ep1_out>;
+                        };
+                };
+
+                port@1 {
+                        reg = <1>;
+                        dsi_out: endpoint {
+                                remote-endpoint = <&panel_in>;
+                        };
+                };
+            };
+
+        panel@0 {
+                compatible = "orisetech,otm8009a";
+                reg = <0>;
+                reset-gpios = <&gpioe 4 GPIO_ACTIVE_LOW>;
+                status = "okay";
+
+                port {
+                        panel_in: endpoint {
+                                remote-endpoint = <&dsi_out>;
+                        };
+                };
+            };
+        };        
+    };
+    fragment@2 {
+        target = <&ltdc>;
+        __overlay__ {
+            status = "okay";
+
+            port {
+                    #address-cells = <1>;
+                    #size-cells = <0>;
+
+                    ltdc_ep1_out: endpoint@1 {
+                            reg = <1>;
+                            remote-endpoint = <&dsi_in>;
+                    };
+            };
+        };   
+    };
+};
\ ファイル末尾に改行がありません
diff -Naur --no-dereference b/arch/arm/boot/dts/stm32mp1-seeed-pwm-overlay.dts c/arch/arm/boot/dts/stm32mp1-seeed-pwm-overlay.dts
--- b/arch/arm/boot/dts/stm32mp1-seeed-pwm-overlay.dts	1970-01-01 09:00:00.000000000 +0900
+++ c/arch/arm/boot/dts/stm32mp1-seeed-pwm-overlay.dts	2022-01-21 12:12:49.500367461 +0900
@@ -0,0 +1,48 @@
+/*
+ * Device tree overlay for pwm
+ * zcat /proc/config.gz | grep PWM
+ */
+
+#include "dt-bindings/gpio/gpio.h"
+#include "dt-bindings/pinctrl/stm32-pinfunc.h"
+
+/dts-v1/;
+/plugin/;
+
+/ {
+    compatible = "seeed,npi-stm32mp1", "st,stm32mp157";
+
+    fragment@0 {
+        target = <&pinctrl>;
+        __overlay__ {
+            tim5_pwm_pins: tim5_pwm_pins-0 {
+                pins {
+                    pinmux = <STM32_PINMUX('A', 3, AF2)>; /* TIM5_CH4 */
+                    bias-disable;
+                    drive-push-pull;
+                    slew-rate = <3>;
+                };
+            };
+
+            tim5_pwm_sleep_pins: tim5_pwm_sleep_pins-0 {
+                pins {
+                    pinmux = <STM32_PINMUX('A', 3, ANALOG)>; /* TIM5_CH4 */
+                };
+            };
+        };
+    };
+
+    fragment@1 {
+        target = <&timers5>;
+        __overlay__ {
+            status = "okay";
+            pwm {
+                compatible = "st,stm32-pwm";
+                status = "okay";
+                pinctrl-0 = <&tim5_pwm_pins>;
+                pinctrl-1 = <&tim5_pwm_sleep_pins>;
+                pinctrl-names = "default", "sleep";
+            };
+        };
+    };
+};
diff -Naur --no-dereference b/arch/arm/boot/dts/stm32mp1-seeed-spi5-overlay.dts c/arch/arm/boot/dts/stm32mp1-seeed-spi5-overlay.dts
--- b/arch/arm/boot/dts/stm32mp1-seeed-spi5-overlay.dts	1970-01-01 09:00:00.000000000 +0900
+++ c/arch/arm/boot/dts/stm32mp1-seeed-spi5-overlay.dts	2022-01-21 12:12:49.500367461 +0900
@@ -0,0 +1,70 @@
+
+/*
+ * Device tree overlay for spi5 
+ * zcat  /proc/config.gz | grep SPIDEV
+ * sudo modprobe -i spidev
+ */
+
+
+#include "dt-bindings/interrupt-controller/irq.h"
+#include "dt-bindings/gpio/gpio.h"
+#include "dt-bindings/pinctrl/stm32-pinfunc.h"
+
+/dts-v1/;
+/plugin/;
+
+/ {
+        compatible = "seeed,npi-stm32mp1", "st,stm32mp157";
+        fragment@0 {
+                target = <&pinctrl>;
+                __overlay__ {
+                        spi5_pins_s: spi5-1 {
+                                pins1 {
+                                        pinmux = <STM32_PINMUX('H', 6, AF5)>, /* SPI5_SCK */
+                                                <STM32_PINMUX('F', 9, AF5)>; /* SPI5_MOSI */
+                                                /* <STM32_PINMUX('F', 6, GPIO)>, SPI5_NSS0 */
+                                                /* <STM32_PINMUX('F', 3, GPIO)>; SPI5_NSS1 */
+                                        bias-disable;
+                                        drive-push-pull;
+                                        slew-rate = <1>;
+                                };
+
+                                pins2 {
+                                        pinmux = <STM32_PINMUX('H', 7, AF5)>; /* SPI5_MISO */
+                                        bias-disable;
+                                };
+                        };
+
+                        spi5_sleep_pins_s: spi5-sleep-1 {
+                                pins {
+                                        pinmux = <STM32_PINMUX('H', 6, ANALOG)>, /* SPI5_SCK */
+                                                <STM32_PINMUX('H', 7, ANALOG)>, /* SPI5_MISO */
+                                                <STM32_PINMUX('F', 9, ANALOG)>; /* SPI5_MOSI */
+                                                /* <STM32_PINMUX('F', 6, ANALOG)>, SPI5_NSS0 */
+                                                /* <STM32_PINMUX('F', 3, ANALOG)>; SPI5_NSS1 */
+                                };
+                        };
+                };
+        };
+        fragment@2 {
+                target = <&spi5>;
+                __overlay__ {
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                        pinctrl-names = "default", "sleep";
+                        pinctrl-0 = <&spi5_pins_s>;
+                        pinctrl-1 = <&spi5_sleep_pins_s>;
+                        cs-gpios = <&gpiof 3 GPIO_ACTIVE_LOW>;
+                        status = "okay";
+                        /* needed to avoid dtc warning */
+                        spi0channel@0{
+                                #address-cells = <1>;
+                                #size-cells = <0>;
+                                compatible = "rohm,dh2228fv","spidev";
+                                reg = <0>;
+                                spi-max-frequency = <20000000>;
+                        };                      
+                };
+        };
+};
+
diff -Naur --no-dereference b/arch/arm/boot/dts/stm32mp1-seeed-uart7-overlay.dts c/arch/arm/boot/dts/stm32mp1-seeed-uart7-overlay.dts
--- b/arch/arm/boot/dts/stm32mp1-seeed-uart7-overlay.dts	1970-01-01 09:00:00.000000000 +0900
+++ c/arch/arm/boot/dts/stm32mp1-seeed-uart7-overlay.dts	2022-01-21 12:12:49.500367461 +0900
@@ -0,0 +1,62 @@
+/*
+
+* Device tree overlay for uart7
+
+*/
+#include "dt-bindings/gpio/gpio.h"
+#include "dt-bindings/pinctrl/stm32-pinfunc.h"
+/dts-v1/;
+/plugin/;
+/ {
+    compatible = "seeed,npi-stm32mp1", "st,stm32mp157";
+    fragment@0 {
+        target = <&pinctrl>;
+        __overlay__ {
+            uart7_pins_s: uart7-1 {
+                pins1 {
+                    pinmux = <STM32_PINMUX('E', 8, AF7)>;/* uart7_TX */
+                    bias-disable;
+                    drive-push-pull;
+                    slew-rate = <0>;
+                };
+                pins2 {
+                    pinmux = <STM32_PINMUX('E', 7, AF7)>; /* uart7_RX */
+                    bias-disable;
+                };
+            };
+            uart7_idle_pins_a: uart7-idle-0 {
+                pins1 {
+                    pinmux = <STM32_PINMUX('E', 8, ANALOG)>; /* USART7_TX */
+                };
+                pins2 {
+                    pinmux = <STM32_PINMUX('E', 7, AF7)>; /* USART7_RX */
+                    bias-disable;
+                };
+            };
+            uart7_sleep_pins_a: uart7-sleep-0 {
+                pins {
+                    pinmux = <STM32_PINMUX('E', 8, ANALOG)>, /* USART7_TX */
+                    <STM32_PINMUX('E', 7, ANALOG)>; /* USART7_RX */
+                };
+            };
+        };
+
+    };
+    fragment@1 {
+        target = <&uart7>;
+        __overlay__ {
+            pinctrl-names = "default";
+            pinctrl-0 = <&uart7_pins_s>;
+            pinctrl-1 = <&uart7_sleep_pins_a>;
+            pinctrl-2 = <&uart7_idle_pins_a>;            
+            st,hw-flow-ctrl;
+            status = "okay";
+        };
+    };
+    fragment@2 {
+        target-path = "/aliases";
+        __overlay__ {
+            serial7 = "/soc/serial@40018000";
+        };        
+    };
+};
diff -Naur --no-dereference b/arch/arm/boot/dts/stm32mp1-seeed-usart2-overlay.dts c/arch/arm/boot/dts/stm32mp1-seeed-usart2-overlay.dts
--- b/arch/arm/boot/dts/stm32mp1-seeed-usart2-overlay.dts	1970-01-01 09:00:00.000000000 +0900
+++ c/arch/arm/boot/dts/stm32mp1-seeed-usart2-overlay.dts	2022-01-21 12:12:49.500367461 +0900
@@ -0,0 +1,68 @@
+
+/*
+ * Device tree overlay for usart2
+ */
+
+
+#include "dt-bindings/gpio/gpio.h"
+#include "dt-bindings/pinctrl/stm32-pinfunc.h"
+
+/dts-v1/;
+/plugin/;
+
+/ {
+     compatible = "seeed,npi-stm32mp1", "st,stm32mp157";
+    fragment@0 {
+        target = <&pinctrl>;
+        __overlay__ {
+			usart2_pins_s: usart2-1 {
+				pins1 {
+					pinmux = <STM32_PINMUX('F', 5, AF7)>;/* USART2_TX */
+						//  <STM32_PINMUX('D', 4, AF7)>; /* USART2_RTS */
+					bias-disable;
+					drive-push-pull;
+					slew-rate = <0>;
+				};
+				pins2 {
+					pinmux = <STM32_PINMUX('D', 6, AF7)>; /* USART2_RX */
+						//  <STM32_PINMUX('E',15, AF7)>; /* USART2_CTS_NSS */
+					bias-disable;
+				};
+			};
+
+			usart2_idle_pins_a: usart2-idle-0 {
+				pins1 {
+					pinmux = <STM32_PINMUX('D', 5, ANALOG)>; /* USART2_TX */
+						//  <STM32_PINMUX('D', 4, ANALOG)>, /* USART2_RTS */
+						//  <STM32_PINMUX('D', 3, ANALOG)>; /* USART2_CTS_NSS */
+				};
+				pins2 {
+					pinmux = <STM32_PINMUX('D', 6, AF7)>; /* USART2_RX */
+					bias-disable;
+				};
+			};
+
+			usart2_sleep_pins_a: usart2-sleep-0 {
+				pins {
+					pinmux = <STM32_PINMUX('D', 5, ANALOG)>, /* USART2_TX */
+						 <STM32_PINMUX('D', 4, ANALOG)>;/* USART2_RTS */
+						//  <STM32_PINMUX('D', 6, ANALOG)>, /* USART2_RX */
+						//  <STM32_PINMUX('D', 3, ANALOG)>; /* USART2_CTS_NSS */
+				};
+			};
+
+        };
+    };
+    fragment@1 {
+        target = <&usart2>;
+        __overlay__ {
+            pinctrl-names = "default", "sleep", "idle";
+            pinctrl-0 = <&usart2_pins_s>;
+            pinctrl-1 = <&usart2_sleep_pins_a>;
+            pinctrl-2 = <&usart2_idle_pins_a>;
+            st,hw-flow-ctrl;
+            status = "okay";
+        };
+    };
+};
+
diff -Naur --no-dereference b/arch/arm/boot/dts/stm32mp157c-seeed-npi.dts c/arch/arm/boot/dts/stm32mp157c-seeed-npi.dts
--- b/arch/arm/boot/dts/stm32mp157c-seeed-npi.dts	1970-01-01 09:00:00.000000000 +0900
+++ c/arch/arm/boot/dts/stm32mp157c-seeed-npi.dts	2022-01-21 12:12:49.500367461 +0900
@@ -0,0 +1,102 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
+/*
+ * Copyright (C) STMicroelectronics 2019 - All Rights Reserved
+ * Author: Alexandre Torgue <alexandre.torgue@st.com> for STMicroelectronics.
+ */
+
+/dts-v1/;
+
+#include "stm32mp157c-odyssey-som.dtsi"
+
+/ {
+	model = "Seeed NPi STM32MP157C Board";
+	compatible = "seeed,npi-stm32mp1", "st,stm32mp157";
+
+	aliases {
+		ethernet0 = &ethernet0;
+		serial0 = &uart4;
+		serial1 = &usart1;
+		serial2 = &usart2;
+		mmc0    = &sdmmc1;
+		mmc1    = &sdmmc2;
+		mmc2    = &sdmmc3;
+		i2c0	= &i2c2;
+		i2c1	= &i2c4;	/* RPi compatible */
+		i2c2	= &i2c1;
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+};
+
+&uart4 {
+	pinctrl-names = "default", "sleep", "idle", "no_console_suspend";
+	pinctrl-0 = <&uart4_pins_a>;
+	pinctrl-1 = <&uart4_sleep_pins_a>;
+	pinctrl-2 = <&uart4_idle_pins_a>;
+	pinctrl-3 = <&uart4_pins_a>;
+	status = "okay";
+};
+
+&sdmmc1 {
+	pinctrl-names = "default", "opendrain", "sleep";
+	pinctrl-0 = <&sdmmc1_b4_pins_a>;
+	pinctrl-1 = <&sdmmc1_b4_od_pins_a>;
+	pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>;
+	cd-gpios = <&gpioi 3 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
+	disable-wp;
+	st,neg-edge;
+	bus-width = <4>;
+	vmmc-supply = <&v3v3>;
+	status = "okay";
+};
+
+&ethernet0 {
+	status = "okay";
+	pinctrl-0 = <&ethernet0_rgmii_pins_a>;
+	pinctrl-1 = <&ethernet0_rgmii_sleep_pins_a>;
+	pinctrl-names = "default", "sleep";
+	assigned-clocks = <&rcc ETHCK_K>, <&rcc PLL4_P>;
+	assigned-clock-parents = <&rcc PLL4_P>;
+	assigned-clock-rates = <125000000>; /* Clock PLL4 to 750Mhz in ATF/U-Boot */
+	phy-mode = "rgmii-id";
+	max-speed = <1000>;
+	phy-handle = <&phy0>;
+	st,eth-clk-sel;
+
+	mdio0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "snps,dwmac-mdio";
+
+		phy0: ethernet-phy@7 {
+			reg = <7>;
+			reset-gpios = <&gpiog 0 GPIO_ACTIVE_LOW>; /* ETH_RST# */
+			reset-assert-us = <10000>;
+			reset-deassert-us = <300>;
+		};
+	};
+};
+
+&usbh_ehci {
+	phys = <&usbphyc_port0>, <&usbphyc_port1 1>;
+	phy-names = "usb", "usb2";
+	status = "okay";
+};
+
+&usbphyc {
+	status = "okay";
+};
+
+&usbphyc_port0 {
+	phy-supply = <&vdd_usb>;
+	vdda1v1-supply = <&reg11>;
+	vdda1v8-supply = <&reg18>;
+};
+
+&usbphyc_port1 {
+	phy-supply = <&vdd_usb>;
+	vdda1v1-supply = <&reg11>;
+	vdda1v8-supply = <&reg18>;
+};
