$date
	Sun May  1 21:30:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple_tb $end
$scope module s $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ sum $end
$var wire 1 % cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#50
0$
0%
0#
0"
0!
#100
1$
1"
#150
0"
1!
#200
0$
1%
1"
#250
1$
0%
1#
0"
0!
#300
0$
1%
1"
#350
0"
1!
#400
1$
1"
#450
