Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.1 (win64) Build 3719031 Thu Dec  8 18:35:04 MST 2022
| Date         : Mon Feb  6 23:18:48 2023
| Host         : SUPERK2-PC running 64-bit major release  (build 9200)
| Command      : report_utilization -file xCORE_CPRI_RUn77_REC_utilization_synth.rpt -pb xCORE_CPRI_RUn77_REC_utilization_synth.pb
| Design       : xCORE_CPRI_RUn77_REC
| Device       : xczu11eg-ffvc1760-2-i
| Speed File   : -2
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 16088 |     0 |          0 |    298560 |  5.39 |
|   LUT as Logic             | 15367 |     0 |          0 |    298560 |  5.15 |
|   LUT as Memory            |   721 |     0 |          0 |    148320 |  0.49 |
|     LUT as Distributed RAM |    72 |     0 |            |           |       |
|     LUT as Shift Register  |   649 |     0 |            |           |       |
| CLB Registers              | 16382 |     0 |          0 |    597120 |  2.74 |
|   Register as Flip Flop    | 16382 |     0 |          0 |    597120 |  2.74 |
|   Register as Latch        |     0 |     0 |          0 |    597120 |  0.00 |
| CARRY8                     |    60 |     0 |          0 |     37320 |  0.16 |
| F7 Muxes                   |   395 |     0 |          0 |    149280 |  0.26 |
| F8 Muxes                   |     0 |     0 |          0 |     74640 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |     37320 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 173   |          Yes |           - |          Set |
| 899   |          Yes |           - |        Reset |
| 414   |          Yes |         Set |            - |
| 14896 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  6.5 |     0 |          0 |       600 |  1.08 |
|   RAMB36/FIFO*    |    3 |     0 |          0 |       600 |  0.50 |
|     RAMB36E2 only |    3 |       |            |           |       |
|   RAMB18          |    7 |     0 |          0 |      1200 |  0.58 |
|     RAMB18E2 only |    7 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        80 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      2928 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    0 |     0 |          0 |       512 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |          0 |       688 |  0.58 |
|   BUFGCE             |    0 |     0 |          0 |       208 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    4 |     0 |          0 |       312 |  1.28 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         2 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |          0 |        32 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    1 |     0 |          0 |        16 |  6.25 |
| GTYE4_COMMON    |    1 |     0 |          0 |         4 | 25.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        24 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        24 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         4 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 14896 |            Register |
| LUT6          |  7952 |                 CLB |
| LUT5          |  2822 |                 CLB |
| LUT4          |  2781 |                 CLB |
| LUT3          |  2252 |                 CLB |
| LUT2          |  1957 |                 CLB |
| FDCE          |   899 |            Register |
| SRLC32E       |   559 |                 CLB |
| FDSE          |   414 |            Register |
| MUXF7         |   395 |                 CLB |
| LUT1          |   220 |                 CLB |
| FDPE          |   173 |            Register |
| RAMD32        |   108 |                 CLB |
| SRL16E        |    90 |                 CLB |
| CARRY8        |    60 |                 CLB |
| RAMS32        |    20 |                 CLB |
| RAMD64E       |     8 |                 CLB |
| RAMB18E2      |     7 |            BLOCKRAM |
| BUFG_GT       |     4 |               Clock |
| RAMB36E2      |     3 |            BLOCKRAM |
| BUFG_GT_SYNC  |     2 |               Clock |
| GTYE4_COMMON  |     1 |            Advanced |
| GTYE4_CHANNEL |     1 |            Advanced |
+---------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


