<rss version="2.0">
  <channel>
    <title>GitHub Vhdl Languages Monthly Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Monthly Trending of Vhdl Languages in GitHub</description>
    <pubDate>Fri, 15 Aug 2025 07:17:10 GMT</pubDate>
    <item>
      <title>open-logic/open-logic</title>
      <link>https://github.com/open-logic/open-logic</link>
      <description>Open Logic FPGA Standard Library</description>
      <guid>https://github.com/open-logic/open-logic</guid>
      <language>VHDL</language>
      <languageColor>#adb2cb</languageColor>
      <stars>730</stars>
      <forks>83</forks>
      <addStars>59</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/12606595?s=40&amp;v=4</avatar>
          <name>obruendl</name>
          <url>https://github.com/obruendl</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1317640?s=40&amp;v=4</avatar>
          <name>gckoeppel</name>
          <url>https://github.com/gckoeppel</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3243291?s=40&amp;v=4</avatar>
          <name>LukiLeu</name>
          <url>https://github.com/LukiLeu</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/67621520?s=40&amp;v=4</avatar>
          <name>rbrglez</name>
          <url>https://github.com/rbrglez</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11442?s=40&amp;v=4</avatar>
          <name>nickg</name>
          <url>https://github.com/nickg</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>stnolting/neorv32</title>
      <link>https://github.com/stnolting/neorv32</link>
      <description>üñ•Ô∏è A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.</description>
      <guid>https://github.com/stnolting/neorv32</guid>
      <language>VHDL</language>
      <languageColor>#adb2cb</languageColor>
      <stars>1,830</stars>
      <forks>276</forks>
      <addStars>29</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/22944758?s=40&amp;v=4</avatar>
          <name>stnolting</name>
          <url>https://github.com/stnolting</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/38422348?s=40&amp;v=4</avatar>
          <name>umarcor</name>
          <url>https://github.com/umarcor</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/29815957?s=40&amp;v=4</avatar>
          <name>akaeba</name>
          <url>https://github.com/akaeba</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/9783727?s=40&amp;v=4</avatar>
          <name>LukasP46</name>
          <url>https://github.com/LukasP46</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6671137?s=40&amp;v=4</avatar>
          <name>zipotron</name>
          <url>https://github.com/zipotron</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>