##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for I2C_M_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_M_IntClock:R)
		5.2::Critical Path Report for (I2C_M_IntClock:R vs. I2C_M_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK       | Frequency: 89.88 MHz  | Target: 24.00 MHz  | 
Clock: CyILO           | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO           | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK    | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT       | N/A                   | Target: 24.00 MHz  | 
Clock: I2C_M_IntClock  | Frequency: 34.05 MHz  | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK       I2C_M_IntClock  41666.7          30541       N/A              N/A         N/A              N/A         N/A              N/A         
I2C_M_IntClock  I2C_M_IntClock  625000           595627      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase  
--------------  ------------  ----------------  
SCL(0)_PAD:out  23726         I2C_M_IntClock:R  
SDA(0)_PAD:out  24789         I2C_M_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 89.88 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA(0)/fb
Path End       : \I2C_M:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 30541p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_M_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA(0)/in_clock                                             iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA(0)/fb                         iocell1       1816   1816  30541  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_6  macrocell18   5800   7616  30541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for I2C_M_IntClock
********************************************
Clock: I2C_M_IntClock
Frequency: 34.05 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_M:bI2C_UDB:Shifter:u0\/clock
Path slack     : 595627p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23363
-------------------------------------   ----- 
End-of-path arrival time (ps)           23363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q               macrocell12     1250   1250  595627  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/main_1          macrocell4      8658   9908  595627  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/q               macrocell4      3350  13258  595627  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell8      3845  17103  595627  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_0\/q       macrocell8      3350  20453  595627  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell1   2909  23363  595627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_M_IntClock:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA(0)/fb
Path End       : \I2C_M:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 30541p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_M_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA(0)/in_clock                                             iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA(0)/fb                         iocell1       1816   1816  30541  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_6  macrocell18   5800   7616  30541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1


5.2::Critical Path Report for (I2C_M_IntClock:R vs. I2C_M_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_M:bI2C_UDB:Shifter:u0\/clock
Path slack     : 595627p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23363
-------------------------------------   ----- 
End-of-path arrival time (ps)           23363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q               macrocell12     1250   1250  595627  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/main_1          macrocell4      8658   9908  595627  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/q               macrocell4      3350  13258  595627  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell8      3845  17103  595627  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_0\/q       macrocell8      3350  20453  595627  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell1   2909  23363  595627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA(0)/fb
Path End       : \I2C_M:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 30541p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_M_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA(0)/in_clock                                             iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA(0)/fb                         iocell1       1816   1816  30541  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_6  macrocell18   5800   7616  30541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA(0)/fb
Path End       : \I2C_M:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 31267p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_M_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6890
-------------------------------------   ---- 
End-of-path arrival time (ps)           6890
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA(0)/in_clock                                             iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA(0)/fb                           iocell1       1816   1816  30541  RISE       1
\I2C_M:bI2C_UDB:sda_in_reg\/main_0  macrocell10   5074   6890  31267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_reg\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL(0)/fb
Path End       : \I2C_M:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 31443p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_M_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL(0)/in_clock                                             iocell2             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL(0)/fb                           iocell2       2030   2030  31443  RISE       1
\I2C_M:bI2C_UDB:scl_in_reg\/main_0  macrocell20   4684   6714  31443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_reg\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL(0)/fb
Path End       : \I2C_M:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 31443p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_M_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL(0)/in_clock                                             iocell2             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL(0)/fb                           iocell2       2030   2030  31443  RISE       1
\I2C_M:bI2C_UDB:clk_eq_reg\/main_0  macrocell30   4684   6714  31443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_M:bI2C_UDB:Shifter:u0\/clock
Path slack     : 595627p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23363
-------------------------------------   ----- 
End-of-path arrival time (ps)           23363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q               macrocell12     1250   1250  595627  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/main_1          macrocell4      8658   9908  595627  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/q               macrocell4      3350  13258  595627  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell8      3845  17103  595627  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_0\/q       macrocell8      3350  20453  595627  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell1   2909  23363  595627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C_M:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 598117p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -4130
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22753
-------------------------------------   ----- 
End-of-path arrival time (ps)           22753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q                 macrocell12     1250   1250  595627  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/main_1            macrocell4      8658   9908  595627  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/q                 macrocell4      3350  13258  595627  RISE       1
\I2C_M:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell5      3845  17103  598117  RISE       1
\I2C_M:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell5      3350  20453  598117  RISE       1
\I2C_M:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell2   2299  22753  598117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_M:bI2C_UDB:Shifter:u0\/clock
Path slack     : 602673p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16317
-------------------------------------   ----- 
End-of-path arrival time (ps)           16317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q               macrocell15     1250   1250  598602  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell7      9415  10665  602673  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7      3350  14015  602673  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell1   2302  16317  602673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 603511p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17979
-------------------------------------   ----- 
End-of-path arrival time (ps)           17979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q               macrocell15   1250   1250  598602  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell7    9415  10665  602673  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  14015  602673  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_1           macrocell16   3964  17979  603511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 603511p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17979
-------------------------------------   ----- 
End-of-path arrival time (ps)           17979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q               macrocell15   1250   1250  598602  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell7    9415  10665  602673  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  14015  602673  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_1           macrocell19   3964  17979  603511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 603511p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17979
-------------------------------------   ----- 
End-of-path arrival time (ps)           17979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q               macrocell15   1250   1250  598602  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell7    9415  10665  602673  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  14015  602673  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/main_0       macrocell26   3964  17979  603511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:Net_643_3\/main_8
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 603826p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17664
-------------------------------------   ----- 
End-of-path arrival time (ps)           17664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  595627  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/main_1  macrocell4    8658   9908  595627  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/q       macrocell4    3350  13258  595627  RISE       1
\I2C_M:Net_643_3\/main_8           macrocell31   4406  17664  603826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C_M:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 603873p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -4130
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16997
-------------------------------------   ----- 
End-of-path arrival time (ps)           16997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q                 macrocell15     1250   1250  598602  RISE       1
\I2C_M:bI2C_UDB:cs_addr_clkgen_0\/main_5     macrocell6      9467  10717  603873  RISE       1
\I2C_M:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell6      3350  14067  603873  RISE       1
\I2C_M:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell2   2930  16997  603873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 604339p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17151
-------------------------------------   ----- 
End-of-path arrival time (ps)           17151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   1210   1210  604339  RISE       1
\I2C_M:bI2C_UDB:m_state_4_split\/main_1     macrocell1    10280  11490  604339  RISE       1
\I2C_M:bI2C_UDB:m_state_4_split\/q          macrocell1     3350  14840  604339  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_6           macrocell11    2311  17151  604339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 604387p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17103
-------------------------------------   ----- 
End-of-path arrival time (ps)           17103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q            macrocell12   1250   1250  595627  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/main_1       macrocell4    8658   9908  595627  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/q            macrocell4    3350  13258  595627  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell25   3845  17103  604387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 604415p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17075
-------------------------------------   ----- 
End-of-path arrival time (ps)           17075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q             macrocell12   1250   1250  595627  RISE       1
\I2C_M:bI2C_UDB:m_state_0_split\/main_5  macrocell9   10176  11426  604415  RISE       1
\I2C_M:bI2C_UDB:m_state_0_split\/q       macrocell9    3350  14776  604415  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_8        macrocell15   2299  17075  604415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_M:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:m_state_2\/clock_0
Path slack     : 604696p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16794
-------------------------------------   ----- 
End-of-path arrival time (ps)           16794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   1210   1210  604339  RISE       1
\I2C_M:bI2C_UDB:m_state_2_split\/main_1     macrocell27    9344  10554  604696  RISE       1
\I2C_M:bI2C_UDB:m_state_2_split\/q          macrocell27    3350  13904  604696  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/main_5           macrocell13    2890  16794  604696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 609443p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12047
-------------------------------------   ----- 
End-of-path arrival time (ps)           12047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   1210   1210  604339  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_1           macrocell12   10837  12047  609443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 609793p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11697
-------------------------------------   ----- 
End-of-path arrival time (ps)           11697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  598602  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_4  macrocell11  10447  11697  609793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 610060p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11430
-------------------------------------   ----- 
End-of-path arrival time (ps)           11430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  595627  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_2  macrocell14  10180  11430  610060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610167p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11323
-------------------------------------   ----- 
End-of-path arrival time (ps)           11323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  605841  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_9  macrocell12  10073  11323  610167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 610456p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11034
-------------------------------------   ----- 
End-of-path arrival time (ps)           11034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  599438  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_3  macrocell11   9784  11034  610456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610825p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10665
-------------------------------------   ----- 
End-of-path arrival time (ps)           10665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  598602  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_8  macrocell12   9415  10665  610825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611005p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10485
-------------------------------------   ----- 
End-of-path arrival time (ps)           10485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  599438  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_7  macrocell12   9235  10485  611005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 611006p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10484
-------------------------------------   ----- 
End-of-path arrival time (ps)           10484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  595627  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_3  macrocell16   9234  10484  611006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 611006p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10484
-------------------------------------   ----- 
End-of-path arrival time (ps)           10484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  595627  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_3  macrocell19   9234  10484  611006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611099p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10391
-------------------------------------   ----- 
End-of-path arrival time (ps)           10391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  606870  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_0             macrocell14     6811  10391  611099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 611129p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10361
-------------------------------------   ----- 
End-of-path arrival time (ps)           10361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  606870  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_0             macrocell15     6781  10361  611129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 611345p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10145
-------------------------------------   ----- 
End-of-path arrival time (ps)           10145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  595627  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_2  macrocell15   8895  10145  611345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 611514p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9976
-------------------------------------   ---- 
End-of-path arrival time (ps)           9976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  605841  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_5  macrocell11   8726   9976  611514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611520p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9970
-------------------------------------   ---- 
End-of-path arrival time (ps)           9970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  597394  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_1  macrocell14   8720   9970  611520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 611549p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9941
-------------------------------------   ---- 
End-of-path arrival time (ps)           9941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  597394  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_1  macrocell15   8691   9941  611549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 611582p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9908
-------------------------------------   ---- 
End-of-path arrival time (ps)           9908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  595627  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_2  macrocell18   8658   9908  611582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_M:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C_M:bI2C_UDB:StsReg\/clock
Path slack     : 611944p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12556
-------------------------------------   ----- 
End-of-path arrival time (ps)           12556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:scl_in_last_reg\/q  macrocell21    1250   1250  600123  RISE       1
\I2C_M:bI2C_UDB:status_5\/main_1    macrocell2     5049   6299  611944  RISE       1
\I2C_M:bI2C_UDB:status_5\/q         macrocell2     3350   9649  611944  RISE       1
\I2C_M:bI2C_UDB:StsReg\/status_5    statusicell1   2907  12556  611944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:StsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 612220p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9270
-------------------------------------   ---- 
End-of-path arrival time (ps)           9270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  599874  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_2  macrocell11   8020   9270  612220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612224p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9266
-------------------------------------   ---- 
End-of-path arrival time (ps)           9266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  599874  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_6  macrocell12   8016   9266  612224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:sda_x_wire\/main_6
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 612240p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9250
-------------------------------------   ---- 
End-of-path arrival time (ps)           9250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q  macrocell14   1250   1250  599438  RISE       1
\I2C_M:sda_x_wire\/main_6     macrocell32   8000   9250  612240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:m_state_2\/clock_0
Path slack     : 612255p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9235
-------------------------------------   ---- 
End-of-path arrival time (ps)           9235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  595627  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/main_1  macrocell13   7985   9235  612255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 612255p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9235
-------------------------------------   ---- 
End-of-path arrival time (ps)           9235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  595627  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_2  macrocell17   7985   9235  612255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:Net_643_3\/main_5
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 612598p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q  macrocell15   1250   1250  598602  RISE       1
\I2C_M:Net_643_3\/main_5      macrocell31   7642   8892  612598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:sda_x_wire\/main_7
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 612602p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8888
-------------------------------------   ---- 
End-of-path arrival time (ps)           8888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q  macrocell15   1250   1250  598602  RISE       1
\I2C_M:sda_x_wire\/main_7     macrocell32   7638   8888  612602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:Net_643_3\/main_3
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 612685p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8805
-------------------------------------   ---- 
End-of-path arrival time (ps)           8805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q  macrocell13   1250   1250  599874  RISE       1
\I2C_M:Net_643_3\/main_3      macrocell31   7555   8805  612685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:sda_x_wire\/main_8
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 612767p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8723
-------------------------------------   ---- 
End-of-path arrival time (ps)           8723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q  macrocell33   1250   1250  605841  RISE       1
\I2C_M:sda_x_wire\/main_8   macrocell32   7473   8723  612767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:m_state_2\/clock_0
Path slack     : 612773p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8717
-------------------------------------   ---- 
End-of-path arrival time (ps)           8717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  597394  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/main_0  macrocell13   7467   8717  612773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 612773p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8717
-------------------------------------   ---- 
End-of-path arrival time (ps)           8717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  597394  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_1  macrocell17   7467   8717  612773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:Net_643_3\/main_4
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 613215p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8275
-------------------------------------   ---- 
End-of-path arrival time (ps)           8275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q  macrocell14   1250   1250  599438  RISE       1
\I2C_M:Net_643_3\/main_4      macrocell31   7025   8275  613215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 613318p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8172
-------------------------------------   ---- 
End-of-path arrival time (ps)           8172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  605841  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_7  macrocell16   6922   8172  613318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 613318p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8172
-------------------------------------   ---- 
End-of-path arrival time (ps)           8172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  605841  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_6  macrocell19   6922   8172  613318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 613318p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8172
-------------------------------------   ---- 
End-of-path arrival time (ps)           8172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q            macrocell33   1250   1250  605841  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/main_1  macrocell26   6922   8172  613318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 613349p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  597394  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_1  macrocell18   6891   8141  613349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 613707p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7783
-------------------------------------   ---- 
End-of-path arrival time (ps)           7783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  599895  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_7  macrocell14   6533   7783  613707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:Net_643_3\/main_6
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 613720p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7770
-------------------------------------   ---- 
End-of-path arrival time (ps)           7770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q  macrocell33   1250   1250  605841  RISE       1
\I2C_M:Net_643_3\/main_6    macrocell31   6520   7770  613720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 613731p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7759
-------------------------------------   ---- 
End-of-path arrival time (ps)           7759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q              macrocell33   1250   1250  605841  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell25   6509   7759  613731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 613743p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7747
-------------------------------------   ---- 
End-of-path arrival time (ps)           7747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  597394  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_2  macrocell16   6497   7747  613743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 613743p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7747
-------------------------------------   ---- 
End-of-path arrival time (ps)           7747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  597394  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_2  macrocell19   6497   7747  613743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 613859p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7631
-------------------------------------   ---- 
End-of-path arrival time (ps)           7631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  598602  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_6  macrocell16   6381   7631  613859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 613868p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7622
-------------------------------------   ---- 
End-of-path arrival time (ps)           7622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  598602  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_5  macrocell17   6372   7622  613868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 613883p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7607
-------------------------------------   ---- 
End-of-path arrival time (ps)           7607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  605841  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_7  macrocell18   6357   7607  613883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 614018p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7472
-------------------------------------   ---- 
End-of-path arrival time (ps)           7472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  599874  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_3  macrocell14   6222   7472  614018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 614039p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7451
-------------------------------------   ---- 
End-of-path arrival time (ps)           7451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  599874  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_3  macrocell15   6201   7451  614039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:Net_643_3\/main_2
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 614155p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q  macrocell12   1250   1250  595627  RISE       1
\I2C_M:Net_643_3\/main_2      macrocell31   6085   7335  614155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614190p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7300
-------------------------------------   ---- 
End-of-path arrival time (ps)           7300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:lost_arb_reg\/q     macrocell26   1250   1250  609086  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_11  macrocell12   6050   7300  614190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:sda_x_wire\/main_3
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 614342p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7148
-------------------------------------   ---- 
End-of-path arrival time (ps)           7148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q  macrocell11   1250   1250  597394  RISE       1
\I2C_M:sda_x_wire\/main_3     macrocell32   5898   7148  614342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 614556p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  598602  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_5  macrocell18   5684   6934  614556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 614704p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6786
-------------------------------------   ---- 
End-of-path arrival time (ps)           6786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  599895  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_7  macrocell15   5536   6786  614704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_M:sda_x_wire\/main_1
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 614804p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  609120  RISE       1
\I2C_M:sda_x_wire\/main_1                   macrocell32    5476   6686  614804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 614834p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6656
-------------------------------------   ---- 
End-of-path arrival time (ps)           6656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  599438  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_5  macrocell16   5406   6656  614834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 614834p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6656
-------------------------------------   ---- 
End-of-path arrival time (ps)           6656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  599438  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_5  macrocell19   5406   6656  614834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 614855p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  609120  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_0           macrocell11    5425   6635  614855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615022p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6468
-------------------------------------   ---- 
End-of-path arrival time (ps)           6468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  606870  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_3             macrocell12     2888   6468  615022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 615102p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6388
-------------------------------------   ---- 
End-of-path arrival time (ps)           6388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  599874  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_4  macrocell16   5138   6388  615102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 615102p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6388
-------------------------------------   ---- 
End-of-path arrival time (ps)           6388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  599874  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_4  macrocell19   5138   6388  615102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:m_state_2\/clock_0
Path slack     : 615111p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  599874  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/main_2  macrocell13   5129   6379  615111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 615111p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  599874  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_3  macrocell17   5129   6379  615111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_M:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 615191p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:scl_in_last_reg\/q        macrocell21   1250   1250  600123  RISE       1
\I2C_M:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell22   5049   6299  615191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 615191p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:scl_in_last_reg\/q    macrocell21   1250   1250  600123  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_1  macrocell29   5049   6299  615191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615192p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6298
-------------------------------------   ---- 
End-of-path arrival time (ps)           6298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   1210   1210  609520  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_0           macrocell12    5088   6298  615192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:sda_x_wire\/main_4
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 615229p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q  macrocell12   1250   1250  595627  RISE       1
\I2C_M:sda_x_wire\/main_4     macrocell32   5011   6261  615229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:m_state_2\/clock_0
Path slack     : 615283p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           6207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  599895  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/main_4  macrocell13   4957   6207  615283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 615283p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           6207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q       macrocell25   1250   1250  599895  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell28   4957   6207  615283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:Net_643_3\/main_1
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 615375p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q  macrocell11   1250   1250  597394  RISE       1
\I2C_M:Net_643_3\/main_1      macrocell31   4865   6115  615375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 615392p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  599438  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_4  macrocell18   4848   6098  615392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 615492p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  598602  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_5  macrocell15   4748   5998  615492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 615501p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5989
-------------------------------------   ---- 
End-of-path arrival time (ps)           5989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  598602  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_5  macrocell14   4739   5989  615501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:m_state_2\/clock_0
Path slack     : 615526p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  605841  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/main_3  macrocell13   4714   5964  615526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 615526p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  605841  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_6  macrocell17   4714   5964  615526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 615526p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q              macrocell33   1250   1250  605841  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell28   4714   5964  615526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:status_2\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 615577p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:status_2\/q       macrocell17   1250   1250  615577  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_0  macrocell17   4663   5913  615577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615693p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5797
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   1210   1210  610020  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_2           macrocell12    4587   5797  615693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 615735p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_reg\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:scl_in_reg\/q         macrocell20   1250   1250  601103  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_0  macrocell29   4505   5755  615735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 615798p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  599438  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_4  macrocell17   4442   5692  615798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 615828p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  599874  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_3  macrocell18   4412   5662  615828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 615850p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  599895  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_8   macrocell18   4390   5640  615850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:status_3\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 615865p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:status_3\/q       macrocell16   1250   1250  615865  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_0  macrocell16   4375   5625  615865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C_M:sda_x_wire\/main_2
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 616084p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:Shifter:u0\/so_comb  datapathcell1   2520   2520  616084  RISE       1
\I2C_M:sda_x_wire\/main_2            macrocell32     2886   5406  616084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:sda_x_wire\/main_5
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 616132p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q  macrocell13   1250   1250  599874  RISE       1
\I2C_M:sda_x_wire\/main_5     macrocell32   4108   5358  616132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616289p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5201
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  595627  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_5  macrocell12   3951   5201  616289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:sda_x_wire\/q
Path End       : \I2C_M:sda_x_wire\/main_0
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 616439p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:sda_x_wire\/q       macrocell32   1250   1250  616439  RISE       1
\I2C_M:sda_x_wire\/main_0  macrocell32   3801   5051  616439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 616445p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  605841  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_6  macrocell14   3795   5045  616445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 616452p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q            macrocell33   1250   1250  605841  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_5  macrocell29   3788   5038  616452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 616454p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  605841  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_6  macrocell15   3786   5036  616454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:Net_643_3\/q
Path End       : \I2C_M:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 616521p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:Net_643_3\/q                 macrocell31   1250   1250  600588  RISE       1
\I2C_M:bI2C_UDB:clk_eq_reg\/main_1  macrocell30   3719   4969  616521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616566p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q   macrocell25   1250   1250  599895  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_10  macrocell12   3674   4924  616566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_M:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 616588p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:sda_in_last_reg\/q        macrocell23   1250   1250  613341  RISE       1
\I2C_M:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell24   3652   4902  616588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 616588p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:sda_in_last_reg\/q    macrocell23   1250   1250  613341  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_3  macrocell29   3652   4902  616588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_M:sda_x_wire\/main_9
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 616644p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:lost_arb_reg\/q  macrocell26   1250   1250  609086  RISE       1
\I2C_M:sda_x_wire\/main_9        macrocell32   3596   4846  616644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 616910p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell2   2290   2290  608151  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell25     2290   4580  616910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 617031p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  599438  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_4  macrocell14   3209   4459  617031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 617034p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  599438  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_4  macrocell15   3206   4456  617034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_M:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C_M:bI2C_UDB:Shifter:u0\/clock
Path slack     : 617049p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_reg\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:sda_in_reg\/q         macrocell10     1250   1250  617049  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/route_si  datapathcell1   3201   4451  617049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_M:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 617057p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_reg\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:scl_in_reg\/q            macrocell20   1250   1250  601103  RISE       1
\I2C_M:bI2C_UDB:scl_in_last_reg\/main_0  macrocell21   3183   4433  617057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 617072p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  597394  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_4  macrocell12   3168   4418  617072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 617076p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  597394  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_1  macrocell11   3164   4414  617076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C_M:sda_x_wire\/main_10
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 617297p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc2_reg\/q  macrocell28   1250   1250  617297  RISE       1
\I2C_M:sda_x_wire\/main_10         macrocell32   2943   4193  617297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:status_0\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 617427p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:status_0\/q       macrocell19   1250   1250  617427  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_0  macrocell19   2813   4063  617427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:status_1\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 617455p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:status_1\/q       macrocell18   1250   1250  617455  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_0  macrocell18   2785   4035  617455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_M:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 617614p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:lost_arb_reg\/q       macrocell26   1250   1250  609086  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/main_2  macrocell26   2626   3876  617614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:Net_643_3\/main_7
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 617658p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  599895  RISE       1
\I2C_M:Net_643_3\/main_7           macrocell31   2582   3832  617658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617928p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:bus_busy_reg\/q       macrocell29   1250   1250  617928  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_6  macrocell29   2312   3562  617928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617941p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:sda_in_last2_reg\/q   macrocell24   1250   1250  614694  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_4  macrocell29   2299   3549  617941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617945p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:scl_in_last2_reg\/q   macrocell22   1250   1250  614698  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_2  macrocell29   2295   3545  617945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_M:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 617954p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_reg\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:sda_in_reg\/q            macrocell10   1250   1250  617049  RISE       1
\I2C_M:bI2C_UDB:sda_in_last_reg\/main_0  macrocell23   2286   3536  617954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C_M:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:m_reset\/clock_0
Path slack     : 617960p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3530
-------------------------------------   ---- 
End-of-path arrival time (ps)           3530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   1210   1210  617960  RISE       1
\I2C_M:bI2C_UDB:m_reset\/main_0             macrocell33    2320   3530  617960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

