/*
 * Generated by Bluespec Compiler, version 2014.03.beta2 (build 33633, 2014-03-26)
 * 
 * On Tue Sep  9 03:11:42 EDT 2014
 * 
 */

/* Generation options: */
#ifndef __mkFlashIndicationProxySynth_h__
#define __mkFlashIndicationProxySynth_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkFlashIndicationProxyPortalSynth.h"


/* Class declaration for the mkFlashIndicationProxySynth module */
class MOD_mkFlashIndicationProxySynth : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkFlashIndicationProxyPortalSynth INST_dut_rv;
  MOD_Fifo<tUInt32> INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo;
  MOD_Fifo<tUInt32> INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo;
  MOD_Fifo<tUInt64> INST_memPortal_ctrlPort_ctrlWriteDataFifo;
  MOD_Fifo<tUInt8> INST_memPortal_ctrlPort_ctrlWriteDoneFifo;
  MOD_Reg<tUInt8> INST_memPortal_ctrlPort_interruptEnableReg;
  MOD_Reg<tUInt32> INST_memPortal_ctrlPort_outOfRangeReadCountReg;
  MOD_Reg<tUInt32> INST_memPortal_ctrlPort_outOfRangeWriteCount;
  MOD_Reg<tUInt32> INST_memPortal_ctrlPort_underflowReadCountReg;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo;
  MOD_Fifo<tUInt64> INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo;
  MOD_Fifo<tUInt8> INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo;
  MOD_Fifo<tUInt64> INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo;
  MOD_Fifo<tUInt8> INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo;
  MOD_Fifo<tUInt64> INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo;
  MOD_Fifo<tUInt8> INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo;
  MOD_Fifo<tUInt64> INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo;
  MOD_Fifo<tUInt8> INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo;
  MOD_Fifo<tUInt8> INST_memPortal_memslave_doneFifo;
  MOD_Fifo<tUInt32> INST_memPortal_memslave_req_ars;
  MOD_Fifo<tUInt32> INST_memPortal_memslave_req_aws;
  MOD_Fifo<tUInt8> INST_memPortal_memslave_rs;
  MOD_Fifo<tUInt8> INST_memPortal_memslave_ws;
  MOD_Fifo<tUInt32> INST_memPortal_putFailedIndicationFifo;
 
 /* Constructor */
 public:
  MOD_mkFlashIndicationProxySynth(tSimStateHdl simHdl,
				  char const *name,
				  Module *parent,
				  tUInt32 ARG_id);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt32 PORT_id;
 
 /* Publicly accessible definitions */
 public:
  tUInt32 DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239;
  tUInt32 DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175;
  tUInt32 DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111;
  tUInt32 DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47;
  tUInt8 DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240;
  tUInt8 DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176;
  tUInt8 DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48;
  tUInt8 DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241;
  tUInt8 DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177;
  tUInt8 DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49;
  tUInt8 DEF_memPortal_memslave_ws_i_notEmpty____d315;
  tUInt8 DEF_memPortal_memslave_rs_i_notEmpty____d349;
  tUInt8 DEF_x__h11856;
  tUInt8 DEF_x__h12741;
  tUInt32 DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d460;
  tUInt32 DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d456;
  tUInt32 DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d452;
  tUInt32 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d303;
  tUInt32 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d448;
  tUInt8 DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d461;
  tUInt8 DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d457;
  tUInt8 DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d453;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d449;
  tUInt8 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d304;
 
 /* Local definitions */
 private:
  tUInt8 DEF_dut_rv_portalIfc_indications_0_notEmpty____d59;
  tUInt8 DEF_dut_rv_portalIfc_indications_1_notEmpty____d123;
  tUInt8 DEF_dut_rv_portalIfc_indications_2_notEmpty____d187;
  tUInt8 DEF_dut_rv_portalIfc_indications_3_notEmpty____d251;
  tUInt8 DEF_dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385;
  tUInt8 DEF_memPortal_ctrlPort_interruptEnableReg__h12467;
  tUInt8 DEF_memPortal_memslave_rs_first__50_EQ_4___d370;
  tUInt8 DEF_memPortal_memslave_rs_first__50_EQ_3___d367;
  tUInt8 DEF_memPortal_memslave_rs_first__50_EQ_2___d364;
  tUInt8 DEF_memPortal_memslave_rs_first__50_EQ_1___d361;
  tUInt8 DEF_memPortal_memslave_rs_first__50_EQ_0___d359;
  tUInt8 DEF_memPortal_memslave_ws_first__17_EQ_4___d330;
  tUInt8 DEF_memPortal_memslave_ws_first__17_EQ_3___d329;
  tUInt8 DEF_memPortal_memslave_ws_first__17_EQ_2___d328;
  tUInt8 DEF_memPortal_memslave_ws_first__17_EQ_1___d327;
  tUInt8 DEF_memPortal_memslave_ws_first__17_EQ_0___d326;
 
 /* Rules */
 public:
  void RL_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatRule();
  void RL_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatRule();
  void RL_memPortal_indicationMemSlaves_0_readDataRule();
  void RL_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatRule();
  void RL_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatRule();
  void RL_memPortal_indicationMemSlaves_1_readDataRule();
  void RL_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatRule();
  void RL_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatRule();
  void RL_memPortal_indicationMemSlaves_2_readDataRule();
  void RL_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatRule();
  void RL_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatRule();
  void RL_memPortal_indicationMemSlaves_3_readDataRule();
  void RL_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatRule();
  void RL_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatRule();
  void RL_memPortal_ctrlPort_writeDataRule();
  void RL_memPortal_memslave_write_done();
  void RL_memPortal_memslave_req_aw();
  void RL_memPortal_memslave_req_ar();
 
 /* Methods */
 public:
  tUInt32 METH_portalIfc_ifcType();
  tUInt8 METH_RDY_portalIfc_ifcType();
  tUInt32 METH_portalIfc_ifcId();
  tUInt8 METH_RDY_portalIfc_ifcId();
  void METH_portalIfc_slave_read_server_readReq_put(tUInt32 ARG_portalIfc_slave_read_server_readReq_put);
  tUInt8 METH_RDY_portalIfc_slave_read_server_readReq_put();
  tUInt64 METH_portalIfc_slave_read_server_readData_get();
  tUInt8 METH_RDY_portalIfc_slave_read_server_readData_get();
  void METH_portalIfc_slave_write_server_writeReq_put(tUInt32 ARG_portalIfc_slave_write_server_writeReq_put);
  tUInt8 METH_RDY_portalIfc_slave_write_server_writeReq_put();
  void METH_portalIfc_slave_write_server_writeData_put(tUInt64 ARG_portalIfc_slave_write_server_writeData_put);
  tUInt8 METH_RDY_portalIfc_slave_write_server_writeData_put();
  tUInt8 METH_portalIfc_slave_write_server_writeDone_get();
  tUInt8 METH_RDY_portalIfc_slave_write_server_writeDone_get();
  tUInt8 METH_portalIfc_interrupt__read();
  tUInt8 METH_RDY_portalIfc_interrupt__read();
  void METH_ifc_started();
  tUInt8 METH_RDY_ifc_started();
  void METH_ifc_readDone(tUInt32 ARG_ifc_readDone_tag);
  tUInt8 METH_RDY_ifc_readDone();
  void METH_ifc_writeDone(tUInt32 ARG_ifc_writeDone_tag);
  tUInt8 METH_RDY_ifc_writeDone();
  void METH_ifc_hexDump(tUInt32 ARG_ifc_hexDump_data);
  tUInt8 METH_RDY_ifc_hexDump();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkFlashIndicationProxySynth &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkFlashIndicationProxySynth &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkFlashIndicationProxySynth &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkFlashIndicationProxySynth &backing);
};

#endif /* ifndef __mkFlashIndicationProxySynth_h__ */
