INFO: [VRFC 10-163] Analyzing VHDL file "D:/Yolo_FPGA/Sobel - timing-align/Sobel.gen/sources_1/ip/c_shift_ram_0/sim/c_shift_ram_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_shift_ram_0'
