# ë®¤í…Œì´ì…˜ ëª…ë ¹ì–´ ë ˆí¼ëŸ°ìŠ¤

RTL Library ì„œë²„ì—ì„œ ì„¤ê³„ ìƒíƒœë¥¼ ìˆ˜ì •í•˜ëŠ” ëª¨ë“  ë®¤í…Œì´ì…˜ ëª…ë ¹ì–´ì…ë‹ˆë‹¤.

---

## read_verilog

ë‹¨ì¼ Verilog/SystemVerilog íŒŒì¼ì„ ì½ìŠµë‹ˆë‹¤.

**ë§¤ê°œë³€ìˆ˜:**

| ì´ë¦„ | íƒ€ì… | í•„ìˆ˜ | ê¸°ë³¸ê°’ | ì„¤ëª… |
|------|------|----------|---------|-------------|
| file_path | str | âœ… | - | Verilog íŒŒì¼ ê²½ë¡œ |

**ë°˜í™˜:** `ReadVerilogResult`

| í•„ë“œ | íƒ€ì… | ì„¤ëª… |
|-------|------|-------------|
| status | str | "success" ë˜ëŠ” "error" |
| message | str | ìƒíƒœ ë©”ì‹œì§€ |
| modules_found | int | ë°œê²¬ëœ ëª¨ë“ˆ ìˆ˜ |

**ì˜ˆì œ (Python):**

```python
from rtllib import Client

with Client() as client:
    result = client.read_verilog("/path/to/cpu.v")

    if result['status'] == 'success':
        print(f"{result['modules_found']}ê°œ ëª¨ë“ˆ ë°œê²¬")
    else:
        print(f"ì˜¤ë¥˜: {result['message']}")
```

**ì˜ˆì œ (GraphQL):**

```graphql
mutation ReadVerilog($filePath: String!) {
  read_verilog(file_path: $filePath) {
    status
    message
    modules_found
  }
}
```

**ê´€ë ¨:** [read_verilog_filelist](#read_verilog_filelist), [compile](#compile)

---

## read_verilog_filelist

íŒŒì¼ë¦¬ìŠ¤íŠ¸ íŒŒì¼ì—ì„œ ì—¬ëŸ¬ Verilog íŒŒì¼ì„ ì½ìŠµë‹ˆë‹¤.

**ë§¤ê°œë³€ìˆ˜:**

| ì´ë¦„ | íƒ€ì… | í•„ìˆ˜ | ê¸°ë³¸ê°’ | ì„¤ëª… |
|------|------|----------|---------|-------------|
| filelist_path | str | âœ… | - | .f íŒŒì¼ë¦¬ìŠ¤íŠ¸ íŒŒì¼ ê²½ë¡œ |

**ë°˜í™˜:** `ReadFilelistResult`

| í•„ë“œ | íƒ€ì… | ì„¤ëª… |
|-------|------|-------------|
| status | str | "success" ë˜ëŠ” "error" |
| message | str | ìƒíƒœ ë©”ì‹œì§€ |
| files_read | int | ì½ì€ íŒŒì¼ ìˆ˜ |
| modules_found | int | ë°œê²¬ëœ ëª¨ë“ˆ ìˆ˜ |

**ì˜ˆì œ (Python):**

```python
# files.f ìƒì„±
with open("design.f", "w") as f:
    f.write("# Top level\n")
    f.write("/path/to/top.v\n")
    f.write("\n")
    f.write("# Subsystems\n")
    f.write("/path/to/cpu.v\n")
    f.write("/path/to/memory.v\n")

# íŒŒì¼ë¦¬ìŠ¤íŠ¸ ì½ê¸°
with Client() as client:
    result = client.read_verilog_filelist("design.f")

    if result['status'] == 'success':
        print(f"{result['files_read']}ê°œ íŒŒì¼ ì½ìŒ")
        print(f"{result['modules_found']}ê°œ ëª¨ë“ˆ ë°œê²¬")
    else:
        print(f"ì˜¤ë¥˜: {result['message']}")
```

**ì˜ˆì œ (GraphQL):**

```graphql
mutation ReadFilelist($filelistPath: String!) {
  read_verilog_filelist(filelist_path: $filelistPath) {
    status
    message
    files_read
    modules_found
  }
}
```

**ê´€ë ¨:** [read_verilog](#read_verilog), [compile](#compile)

---

## compile

ë¡œë“œëœ Verilog ì„¤ê³„ë¥¼ ì»´íŒŒì¼í•©ë‹ˆë‹¤.

**ë§¤ê°œë³€ìˆ˜:** ì—†ìŒ

**ë°˜í™˜:** `str` (ìƒíƒœ ë©”ì‹œì§€)

**ì˜ˆì œ (Python):**

```python
with Client() as client:
    client.read_verilog("/path/to/design.v")

    # ì„¤ê³„ ì»´íŒŒì¼
    message = client.compile()
    print(message)  # "Compilation completed"
```

**ì˜ˆì œ (GraphQL):**

```graphql
mutation {
  compile
}
```

**ê´€ë ¨:** [elaborate](#elaborate), [read_verilog](#read_verilog)

---

## elaborate

ì„¤ê³„ ê³„ì¸µ êµ¬ì¡°ë¥¼ ì—˜ë¼ë³´ë ˆì´íŠ¸í•©ë‹ˆë‹¤.

**ë§¤ê°œë³€ìˆ˜:** ì—†ìŒ

**ë°˜í™˜:** `str` (ìƒíƒœ ë©”ì‹œì§€)

**ì˜ˆì œ (Python):**

```python
with Client() as client:
    client.read_verilog("/path/to/design.v")
    client.compile()

    # ê³„ì¸µ êµ¬ì¡° ì—˜ë¼ë³´ë ˆì´íŠ¸
    message = client.elaborate()
    print(message)  # "Elaboration completed"
```

**ì˜ˆì œ (GraphQL):**

```graphql
mutation {
  elaborate
}
```

**ê´€ë ¨:** [compile](#compile), [get_modules](queries.md#get_modules)

---

## add_port

ëª¨ë“ˆì— ìƒˆ í¬íŠ¸ë¥¼ ì¶”ê°€í•©ë‹ˆë‹¤ (ì„¸ì…˜ ê¸°ë°˜).

**ë§¤ê°œë³€ìˆ˜:**

| ì´ë¦„ | íƒ€ì… | í•„ìˆ˜ | ê¸°ë³¸ê°’ | ì„¤ëª… |
|------|------|----------|---------|-------------|
| module | str | âœ… | - | ëª¨ë“ˆ ì´ë¦„ |
| port_name | str | âœ… | - | ìƒˆ í¬íŠ¸ ì´ë¦„ |
| direction | str | âœ… | - | "input", "output", ë˜ëŠ” "inout" |
| width | int | âœ… | - | ë¹„íŠ¸ í­ |

**ë°˜í™˜:** `AddPortResult`

| í•„ë“œ | íƒ€ì… | ì„¤ëª… |
|-------|------|-------------|
| success | bool | ì‘ì—… ì„±ê³µ ì—¬ë¶€ |
| message | str | ìƒíƒœ ë©”ì‹œì§€ |
| port_name | str | ì¶”ê°€ëœ í¬íŠ¸ ì´ë¦„ |

**ì˜ˆì œ (Python):**

```python
with Client() as client:
    client.read_verilog("/path/to/cpu.v")
    client.compile()
    client.elaborate()

    # ë””ë²„ê·¸ í¬íŠ¸ ì¶”ê°€
    result = client.add_port(
        module="cpu",
        port_name="debug_out",
        direction="output",
        width=32
    )

    if result['success']:
        print(f"í¬íŠ¸ ì¶”ê°€ë¨: {result['port_name']}")

        # í¬íŠ¸ í™•ì¸
        ports = client.get_ports("cpu")
        print(f"ì´ í¬íŠ¸: {len(ports)}")
    else:
        print(f"ì˜¤ë¥˜: {result['message']}")
```

**ì˜ˆì œ (GraphQL):**

```graphql
mutation AddPort(
  $module: String!,
  $portName: String!,
  $direction: String!,
  $width: Int!
) {
  add_port(
    module: $module,
    port_name: $portName,
    direction: $direction,
    width: $width
  ) {
    success
    message
    port_name
  }
}
```

**ì¤‘ìš”:** ì„¸ì…˜ ê¸°ë°˜ ìˆ˜ì •ì€ ë””ìŠ¤í¬ì— ê¸°ë¡ë˜ì§€ ì•ŠìŠµë‹ˆë‹¤. í˜„ì¬ ì„¸ì…˜ ë™ì•ˆë§Œ ìœ íš¨í•©ë‹ˆë‹¤.

**ê´€ë ¨:** [add_net](#add_net), [get_ports](queries.md#get_ports)

---

## add_net

ëª¨ë“ˆì— ìƒˆ ë„·/ì™€ì´ì–´ë¥¼ ì¶”ê°€í•©ë‹ˆë‹¤ (ì„¸ì…˜ ê¸°ë°˜).

**ë§¤ê°œë³€ìˆ˜:**

| ì´ë¦„ | íƒ€ì… | í•„ìˆ˜ | ê¸°ë³¸ê°’ | ì„¤ëª… |
|------|------|----------|---------|-------------|
| module | str | âœ… | - | ëª¨ë“ˆ ì´ë¦„ |
| net_name | str | âœ… | - | ìƒˆ ë„· ì´ë¦„ |
| width | int | âœ… | - | ë¹„íŠ¸ í­ |
| net_type | str | âœ… | - | "wire" ë˜ëŠ” "reg" |

**ë°˜í™˜:** `AddNetResult`

| í•„ë“œ | íƒ€ì… | ì„¤ëª… |
|-------|------|-------------|
| success | bool | ì‘ì—… ì„±ê³µ ì—¬ë¶€ |
| message | str | ìƒíƒœ ë©”ì‹œì§€ |
| net_name | str | ì¶”ê°€ëœ ë„· ì´ë¦„ |

**ì˜ˆì œ (Python):**

```python
with Client() as client:
    client.read_verilog("/path/to/cpu.v")
    client.compile()
    client.elaborate()

    # ë””ë²„ê·¸ ë²„ìŠ¤ ì¶”ê°€
    result = client.add_net(
        module="cpu",
        net_name="debug_bus",
        width=32,
        net_type="wire"
    )

    if result['success']:
        print(f"ë„· ì¶”ê°€ë¨: {result['net_name']}")

        # ë„· í™•ì¸
        nets = client.get_nets("cpu")
        print(f"ì´ ë„·: {len(nets)}")
    else:
        print(f"ì˜¤ë¥˜: {result['message']}")
```

**ì˜ˆì œ (GraphQL):**

```graphql
mutation AddNet(
  $module: String!,
  $netName: String!,
  $width: Int!,
  $netType: String!
) {
  add_net(
    module: $module,
    net_name: $netName,
    width: $width,
    net_type: $netType
  ) {
    success
    message
    net_name
  }
}
```

**ì¤‘ìš”:** ì„¸ì…˜ ê¸°ë°˜ ìˆ˜ì •ì€ ë””ìŠ¤í¬ì— ê¸°ë¡ë˜ì§€ ì•ŠìŠµë‹ˆë‹¤. í˜„ì¬ ì„¸ì…˜ ë™ì•ˆë§Œ ìœ íš¨í•©ë‹ˆë‹¤.

**ê´€ë ¨:** [add_port](#add_port), [get_nets](queries.md#get_nets)

---

## ì¼ë°˜ì ì¸ ì›Œí¬í”Œë¡œìš°

### ê¸°ë³¸ ë¡œë“œ ë° ì²˜ë¦¬

```python
from rtllib import Client

with Client() as client:
    # 1. íŒŒì¼ ì½ê¸°
    result = client.read_verilog("/path/to/design.v")
    if result['status'] != 'success':
        print(f"ì½ê¸° ì‹¤íŒ¨: {result['message']}")
        return

    # 2. ì»´íŒŒì¼
    client.compile()

    # 3. ì—˜ë¼ë³´ë ˆì´íŠ¸
    client.elaborate()

    # 4. ì¿¼ë¦¬
    modules = client.get_modules()
    print(f"{len(modules)}ê°œ ëª¨ë“ˆ ë°œê²¬")
```

### ì—¬ëŸ¬ íŒŒì¼

```python
# ë°©ë²• 1: íŒŒì¼ë¦¬ìŠ¤íŠ¸ ì‚¬ìš©
with Client() as client:
    result = client.read_verilog_filelist("design.f")
    print(f"{result['files_read']}ê°œ íŒŒì¼, {result['modules_found']}ê°œ ëª¨ë“ˆ")

    client.compile()
    client.elaborate()

# ë°©ë²• 2: ì—¬ëŸ¬ read_verilog í˜¸ì¶œ
with Client() as client:
    client.read_verilog("/path/to/top.v")
    client.read_verilog("/path/to/cpu.v")
    client.read_verilog("/path/to/memory.v")

    client.compile()
    client.elaborate()
```

### ì„¸ì…˜ ìˆ˜ì •

```python
with Client() as client:
    # ì„¤ê³„ ë¡œë“œ
    client.read_verilog("/path/to/cpu.v")
    client.compile()
    client.elaborate()

    # ìˆ˜ì • ì „
    ports_before = client.get_ports("cpu")
    print(f"ìˆ˜ì • ì „: {len(ports_before)} í¬íŠ¸")

    # í¬íŠ¸ ì¶”ê°€
    client.add_port("cpu", "test_mode", "input", 1)
    client.add_port("cpu", "debug_out", "output", 32)

    # ë„· ì¶”ê°€
    client.add_net("cpu", "debug_bus", 32, "wire")
    client.add_net("cpu", "test_signal", 1, "wire")

    # ìˆ˜ì • í›„
    ports_after = client.get_ports("cpu")
    nets = client.get_nets("cpu")

    print(f"ìˆ˜ì • í›„: {len(ports_after)} í¬íŠ¸")
    print(f"ë„·: {len(nets)}")
```

### ì˜¤ë¥˜ ì²˜ë¦¬

```python
from rtllib import Client

def safe_load_design(verilog_file):
    """ì•ˆì „í•œ ì˜¤ë¥˜ ì²˜ë¦¬ë¡œ ì„¤ê³„ë¥¼ ë¡œë“œí•©ë‹ˆë‹¤."""
    try:
        with Client() as client:
            # íŒŒì¼ ì½ê¸°
            result = client.read_verilog(verilog_file)
            if result['status'] != 'success':
                print(f"íŒŒì¼ ì½ê¸° ì‹¤íŒ¨: {result['message']}")
                return None

            # ì»´íŒŒì¼
            try:
                client.compile()
            except Exception as e:
                print(f"ì»´íŒŒì¼ ì˜¤ë¥˜: {e}")
                return None

            # ì—˜ë¼ë³´ë ˆì´íŠ¸
            try:
                client.elaborate()
            except Exception as e:
                print(f"ì—˜ë¼ë³´ë ˆì´íŠ¸ ì˜¤ë¥˜: {e}")
                return None

            # ì„±ê³µ
            return client.get_modules()

    except Exception as e:
        print(f"í´ë¼ì´ì–¸íŠ¸ ì˜¤ë¥˜: {e}")
        return None

# ì‚¬ìš©
modules = safe_load_design("/path/to/design.v")
if modules:
    print(f"{len(modules)}ê°œ ëª¨ë“ˆ ì„±ê³µì ìœ¼ë¡œ ë¶„ì„ë¨")
else:
    print("ë¶„ì„ ì‹¤íŒ¨")
```

## ì¤‘ìš”í•œ ì°¸ê³ ì‚¬í•­

### ì„¸ì…˜ ê¸°ë°˜ ìˆ˜ì •

`add_port`ì™€ `add_net`ëŠ” **ì„¸ì…˜ ê¸°ë°˜** ì‘ì—…ì…ë‹ˆë‹¤:

- âœ… í˜„ì¬ ì„¸ì…˜ ë™ì•ˆ ìœ íš¨
- âŒ ë””ìŠ¤í¬ì— ê¸°ë¡ë˜ì§€ ì•ŠìŒ
- âŒ ì†ŒìŠ¤ íŒŒì¼ ìˆ˜ì • ì•ˆ í•¨
- âŒ ì„¸ì…˜ ê°„ì— ì§€ì†ë˜ì§€ ì•ŠìŒ

```python
# ì„¸ì…˜ 1
with Client() as client:
    client.read_verilog("/path/to/cpu.v")
    client.compile()
    client.elaborate()

    client.add_port("cpu", "debug", "output", 8)
    ports = client.get_ports("cpu")
    # debug í¬íŠ¸ê°€ í‘œì‹œë¨

# ì„¸ì…˜ 2 (ìƒˆ í´ë¼ì´ì–¸íŠ¸)
with Client() as client:
    client.read_verilog("/path/to/cpu.v")
    client.compile()
    client.elaborate()

    ports = client.get_ports("cpu")
    # debug í¬íŠ¸ê°€ ì‚¬ë¼ì§ - ì„¸ì…˜ ê¸°ë°˜
```

### ëª…ë ¹ì–´ ìˆœì„œ

ì»´íŒŒì¼ ë° ì—˜ë¼ë³´ë ˆì´íŠ¸ì˜ ì˜¬ë°”ë¥¸ ìˆœì„œë¥¼ ë”°ë¥´ì„¸ìš”:

```python
# ì˜¬ë°”ë¥¸ ìˆœì„œ
client.read_verilog(...)    # 1. íŒŒì¼ ì½ê¸°
client.compile()            # 2. ì»´íŒŒì¼
client.elaborate()          # 3. ì—˜ë¼ë³´ë ˆì´íŠ¸
client.get_modules()        # 4. ì¿¼ë¦¬

# ì˜ëª»ëœ ìˆœì„œ (ì˜¤ë¥˜ ë°œìƒ ê°€ëŠ¥)
client.elaborate()          # âŒ ë¨¼ì € ì»´íŒŒì¼í•´ì•¼ í•¨
client.compile()
```

### íŒŒì¼ë¦¬ìŠ¤íŠ¸ í˜•ì‹

íŒŒì¼ë¦¬ìŠ¤íŠ¸(.f) íŒŒì¼ì€ ë‹¤ìŒì„ ì§€ì›í•©ë‹ˆë‹¤:

- í•œ ì¤„ì— í•˜ë‚˜ì˜ íŒŒì¼ ê²½ë¡œ
- `#`ë¡œ ì‹œì‘í•˜ëŠ” ì£¼ì„
- ë¹ˆ ì¤„ (ë¬´ì‹œë¨)

```text
# design.f ì˜ˆì œ
# Top level modules
/path/to/top.v

# CPU subsystem
/path/to/cpu.v
/path/to/alu.v

# Memory subsystem
/path/to/memory.v
/path/to/cache.v
```

## ë‹¤ìŒ ë‹¨ê³„

- ğŸ” [ì¿¼ë¦¬ ë ˆí¼ëŸ°ìŠ¤](queries.md) - ì„¤ê³„ ì½ê¸° ëª…ë ¹ì–´
- ğŸ“Š [íƒ€ì… ë ˆí¼ëŸ°ìŠ¤](types.md) - ëª¨ë“  ë°ì´í„° íƒ€ì…
- ğŸ’¡ [ì˜ˆì œ](../examples/basic-operations.md) - ë” ë§ì€ ì‚¬ìš© ì˜ˆì œ
