Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Dec 14 13:55:07 2022
| Host         : DESKTOP-1FT5C23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sysgen_STN_timing_summary_routed.rpt -pb sysgen_STN_timing_summary_routed.pb -rpx sysgen_STN_timing_summary_routed.rpx -warn_on_violation
| Design       : sysgen_STN
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  192         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (64)
6. checking no_output_delay (128)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (64)
-------------------------------
 There are 64 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (128)
---------------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.023        0.000                      0                21217        0.015        0.000                      0                21217        7.020        0.000                       0                 19315  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 8.000}      16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.023        0.000                      0                21217        0.015        0.000                      0                21217        7.020        0.000                       0                 19315  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK rise@16.000ns - CLK rise@0.000ns)
  Data Path Delay:        14.487ns  (logic 14.417ns (99.518%)  route 0.070ns (0.482%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 20.653 - 16.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.876     5.165    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y7           DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.426     7.591 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.593    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.306 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.308    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.021 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.056    11.077    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.790 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.792    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.505 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.507    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.220 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.222    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.935 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.937    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][47]
    DSP48_X3Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.713    19.650 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[0]
                         net (fo=1, routed)           0.002    19.652    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,2][0]
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.000    16.000 r  
    Y19                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    16.850 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.856    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.706    20.653    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.457    21.110    
                         clock uncertainty           -0.035    21.075    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    19.675    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         19.675    
                         arrival time                         -19.652    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK rise@16.000ns - CLK rise@0.000ns)
  Data Path Delay:        14.487ns  (logic 14.417ns (99.518%)  route 0.070ns (0.482%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 20.653 - 16.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.876     5.165    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y7           DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.426     7.591 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.593    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.306 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.308    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.021 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.056    11.077    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.790 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.792    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.505 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.507    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.220 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.222    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.935 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.937    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][47]
    DSP48_X3Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.713    19.650 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[10]
                         net (fo=1, routed)           0.002    19.652    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,2][10]
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.000    16.000 r  
    Y19                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    16.850 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.856    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.706    20.653    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.457    21.110    
                         clock uncertainty           -0.035    21.075    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    19.675    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         19.675    
                         arrival time                         -19.652    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK rise@16.000ns - CLK rise@0.000ns)
  Data Path Delay:        14.487ns  (logic 14.417ns (99.518%)  route 0.070ns (0.482%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 20.653 - 16.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.876     5.165    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y7           DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.426     7.591 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.593    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.306 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.308    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.021 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.056    11.077    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.790 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.792    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.505 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.507    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.220 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.222    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.935 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.937    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][47]
    DSP48_X3Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.713    19.650 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[11]
                         net (fo=1, routed)           0.002    19.652    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,2][11]
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.000    16.000 r  
    Y19                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    16.850 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.856    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.706    20.653    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.457    21.110    
                         clock uncertainty           -0.035    21.075    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    19.675    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         19.675    
                         arrival time                         -19.652    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK rise@16.000ns - CLK rise@0.000ns)
  Data Path Delay:        14.487ns  (logic 14.417ns (99.518%)  route 0.070ns (0.482%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 20.653 - 16.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.876     5.165    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y7           DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.426     7.591 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.593    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.306 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.308    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.021 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.056    11.077    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.790 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.792    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.505 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.507    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.220 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.222    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.935 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.937    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][47]
    DSP48_X3Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.713    19.650 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[12]
                         net (fo=1, routed)           0.002    19.652    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,2][12]
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.000    16.000 r  
    Y19                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    16.850 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.856    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.706    20.653    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.457    21.110    
                         clock uncertainty           -0.035    21.075    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    19.675    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         19.675    
                         arrival time                         -19.652    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK rise@16.000ns - CLK rise@0.000ns)
  Data Path Delay:        14.487ns  (logic 14.417ns (99.518%)  route 0.070ns (0.482%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 20.653 - 16.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.876     5.165    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y7           DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.426     7.591 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.593    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.306 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.308    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.021 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.056    11.077    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.790 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.792    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.505 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.507    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.220 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.222    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.935 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.937    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][47]
    DSP48_X3Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.713    19.650 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[13]
                         net (fo=1, routed)           0.002    19.652    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,2][13]
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.000    16.000 r  
    Y19                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    16.850 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.856    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.706    20.653    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.457    21.110    
                         clock uncertainty           -0.035    21.075    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    19.675    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         19.675    
                         arrival time                         -19.652    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK rise@16.000ns - CLK rise@0.000ns)
  Data Path Delay:        14.487ns  (logic 14.417ns (99.518%)  route 0.070ns (0.482%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 20.653 - 16.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.876     5.165    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y7           DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.426     7.591 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.593    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.306 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.308    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.021 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.056    11.077    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.790 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.792    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.505 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.507    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.220 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.222    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.935 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.937    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][47]
    DSP48_X3Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.713    19.650 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[14]
                         net (fo=1, routed)           0.002    19.652    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,2][14]
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.000    16.000 r  
    Y19                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    16.850 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.856    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.706    20.653    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.457    21.110    
                         clock uncertainty           -0.035    21.075    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    19.675    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         19.675    
                         arrival time                         -19.652    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK rise@16.000ns - CLK rise@0.000ns)
  Data Path Delay:        14.487ns  (logic 14.417ns (99.518%)  route 0.070ns (0.482%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 20.653 - 16.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.876     5.165    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y7           DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.426     7.591 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.593    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.306 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.308    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.021 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.056    11.077    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.790 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.792    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.505 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.507    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.220 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.222    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.935 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.937    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][47]
    DSP48_X3Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.713    19.650 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[15]
                         net (fo=1, routed)           0.002    19.652    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,2][15]
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.000    16.000 r  
    Y19                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    16.850 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.856    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.706    20.653    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.457    21.110    
                         clock uncertainty           -0.035    21.075    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    19.675    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         19.675    
                         arrival time                         -19.652    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK rise@16.000ns - CLK rise@0.000ns)
  Data Path Delay:        14.487ns  (logic 14.417ns (99.518%)  route 0.070ns (0.482%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 20.653 - 16.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.876     5.165    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y7           DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.426     7.591 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.593    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.306 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.308    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.021 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.056    11.077    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.790 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.792    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.505 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.507    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.220 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.222    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.935 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.937    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][47]
    DSP48_X3Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.713    19.650 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[16]
                         net (fo=1, routed)           0.002    19.652    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,2][16]
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.000    16.000 r  
    Y19                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    16.850 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.856    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.706    20.653    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.457    21.110    
                         clock uncertainty           -0.035    21.075    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    19.675    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         19.675    
                         arrival time                         -19.652    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK rise@16.000ns - CLK rise@0.000ns)
  Data Path Delay:        14.487ns  (logic 14.417ns (99.518%)  route 0.070ns (0.482%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 20.653 - 16.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.876     5.165    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y7           DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.426     7.591 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.593    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.306 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.308    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.021 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.056    11.077    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.790 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.792    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.505 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.507    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.220 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.222    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.935 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.937    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][47]
    DSP48_X3Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.713    19.650 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[17]
                         net (fo=1, routed)           0.002    19.652    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,2][17]
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.000    16.000 r  
    Y19                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    16.850 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.856    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.706    20.653    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.457    21.110    
                         clock uncertainty           -0.035    21.075    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    19.675    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         19.675    
                         arrival time                         -19.652    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (CLK rise@16.000ns - CLK rise@0.000ns)
  Data Path Delay:        14.487ns  (logic 14.417ns (99.518%)  route 0.070ns (0.482%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 20.653 - 16.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.876     5.165    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y7           DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.426     7.591 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.593    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.306 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.308    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.021 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.056    11.077    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.790 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.792    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.505 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.507    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.220 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.222    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.935 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.937    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][47]
    DSP48_X3Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.713    19.650 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[18]
                         net (fo=1, routed)           0.002    19.652    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,2][18]
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.000    16.000 r  
    Y19                                               0.000    16.000 r  CLK (IN)
                         net (fo=0)                   0.000    16.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    16.850 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.856    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       1.706    20.653    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y15          DSP48E1                                      r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.457    21.110    
                         clock uncertainty           -0.035    21.075    
    DSP48_X3Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    19.675    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         19.675    
                         arrival time                         -19.652    
  -------------------------------------------------------------------
                         slack                                  0.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[49].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.250ns (59.283%)  route 0.172ns (40.717%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.610     1.522    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[49].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X97Y50         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[49].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[49].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[26]/Q
                         net (fo=2, routed)           0.172     1.835    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[49].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[26]
    SLICE_X96Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.880 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[49].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000     1.880    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[27]
    SLICE_X96Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.944 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.944    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[27]
    SLICE_X96Y49         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.882     2.043    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X96Y49         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[27]/C
                         clock pessimism             -0.249     1.794    
    SLICE_X96Y49         FDRE (Hold_fdre_C_D)         0.134     1.928    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[32].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.331%)  route 0.158ns (51.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.548     1.460    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[32].num_stages.numerator_gen.del_numer/aclk
    SLICE_X50Y30         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[32].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.148     1.608 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[32].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=1, routed)           0.158     1.766    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].num_stages.numerator_gen.del_numer/D[19]
    SLICE_X49Y30         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.817     1.978    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].num_stages.numerator_gen.del_numer/aclk
    SLICE_X49Y30         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism             -0.254     1.724    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.022     1.746    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.526%)  route 0.151ns (50.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.611     1.523    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].num_stages.numerator_gen.del_numer/aclk
    SLICE_X90Y49         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y49         FDRE (Prop_fdre_C_Q)         0.148     1.671 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[33]/Q
                         net (fo=1, routed)           0.151     1.822    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].num_stages.numerator_gen.del_numer/D[33]
    SLICE_X90Y50         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.879     2.040    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].num_stages.numerator_gen.del_numer/aclk
    SLICE_X90Y50         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[33]/C
                         clock pessimism             -0.249     1.791    
    SLICE_X90Y50         FDRE (Hold_fdre_C_D)         0.007     1.798    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.764%)  route 0.171ns (57.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.551     1.463    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X48Y30         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.128     1.591 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.171     1.762    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[63]_0[0]
    SLICE_X51Y31         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.814     1.975    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X51Y31         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.254     1.721    
    SLICE_X51Y31         FDRE (Hold_fdre_C_D)         0.017     1.738    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.074%)  route 0.166ns (52.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.553     1.465    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X50Y58         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[37]/Q
                         net (fo=2, routed)           0.166     1.780    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/D[37]
    SLICE_X49Y58         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.825     1.986    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X49Y58         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[37]/C
                         clock pessimism             -0.254     1.732    
    SLICE_X49Y58         FDRE (Hold_fdre_C_D)         0.023     1.755    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.447%)  route 0.216ns (60.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.557     1.469    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/aclk
    SLICE_X51Y47         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[52]/Q
                         net (fo=1, routed)           0.216     1.826    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/D[52]
    SLICE_X47Y48         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.828     1.989    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/aclk
    SLICE_X47Y48         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[52]/C
                         clock pessimism             -0.254     1.735    
    SLICE_X47Y48         FDRE (Hold_fdre_C_D)         0.066     1.801    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.438%)  route 0.174ns (57.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.559     1.471    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X49Y44         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.128     1.599 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=2, routed)           0.174     1.773    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[63]_0[54]
    SLICE_X51Y44         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.823     1.984    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X51Y44         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[54]/C
                         clock pessimism             -0.254     1.730    
    SLICE_X51Y44         FDRE (Hold_fdre_C_D)         0.017     1.747    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.035%)  route 0.184ns (58.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.551     1.463    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].num_stages.numerator_gen.del_numer/aclk
    SLICE_X51Y33         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.128     1.591 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=1, routed)           0.184     1.775    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].num_stages.numerator_gen.del_numer/D[20]
    SLICE_X49Y33         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.820     1.981    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].num_stages.numerator_gen.del_numer/aclk
    SLICE_X49Y33         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism             -0.254     1.727    
    SLICE_X49Y33         FDRE (Hold_fdre_C_D)         0.022     1.749    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.445%)  route 0.181ns (58.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.558     1.470    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X48Y52         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=2, routed)           0.181     1.779    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[63]_0[17]
    SLICE_X52Y51         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.823     1.984    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X52Y51         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism             -0.254     1.730    
    SLICE_X52Y51         FDRE (Hold_fdre_C_D)         0.022     1.752    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.647%)  route 0.165ns (56.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.557     1.469    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X49Y39         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[34]/Q
                         net (fo=2, routed)           0.165     1.762    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[63]_0[34]
    SLICE_X50Y39         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19350, routed)       0.821     1.982    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X50Y39         FDRE                                         r  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[34]/C
                         clock pessimism             -0.254     1.728    
    SLICE_X50Y39         FDRE (Hold_fdre_C_D)         0.007     1.735    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X3Y15   your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X2Y15   your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X3Y39   your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X3Y56   your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X2Y39   your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X2Y55   your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         16.000      12.313     DSP48_X3Y6    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         16.000      12.313     DSP48_X2Y6    your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         16.000      12.313     DSP48_X3Y30   your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         16.000      12.313     DSP48_X3Y47   your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X86Y36  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X86Y36  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X86Y36  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[65].pipe_reg[65][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X86Y36  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[65].pipe_reg[65][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         8.000       7.020      SLICE_X86Y36  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[69].pipe_reg[69][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         8.000       7.020      SLICE_X86Y36  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[69].pipe_reg[69][1]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X82Y48  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X82Y48  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X82Y48  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[65].pipe_reg[65][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X82Y48  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[65].pipe_reg[65][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X86Y36  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X86Y36  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X86Y36  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[65].pipe_reg[65][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X86Y36  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[65].pipe_reg[65][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         8.000       7.020      SLICE_X86Y36  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[69].pipe_reg[69][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         8.000       7.020      SLICE_X86Y36  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[69].pipe_reg[69][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X82Y48  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X82Y48  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X82Y48  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[65].pipe_reg[65][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X82Y48  your_instance_name/U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[65].pipe_reg[65][1]_srl32/CLK



