/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire [7:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_7z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(celloutsig_1_1z[7] ? in_data[147] : in_data[180]);
  assign celloutsig_1_12z = !(celloutsig_1_2z ? celloutsig_1_8z[7] : in_data[119]);
  assign celloutsig_1_2z = in_data[120] ^ celloutsig_1_0z[1];
  assign celloutsig_1_17z = in_data[136] ^ celloutsig_1_3z;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 10'h000;
    else _00_ <= in_data[56:47];
  reg [6:0] _06_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _06_ <= 7'h00;
    else _06_ <= celloutsig_0_1z[7:1];
  assign out_data[38:32] = _06_;
  assign celloutsig_1_0z = in_data[166:159] / { 1'h1, in_data[145:139] };
  assign celloutsig_1_5z = { celloutsig_1_0z[1], celloutsig_1_1z, celloutsig_1_0z } / { 1'h1, celloutsig_1_0z[6:0], celloutsig_1_2z, celloutsig_1_0z[7:1], in_data[96] };
  assign celloutsig_1_19z = { celloutsig_1_18z[5:0], celloutsig_1_17z } % { 1'h1, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_7z = celloutsig_0_3z[5:3] % { 1'h1, celloutsig_0_2z[5:4] };
  assign celloutsig_0_2z = celloutsig_0_1z % { 1'h1, in_data[89:83] };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } * { celloutsig_1_1z[7:6], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_4z[8:4], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z } * { in_data[174:164], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_1z = _00_[9:2] * _00_[9:2];
  assign celloutsig_1_18z = in_data[147:138] | { celloutsig_1_8z[3:2], celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_1_7z = ^ { in_data[115:107], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_3z = in_data[6:0] <<< celloutsig_0_2z[7:1];
  assign celloutsig_1_1z = in_data[141:134] <<< celloutsig_1_0z;
  assign celloutsig_1_13z = { celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_2z } <<< celloutsig_1_0z[5:3];
  assign celloutsig_1_6z = { celloutsig_1_4z[8:5], celloutsig_1_3z } >>> { celloutsig_1_0z[6:3], celloutsig_1_2z };
  assign { out_data[137:128], out_data[102:96], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z };
endmodule
