

================================================================
== Vivado HLS Report for 'fir_top'
================================================================
* Date:           Sun Feb  4 23:54:54 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   32|   32|   30|   30| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-----+-----+-----+-------------+
        |                         |                      |  Latency  |  Interval |   Pipeline  |
        |         Instance        |        Module        | min | max | min | max |     Type    |
        +-------------------------+----------------------+-----+-----+-----+-----+-------------+
        |p_fir_config_cpp_lin_U0  |p_fir_config_cpp_lin  |   29|   29|   29|   29|     none    |
        |dummy_fe_U0              |dummy_fe              |   21|   22|   21|   21| loop rewind |
        |dummy_be_U0              |dummy_be              |   20|   21|   20|   21|     none    |
        +-------------------------+----------------------+-----+-----+-----+-----+-------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       8|
|FIFO             |        0|      -|      15|      78|
|Instance         |        0|     21|     272|     538|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       2|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     21|     289|     624|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      2|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |dummy_be_U0              |dummy_be              |        0|      0|    8|   93|
    |dummy_fe_U0              |dummy_fe              |        0|      0|   24|  173|
    |p_fir_config_cpp_lin_U0  |p_fir_config_cpp_lin  |        0|     21|  240|  272|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     21|  272|  538|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+---+----+------+-----+---------+
    |        Name       | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-------------------+---------+---+----+------+-----+---------+
    |fir_config_V_U     |        0|  5|  18|     1|    8|        8|
    |fir_in_channel_U   |        0|  5|  26|     1|   16|       16|
    |fir_out_channel_U  |        0|  5|  34|     1|   24|       24|
    +-------------------+---------+---+----+------+-----+---------+
    |Total              |        0| 15|  78|     3|   48|       48|
    +-------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   8|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   8|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |dummy_be_U0_ap_start              |  1|   0|    1|          0|
    |p_fir_config_cpp_lin_U0_ap_start  |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |  2|   0|    2|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|in_V_dout     |  in |   16|   ap_fifo  |     in_V     |    pointer   |
|in_V_empty_n  |  in |    1|   ap_fifo  |     in_V     |    pointer   |
|in_V_read     | out |    1|   ap_fifo  |     in_V     |    pointer   |
|out_V_din     | out |   24|   ap_fifo  |     out_V    |    pointer   |
|out_V_full_n  |  in |    1|   ap_fifo  |     out_V    |    pointer   |
|out_V_write   | out |    1|   ap_fifo  |     out_V    |    pointer   |
|config_V      |  in |    8|   ap_none  |   config_V   |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_hs |    fir_top   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    fir_top   | return value |
|ap_done       | out |    1| ap_ctrl_hs |    fir_top   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    fir_top   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    fir_top   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    fir_top   | return value |
+--------------+-----+-----+------------+--------------+--------------+

