# vsim -pli "simfpga.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -c -do "run -all" tb 
# Start time: 18:36:53 on Nov 16,2024
# Loading work.tb
# Loading work.top
# Loading work.legacypart1
# Loading work.register_26bit
# Loading work.FSM
# Loading work.Counter_currCol
# Loading ./simfpga.vpi
# run -all
# Time scaling: 0.0001 sim seconds per real-time second
# 
# 
# Connected to server!
# ** Note: $finish    : ../tb/tb.v(27)
#    Time: 61055 us  Iteration: 1  Instance: /tb
# 
# Quitting...
# End time: 18:37:06 on Nov 16,2024, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
