;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-129
	MOV -1, <-20
	MOV -5, <-20
	DJN -1, @-20
	SLT 0, 0
	SUB -207, <-126
	SUB @-127, 100
	SUB 0, @0
	SUB -207, <-126
	SUB @125, 106
	SUB -206, <-129
	CMP @-127, 100
	CMP @-127, 100
	SUB -206, <-129
	SUB -206, <-129
	DAT <270, #0
	DJN 0, 0
	SLT 0, 0
	JMP 0
	SLT 0, 0
	ADD #270, 0
	MOV -1, <-20
	SLT 121, 5
	MOV -1, <-20
	MOV -1, <-20
	DJN <-127, 100
	SLT 121, 6
	SUB -207, <-126
	SUB @121, 106
	SUB 0, @12
	SPL <-127, 100
	SUB 7, 0
	SPL <-127, 100
	SUB -207, <-126
	JMN 0, 0
	JMN 0, 0
	DJN <-127, 100
	SUB -15, @10
	SUB -12, @10
	SUB -207, <-129
	JMP -207, @-129
	JMP -207, @-129
	JMP -207, @-129
	SUB #12, @900
	SUB 0, 0
	SUB 0, 10
	JMN 0, 0
	JMN 0, 0
	JMN 0, 0
	CMP -207, <-129
