
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10652 
WARNING: [Synth 8-1935] empty port in module declaration [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/lab4/7-seg.v:23]
WARNING: [Synth 8-1935] empty port in module declaration [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:19]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 388.605 ; gain = 104.867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:1]
INFO: [Synth 8-638] synthesizing module 'INSTRUCTION_FETCH' [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:1]
WARNING: [Synth 8-3848] Net instruction[255] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[254] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[253] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[252] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[251] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[250] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[249] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[248] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[247] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[246] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[245] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[244] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[243] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[242] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[241] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[240] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[239] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[238] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[237] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[236] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[235] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[234] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[233] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[232] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[231] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[230] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[229] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[228] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[227] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[226] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[225] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[224] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[223] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[222] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[221] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[220] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[219] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[218] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[217] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[216] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[215] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[214] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[213] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[212] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[211] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[210] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[209] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[208] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[207] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[206] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[205] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[204] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[203] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[202] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[201] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[200] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[199] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[198] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[197] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[196] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[195] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[194] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[193] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[192] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[191] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[190] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[189] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[188] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[187] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[186] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[185] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[184] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[183] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[182] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[181] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[180] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[179] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[178] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[177] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[176] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[175] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[174] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[173] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[172] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[171] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[170] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[169] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[168] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[167] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[166] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[165] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[164] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[163] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[162] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[161] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[160] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[159] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[158] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[157] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
WARNING: [Synth 8-3848] Net instruction[156] in module/entity INSTRUCTION_FETCH does not have driver. [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:19]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'INSTRUCTION_FETCH' (1#1) [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_FETCH.v:1]
INFO: [Synth 8-638] synthesizing module 'INSTRUCTION_DECODE' [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:3]
WARNING: [Synth 8-5788] Register REG_reg[0] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[1] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[2] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[3] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[4] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[5] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[6] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[7] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[8] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[9] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[10] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[11] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[12] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[13] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[14] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[15] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[16] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[17] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[18] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[19] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[20] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[21] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[22] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[23] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[24] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[25] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[26] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[27] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[28] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[29] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[30] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register REG_reg[31] in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:51]
WARNING: [Synth 8-5788] Register JT_reg in module INSTRUCTION_DECODE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:81]
INFO: [Synth 8-256] done synthesizing module 'INSTRUCTION_DECODE' (2#1) [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:3]
INFO: [Synth 8-638] synthesizing module 'EXECUTION' [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/EXECUTION.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/EXECUTION.v:74]
INFO: [Synth 8-256] done synthesizing module 'EXECUTION' (3#1) [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/EXECUTION.v:1]
WARNING: [Synth 8-350] instance 'EXE' of module 'EXECUTION' requires 26 connections, but only 23 given [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:101]
INFO: [Synth 8-638] synthesizing module 'MEMORY' [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/MEMORY.v:1]
WARNING: [Synth 8-5788] Register DM_reg in module MEMORY is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'DM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "DM_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'MEMORY' (4#1) [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/MEMORY.v:1]
INFO: [Synth 8-638] synthesizing module 'top' [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/lab4/7-seg.v:3]
INFO: [Synth 8-226] default block is never used [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/lab4/7-seg.v:62]
WARNING: [Synth 8-308] ignoring empty port [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/lab4/7-seg.v:24]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/lab4/7-seg.v:3]
WARNING: [Synth 8-350] instance 'TOP' of module 'top' requires 21 connections, but only 20 given [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-308] ignoring empty port [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:20]
INFO: [Synth 8-256] done synthesizing module 'CPU' (6#1) [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:1]
WARNING: [Synth 8-3331] design top has unconnected port result1[31]
WARNING: [Synth 8-3331] design top has unconnected port result1[30]
WARNING: [Synth 8-3331] design top has unconnected port result1[29]
WARNING: [Synth 8-3331] design top has unconnected port result1[28]
WARNING: [Synth 8-3331] design top has unconnected port result1[27]
WARNING: [Synth 8-3331] design top has unconnected port result1[26]
WARNING: [Synth 8-3331] design top has unconnected port result1[25]
WARNING: [Synth 8-3331] design top has unconnected port result1[24]
WARNING: [Synth 8-3331] design top has unconnected port result1[23]
WARNING: [Synth 8-3331] design top has unconnected port result1[22]
WARNING: [Synth 8-3331] design top has unconnected port result1[21]
WARNING: [Synth 8-3331] design top has unconnected port result1[20]
WARNING: [Synth 8-3331] design top has unconnected port result1[19]
WARNING: [Synth 8-3331] design top has unconnected port result1[18]
WARNING: [Synth 8-3331] design top has unconnected port result1[17]
WARNING: [Synth 8-3331] design top has unconnected port result1[16]
WARNING: [Synth 8-3331] design top has unconnected port result1[15]
WARNING: [Synth 8-3331] design top has unconnected port result1[14]
WARNING: [Synth 8-3331] design top has unconnected port result1[13]
WARNING: [Synth 8-3331] design top has unconnected port result2[31]
WARNING: [Synth 8-3331] design top has unconnected port result2[30]
WARNING: [Synth 8-3331] design top has unconnected port result2[29]
WARNING: [Synth 8-3331] design top has unconnected port result2[28]
WARNING: [Synth 8-3331] design top has unconnected port result2[27]
WARNING: [Synth 8-3331] design top has unconnected port result2[26]
WARNING: [Synth 8-3331] design top has unconnected port result2[25]
WARNING: [Synth 8-3331] design top has unconnected port result2[24]
WARNING: [Synth 8-3331] design top has unconnected port result2[23]
WARNING: [Synth 8-3331] design top has unconnected port result2[22]
WARNING: [Synth 8-3331] design top has unconnected port result2[21]
WARNING: [Synth 8-3331] design top has unconnected port result2[20]
WARNING: [Synth 8-3331] design top has unconnected port result2[19]
WARNING: [Synth 8-3331] design top has unconnected port result2[18]
WARNING: [Synth 8-3331] design top has unconnected port result2[17]
WARNING: [Synth 8-3331] design top has unconnected port result2[16]
WARNING: [Synth 8-3331] design top has unconnected port result2[15]
WARNING: [Synth 8-3331] design top has unconnected port result2[14]
WARNING: [Synth 8-3331] design top has unconnected port result2[13]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[31]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[30]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[29]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[28]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[27]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[26]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[25]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[24]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[23]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[22]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[21]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[20]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[19]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[18]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[17]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[16]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[15]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[14]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[13]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[12]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[11]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[10]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[9]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[8]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[7]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[6]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[5]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[4]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[3]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[2]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[1]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[0]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[31]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[30]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[29]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[28]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[27]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[26]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[25]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[24]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[23]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[22]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[21]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[20]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[19]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[18]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[17]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[16]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[15]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[14]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[13]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[12]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[11]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[10]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[9]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[8]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[7]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[6]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[5]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[4]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[3]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 433.316 ; gain = 149.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin TOP:result1[12] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result1[11] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result1[10] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result1[9] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result1[8] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result1[7] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result1[6] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result1[5] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result1[4] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result1[3] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result1[2] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result1[1] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result1[0] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result2[12] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result2[11] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result2[10] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result2[9] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result2[8] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result2[7] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result2[6] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result2[5] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result2[4] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result2[3] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result2[2] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result2[1] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
WARNING: [Synth 8-3295] tying undriven pin TOP:result2[0] to constant 0 [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/CPU.v:151]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 433.316 ; gain = 149.578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/constrs_1/imports/lab4/Nexys4.xdc]
Finished Parsing XDC File [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/constrs_1/imports/lab4/Nexys4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/constrs_1/imports/lab4/Nexys4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 777.609 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 777.609 ; gain = 493.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 777.609 ; gain = 493.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 777.609 ; gain = 493.871
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'NPC_reg[31:0]' into 'DX_PC_reg[31:0]' [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:71]
INFO: [Synth 8-4471] merging register 'MemRead_reg' into 'MemtoReg_reg' [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:92]
WARNING: [Synth 8-6014] Unused sequential element NPC_reg was removed.  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:71]
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/CO_Lab3_408410027/INSTRUCTION_DECODE.v:92]
INFO: [Synth 8-5546] ROM "jump0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUctr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/lab4/7-seg.v:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 777.609 ; gain = 493.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 269   
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 119   
	   2 Input     13 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 133   
	   6 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module INSTRUCTION_FETCH 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 98    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module INSTRUCTION_DECODE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 37    
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 117   
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module EXECUTION 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module MEMORY 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 131   
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 129   
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.srcs/sources_1/imports/lab4/7-seg.v:60]
INFO: [Synth 8-3886] merging instance 'ID/JT_reg[0]' (FDE) to 'ID/JT_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ID/\JT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[95][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[94][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[93][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[92][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[91][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[90][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[89][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (IF/\instruction_reg[88][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[87][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[86][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[85][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[84][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (IF/\instruction_reg[83][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[82][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[81][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[80][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[79][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[78][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[77][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[76][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[75][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (IF/\instruction_reg[74][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[73][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[72][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[71][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[70][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[69][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[68][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[67][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[66][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[65][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[64][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[63][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[62][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[61][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[60][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[59][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[58][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[57][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[56][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[55][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[54][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (IF/\instruction_reg[53][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[52][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[51][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[50][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[49][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (IF/\instruction_reg[48][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[47][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[46][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[45][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[44][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[43][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[42][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[41][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[40][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (IF/\instruction_reg[39][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[38][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[37][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[36][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[35][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[34][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[33][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[32][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[31][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[30][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[29][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[28][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[27][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[26][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[25][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[24][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[23][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[22][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[21][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[20][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[19][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[18][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[17][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[16][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[15][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[14][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[13][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[12][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[11][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[10][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[9][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[8][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (IF/\instruction_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[95][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[94][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IF/\instruction_reg[93][7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'EXE/XM_MemRead_reg' (FDC) to 'EXE/XM_MemtoReg_reg'
WARNING: [Synth 8-3332] Sequential element (PC_reg[31]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[30]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[29]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[28]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[27]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[26]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[25]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[24]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[23]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[22]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[21]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[20]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[19]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[18]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[17]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[16]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[15]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[14]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[13]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[12]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[11]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (PC_reg[0]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][31]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][30]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][29]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][28]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][27]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][26]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][25]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][24]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][23]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][22]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][21]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][20]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][19]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][18]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][17]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][16]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][15]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][14]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][13]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][12]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][11]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][10]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][9]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][8]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][7]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][6]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][5]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][4]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][3]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][2]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][1]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[95][0]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][31]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][30]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][29]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][28]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][27]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][26]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][25]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][24]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][23]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][22]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][21]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][20]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][19]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][18]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][17]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][16]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][15]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][14]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][13]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][12]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][11]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][10]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][9]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][8]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][7]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][6]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][5]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][4]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][3]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][2]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][1]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[94][0]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[93][31]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[93][30]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[93][29]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[93][28]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[93][27]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[93][26]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[93][25]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[93][24]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[93][23]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[93][22]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[93][21]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[93][20]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[93][19]) is unused and will be removed from module INSTRUCTION_FETCH.
WARNING: [Synth 8-3332] Sequential element (instruction_reg[93][18]) is unused and will be removed from module INSTRUCTION_FETCH.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'IF/IR_reg[7]' (FDCE) to 'IF/IR_reg[8]'
INFO: [Synth 8-3886] merging instance 'IF/IR_reg[25]' (FDCE) to 'IF/IR_reg[4]'
INFO: [Synth 8-3886] merging instance 'ID/imm_reg[7]' (FDC) to 'ID/imm_reg[8]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 777.609 ; gain = 493.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 777.609 ; gain = 493.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 777.609 ; gain = 493.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 805.242 ; gain = 521.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 805.242 ; gain = 521.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 805.242 ; gain = 521.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 805.242 ; gain = 521.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 805.242 ; gain = 521.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 805.242 ; gain = 521.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 805.242 ; gain = 521.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    68|
|3     |LUT1   |     4|
|4     |LUT2   |  1843|
|5     |LUT3   |  1720|
|6     |LUT4   |   249|
|7     |LUT5   |   197|
|8     |LUT6   |  1639|
|9     |MUXF7  |   259|
|10    |FDCE   |  1248|
|11    |FDPE   |   852|
|12    |FDRE   |    63|
|13    |FDSE   |     6|
|14    |LDC    |   845|
|15    |IBUF   |    15|
|16    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |  9024|
|2     |  EXE    |EXECUTION          |    91|
|3     |  ID     |INSTRUCTION_DECODE |  6363|
|4     |  IF     |INSTRUCTION_FETCH  |   124|
|5     |  MEM    |MEMORY             |  1953|
|6     |  TOP    |top                |   430|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 805.242 ; gain = 521.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7621 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 805.242 ; gain = 177.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 805.242 ; gain = 521.504
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 845 instances were transformed.
  LDC => LDCE: 845 instances

INFO: [Common 17-83] Releasing license: Synthesis
238 Infos, 371 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 805.242 ; gain = 534.031
INFO: [Common 17-1381] The checkpoint 'D:/Ben/Digital Design/lab4/CO_LAB4/CO_LAB4.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 805.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 21 06:23:55 2021...
